<stg><name>Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2</name>


<trans_list>

<trans id="257" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rep = alloca i32 1

]]></Node>
<StgValue><ssdm name="rep"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="60" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %current_block_read = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %k_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_y"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %ofm_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="ofm_x"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %current_block_write = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_block_write"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %count_simd = alloca i32 1

]]></Node>
<StgValue><ssdm name="count_simd"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %read_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="read_block"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %cnt = alloca i32 1

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %counter_internal_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %current_line_w = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_w"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %inp = alloca i32 1

]]></Node>
<StgValue><ssdm name="inp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %current_line_simd = alloca i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %tmp_1 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %tmp_2 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %empty_50

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %K_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K_1

]]></Node>
<StgValue><ssdm name="K_1_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %add_ln95_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95_1

]]></Node>
<StgValue><ssdm name="add_ln95_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:17 %tmp_3 = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty_49

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %add63_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add63

]]></Node>
<StgValue><ssdm name="add63_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %cycles_write_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_write_block

]]></Node>
<StgValue><ssdm name="cycles_write_block_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %add_ln98_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln98

]]></Node>
<StgValue><ssdm name="add_ln98_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %cycles_read_block_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cycles_read_block

]]></Node>
<StgValue><ssdm name="cycles_read_block_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %max_cycles_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %max_cycles

]]></Node>
<StgValue><ssdm name="max_cycles_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %add_ln95_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln95

]]></Node>
<StgValue><ssdm name="add_ln95_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:24 %zext_ln98_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %zext_ln98

]]></Node>
<StgValue><ssdm name="zext_ln98_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %baseIter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %baseIter

]]></Node>
<StgValue><ssdm name="baseIter_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:26 %tmp_4 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %empty_48

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:27 %div42_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div42_cast

]]></Node>
<StgValue><ssdm name="div42_cast_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %sub143_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub143

]]></Node>
<StgValue><ssdm name="sub143_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:29 %mul_ln93_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln93

]]></Node>
<StgValue><ssdm name="mul_ln93_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:30 %zext_ln98_cast = zext i28 %zext_ln98_read

]]></Node>
<StgValue><ssdm name="zext_ln98_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:31 %p_cast = zext i28 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_samepad, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %conv3_sild, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="512" op_0_bw="64">
<![CDATA[
newFuncRoot:34 %row_buffer = alloca i64 1

]]></Node>
<StgValue><ssdm name="row_buffer"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %store_ln109 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %store_ln100 = store i32 0, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %store_ln108 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %store_ln101 = store i32 0, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %store_ln112 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %store_ln110 = store i32 0, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %store_ln100 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:42 %store_ln103 = store i4 0, i4 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %store_ln100 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %store_ln100 = store i32 0, i32 %k_y

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:45 %store_ln104 = store i4 0, i4 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="60" op_1_bw="60">
<![CDATA[
newFuncRoot:46 %store_ln0 = store i60 0, i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %store_ln117 = store i32 0, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:48 %br_ln0 = br void %for.body34

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="60" op_0_bw="60" op_1_bw="0">
<![CDATA[
for.body34:0 %indvar_flatten_load = load i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body34:1 %read_block_3 = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body34:2 %counter_internal_block_3 = load i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="counter_internal_block_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body34:3 %inp_2 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.body34:4 %icmp_ln114 = icmp_eq  i60 %indvar_flatten_load, i60 %mul_ln93_read

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
for.body34:5 %add_ln114 = add i60 %indvar_flatten_load, i60 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body34:6 %br_ln114 = br i1 %icmp_ln114, void %for.inc150.loopexit, void %return.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:0 %rep_load = load i32 %rep

]]></Node>
<StgValue><ssdm name="rep_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:1 %ofm_x_load = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:2 %count_simd_load = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:3 %cnt_load = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:4 %current_line_w_load = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:5 %current_line_simd_load = load i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="current_line_simd_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc150.loopexit:6 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_114_1_VITIS_LOOP_117_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc150.loopexit:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2358, i64 2358, i64 2358

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc150.loopexit:8 %icmp_ln117 = icmp_ult  i32 %rep_load, i32 %baseIter_read

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc150.loopexit:9 %select_ln103 = select i1 %icmp_ln117, i32 %rep_load, i32 0

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="32">
<![CDATA[
for.inc150.loopexit:10 %trunc_ln117 = trunc i32 %count_simd_load

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32">
<![CDATA[
for.inc150.loopexit:11 %trunc_ln117_1 = trunc i32 %ofm_x_load

]]></Node>
<StgValue><ssdm name="trunc_ln117_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="32">
<![CDATA[
for.inc150.loopexit:12 %trunc_ln117_2 = trunc i32 %cnt_load

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="32">
<![CDATA[
for.inc150.loopexit:13 %trunc_ln117_3 = trunc i32 %current_line_simd_load

]]></Node>
<StgValue><ssdm name="trunc_ln117_3"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="32">
<![CDATA[
for.inc150.loopexit:14 %trunc_ln117_4 = trunc i32 %current_line_w_load

]]></Node>
<StgValue><ssdm name="trunc_ln117_4"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc150.loopexit:15 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc150.loopexit:16 %icmp_ln121 = icmp_ult  i32 %inp_2, i32 %zext_ln98_cast

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc150.loopexit:17 %br_ln121 = br i1 %icmp_ln121, void %if.else, void %if.then41

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln138 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_write_block_read

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else:1 %br_ln138 = br i1 %icmp_ln138, void %if.end104, void %if.then59

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then59:0 %current_block_read_load_1 = load i4 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then59:1 %k_y_load = load i32 %k_y

]]></Node>
<StgValue><ssdm name="k_y_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then59:2 %cnt_load_1 = load i32 %cnt

]]></Node>
<StgValue><ssdm name="cnt_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32">
<![CDATA[
if.then59:3 %trunc_ln140 = trunc i32 %k_y_load

]]></Node>
<StgValue><ssdm name="trunc_ln140"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then59:4 %block_read_K = add i4 %current_block_read_load_1, i4 %trunc_ln140

]]></Node>
<StgValue><ssdm name="block_read_K"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="4">
<![CDATA[
if.then59:5 %zext_ln141 = zext i4 %block_read_K

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="8" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:9 %mul_ln143 = mul i12 %trunc_ln117_2, i12 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_ln143"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:10 %tmp = add i12 %trunc_ln117_1, i12 %mul_ln143

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:11 %tmp1 = mul i12 %tmp, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:18 %cnt_1 = add i32 %cnt_load_1, i32 1

]]></Node>
<StgValue><ssdm name="cnt_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:19 %icmp_ln144 = icmp_eq  i32 %cnt_1, i32 %add_ln95_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then59:20 %br_ln144 = br i1 %icmp_ln144, void %if.then59.if.end104_crit_edge, void %if.then82

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then59.if.end104_crit_edge:0 %store_ln112 = store i32 %cnt_1, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.then59.if.end104_crit_edge:1 %br_ln144 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then82:0 %count_simd_load_1 = load i32 %count_simd

]]></Node>
<StgValue><ssdm name="count_simd_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then82:1 %count_simd_1 = add i32 %count_simd_load_1, i32 1

]]></Node>
<StgValue><ssdm name="count_simd_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then82:2 %icmp_ln147 = icmp_eq  i32 %count_simd_1, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then82:3 %br_ln147 = br i1 %icmp_ln147, void %if.then82.if.end104_crit_edge, void %if.then86

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then82.if.end104_crit_edge:0 %store_ln112 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then82.if.end104_crit_edge:1 %store_ln100 = store i32 %count_simd_1, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
if.then82.if.end104_crit_edge:2 %br_ln147 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then86:0 %ofm_x_load_1 = load i32 %ofm_x

]]></Node>
<StgValue><ssdm name="ofm_x_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then86:1 %ofm_x_1 = add i32 %ofm_x_load_1, i32 1

]]></Node>
<StgValue><ssdm name="ofm_x_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then86:2 %icmp_ln150 = icmp_eq  i32 %ofm_x_1, i32 %K_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then86:3 %br_ln150 = br i1 %icmp_ln150, void %if.then86.if.end104_crit_edge, void %if.then89

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then86.if.end104_crit_edge:0 %store_ln112 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then86.if.end104_crit_edge:1 %store_ln100 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then86.if.end104_crit_edge:2 %store_ln100 = store i32 %ofm_x_1, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
if.then86.if.end104_crit_edge:3 %br_ln150 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then89:0 %k_y_load_1 = load i32 %k_y

]]></Node>
<StgValue><ssdm name="k_y_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then89:1 %k_y_1 = add i32 %k_y_load_1, i32 1

]]></Node>
<StgValue><ssdm name="k_y_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then89:2 %icmp_ln153 = icmp_eq  i32 %k_y_1, i32 %K_1_read

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then89:3 %store_ln100 = store i32 0, i32 %ofm_x

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then89:4 %br_ln153 = br i1 %icmp_ln153, void %if.then89.if.end104_crit_edge, void %if.then92

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then89.if.end104_crit_edge:0 %store_ln112 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then89.if.end104_crit_edge:1 %store_ln100 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then89.if.end104_crit_edge:2 %store_ln100 = store i32 %k_y_1, i32 %k_y

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
if.then89.if.end104_crit_edge:3 %br_ln153 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then92:0 %current_block_read_load = load i4 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then92:1 %current_block_read_1 = add i4 %current_block_read_load, i4 %tmp_2

]]></Node>
<StgValue><ssdm name="current_block_read_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="4">
<![CDATA[
if.then92:2 %zext_ln157 = zext i4 %current_block_read_1

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then92:3 %icmp_ln157 = icmp_ult  i32 %zext_ln157, i32 %add63_read

]]></Node>
<StgValue><ssdm name="icmp_ln157"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then92:4 %xor_ln157 = xor i1 %icmp_ln157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln157"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then92:5 %current_block_read_2 = sub i4 %current_block_read_1, i4 %tmp_1

]]></Node>
<StgValue><ssdm name="current_block_read_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then92:6 %current_block_read_3 = select i1 %xor_ln157, i4 %current_block_read_2, i4 %current_block_read_1

]]></Node>
<StgValue><ssdm name="current_block_read_3"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then92:7 %store_ln112 = store i32 0, i32 %cnt

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then92:8 %store_ln100 = store i32 0, i32 %count_simd

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then92:9 %store_ln100 = store i32 0, i32 %k_y

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then92:10 %store_ln104 = store i4 %current_block_read_3, i4 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
<literal name="icmp_ln144" val="1"/>
<literal name="icmp_ln147" val="1"/>
<literal name="icmp_ln150" val="1"/>
<literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.then92:11 %br_ln159 = br void %if.end104

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end104:0 %icmp_ln164 = icmp_ult  i32 %counter_internal_block_3, i32 %cycles_read_block_read

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end104:1 %icmp_ln164_1 = icmp_ult  i32 %read_block_3, i32 %add_ln98_read

]]></Node>
<StgValue><ssdm name="icmp_ln164_1"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end104:2 %and_ln164 = and i1 %icmp_ln164, i1 %icmp_ln164_1

]]></Node>
<StgValue><ssdm name="and_ln164"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end104:3 %br_ln164 = br i1 %and_ln164, void %if.end137, void %if.then109

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then109:1 %current_line_simd_load_1 = load i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="current_line_simd_load_1"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:4 %mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then109:10 %current_line_simd_2 = add i32 %current_line_simd_load_1, i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd_2"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then109:11 %icmp_ln168 = icmp_eq  i32 %current_line_simd_2, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then109:12 %br_ln168 = br i1 %icmp_ln168, void %if.then109.if.end137_crit_edge, void %if.then121

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then109.if.end137_crit_edge:0 %store_ln109 = store i32 %current_line_simd_2, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
if.then109.if.end137_crit_edge:1 %br_ln168 = br void %if.end137

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then121:0 %current_line_w_load_2 = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load_2"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:1 %current_line_w_2 = add i32 %current_line_w_load_2, i32 1

]]></Node>
<StgValue><ssdm name="current_line_w_2"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then121:2 %icmp_ln171 = icmp_eq  i32 %current_line_w_2, i32 %add_ln95_read

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121:3 %store_ln109 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then121:4 %br_ln171 = br i1 %icmp_ln171, void %if.then121.if.end137_crit_edge, void %if.then126

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then121.if.end137_crit_edge:0 %store_ln108 = store i32 %current_line_w_2, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
if.then121.if.end137_crit_edge:1 %br_ln171 = br void %if.end137

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then126:1 %read_block_6 = add i32 %read_block_3, i32 1

]]></Node>
<StgValue><ssdm name="read_block_6"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then126:8 %store_ln108 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then126:9 %store_ln110 = store i32 %read_block_6, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end137:0 %counter_internal_block_4 = add i32 %counter_internal_block_3, i32 1

]]></Node>
<StgValue><ssdm name="counter_internal_block_4"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end137:1 %icmp_ln182 = icmp_eq  i32 %counter_internal_block_4, i32 %max_cycles_read

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end137:2 %counter_internal_block_5 = select i1 %icmp_ln182, i32 0, i32 %counter_internal_block_4

]]></Node>
<StgValue><ssdm name="counter_internal_block_5"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end137:3 %store_ln101 = store i32 %counter_internal_block_5, i32 %counter_internal_block

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
if.end137:4 %br_ln0 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:3 %mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:9 %inp_4 = add i32 %inp_2, i32 1

]]></Node>
<StgValue><ssdm name="inp_4"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:10 %current_line_simd_1 = add i32 %current_line_simd_load, i32 1

]]></Node>
<StgValue><ssdm name="current_line_simd_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then41:11 %icmp_ln125 = icmp_eq  i32 %current_line_simd_1, i32 %p_cast

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then41:12 %br_ln125 = br i1 %icmp_ln125, void %if.then41.if.end142_crit_edge, void %if.then49

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then41.if.end142_crit_edge:0 %store_ln109 = store i32 %current_line_simd_1, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then41.if.end142_crit_edge:1 %store_ln100 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
if.then41.if.end142_crit_edge:2 %br_ln125 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then49:0 %current_line_w_load_1 = load i32 %current_line_w

]]></Node>
<StgValue><ssdm name="current_line_w_load_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then49:1 %current_line_w_1 = add i32 %current_line_w_load_1, i32 1

]]></Node>
<StgValue><ssdm name="current_line_w_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then49:2 %icmp_ln128 = icmp_eq  i32 %current_line_w_1, i32 %add_ln95_read

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then49:3 %store_ln109 = store i32 0, i32 %current_line_simd

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then49:4 %br_ln128 = br i1 %icmp_ln128, void %if.then49.if.end142_crit_edge, void %if.then54

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then49.if.end142_crit_edge:0 %store_ln100 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then49.if.end142_crit_edge:1 %store_ln108 = store i32 %current_line_w_1, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
if.then49.if.end142_crit_edge:2 %br_ln128 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then54:1 %read_block_4 = add i32 %read_block_3, i32 1

]]></Node>
<StgValue><ssdm name="read_block_4"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then54:3 %store_ln100 = store i32 %inp_4, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then54:4 %store_ln108 = store i32 0, i32 %current_line_w

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
<literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then54:5 %store_ln110 = store i32 %read_block_4, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end142:0 %current_block_read_4 = load i4 %current_block_read

]]></Node>
<StgValue><ssdm name="current_block_read_4"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end142:2 %read_block_7 = load i32 %read_block

]]></Node>
<StgValue><ssdm name="read_block_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.end142:3 %inp_5 = load i32 %inp

]]></Node>
<StgValue><ssdm name="inp_5"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end142:4 %icmp_ln187 = icmp_eq  i32 %select_ln103, i32 %sub143_read

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end142:6 %current_block_read_5 = select i1 %icmp_ln187, i4 0, i4 %current_block_read_4

]]></Node>
<StgValue><ssdm name="current_block_read_5"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end142:7 %inp_6 = select i1 %icmp_ln187, i32 0, i32 %inp_5

]]></Node>
<StgValue><ssdm name="inp_6"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end142:8 %read_block_8 = select i1 %icmp_ln187, i32 0, i32 %read_block_7

]]></Node>
<StgValue><ssdm name="read_block_8"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end142:9 %rep_1 = add i32 %select_ln103, i32 1

]]></Node>
<StgValue><ssdm name="rep_1"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
if.end142:10 %store_ln100 = store i32 %inp_6, i32 %inp

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end142:11 %store_ln110 = store i32 %read_block_8, i32 %read_block

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
if.end142:13 %store_ln104 = store i4 %current_block_read_5, i4 %current_block_read

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="60" op_1_bw="60" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end142:14 %store_ln114 = store i60 %add_ln114, i60 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end142:15 %store_ln117 = store i32 %rep_1, i32 %rep

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="198" st_id="3" stage="7" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:11 %tmp1 = mul i12 %tmp, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:4 %mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:3 %mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="202" st_id="4" stage="6" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:11 %tmp1 = mul i12 %tmp, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:12 %add_ln143 = add i12 %tmp1, i12 %trunc_ln117

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then109:0 %current_block_write_load_2 = load i4 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load_2"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:4 %mul_ln166 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln166"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:5 %add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then126:0 %current_block_write_load42 = load i4 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load42"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then126:2 %current_block_write_2 = add i4 %current_block_write_load42, i4 1

]]></Node>
<StgValue><ssdm name="current_block_write_2"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="4">
<![CDATA[
if.then126:3 %zext_ln177 = zext i4 %current_block_write_2

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then126:4 %icmp_ln177 = icmp_ult  i32 %zext_ln177, i32 %add63_read

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then126:5 %xor_ln177 = xor i1 %icmp_ln177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln177"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then126:6 %current_block_write_3 = sub i4 %current_block_write_2, i4 %tmp_1

]]></Node>
<StgValue><ssdm name="current_block_write_3"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.then126:7 %current_block_write_4 = select i1 %xor_ln177, i4 %current_block_write_3, i4 %current_block_write_2

]]></Node>
<StgValue><ssdm name="current_block_write_4"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then126:10 %store_ln103 = store i4 %current_block_write_4, i4 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
<literal name="icmp_ln168" val="1"/>
<literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
if.then126:11 %br_ln179 = br void %if.end137

]]></Node>
<StgValue><ssdm name="br_ln179"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then41:0 %current_block_write_load_1 = load i4 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load_1"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:3 %mul_ln123 = mul i12 %trunc_ln117_4, i12 %div42_cast_read

]]></Node>
<StgValue><ssdm name="mul_ln123"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:4 %add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
if.then54:0 %current_block_write_load = load i4 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_load"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then54:2 %current_block_write_1 = add i4 %current_block_write_load, i4 1

]]></Node>
<StgValue><ssdm name="current_block_write_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then54:6 %store_ln103 = store i4 %current_block_write_1, i4 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
if.then54:7 %br_ln133 = br void %if.end142

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end142:1 %current_block_write_5 = load i4 %current_block_write

]]></Node>
<StgValue><ssdm name="current_block_write_5"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
if.end142:5 %current_block_write_6 = select i1 %icmp_ln187, i4 0, i4 %current_block_write_5

]]></Node>
<StgValue><ssdm name="current_block_write_6"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
if.end142:12 %store_ln103 = store i4 %current_block_write_6, i4 %current_block_write

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
if.end142:16 %br_ln117 = br void %for.body34

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="228" st_id="5" stage="5" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:12 %add_ln143 = add i12 %tmp1, i12 %trunc_ln117

]]></Node>
<StgValue><ssdm name="add_ln143"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="4" op_3_bw="4">
<![CDATA[
if.then109:3 %or_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_2, i4 %current_block_write_load_2, i4 0

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:5 %add_ln166 = add i12 %mul_ln166, i12 %trunc_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then109:6 %add_ln166_1 = add i12 %or_ln1, i12 %add_ln166

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="4" op_3_bw="4">
<![CDATA[
if.then41:2 %or_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %current_block_write_load_1, i4 %current_block_write_load_1, i4 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:4 %add_ln123 = add i12 %mul_ln123, i12 %trunc_ln117_3

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then41:5 %add_ln123_1 = add i12 %or_ln, i12 %add_ln123

]]></Node>
<StgValue><ssdm name="add_ln123_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="236" st_id="6" stage="4" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="237" st_id="7" stage="3" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="238" st_id="8" stage="2" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="239" st_id="9" stage="1" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then59:6 %block_read_K_1 = urem i32 %zext_ln141, i32 %add63_read

]]></Node>
<StgValue><ssdm name="block_read_K_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="4">
<![CDATA[
if.then59:7 %trunc_ln105 = trunc i4 %block_read_K_1

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="4" op_3_bw="4">
<![CDATA[
if.then59:8 %tmp_5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i4.i4, i4 %trunc_ln105, i4 %trunc_ln105, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
if.then59:13 %add_ln143_1 = add i12 %tmp_5, i12 %add_ln143

]]></Node>
<StgValue><ssdm name="add_ln143_1"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
if.then59:14 %zext_ln143 = zext i12 %add_ln143_1

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then59:15 %row_buffer_addr_1 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln143

]]></Node>
<StgValue><ssdm name="row_buffer_addr_1"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="12">
<![CDATA[
if.then59:16 %row_buffer_load = load i12 %row_buffer_addr_1

]]></Node>
<StgValue><ssdm name="row_buffer_load"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then109:2 %conv3_samepad_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad

]]></Node>
<StgValue><ssdm name="conv3_samepad_read_1"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="12">
<![CDATA[
if.then109:7 %zext_ln166 = zext i12 %add_ln166_1

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then109:8 %row_buffer_addr_2 = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="row_buffer_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="and_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="512" op_1_bw="12" op_2_bw="0">
<![CDATA[
if.then109:9 %store_ln166 = store i512 %conv3_samepad_read_1, i12 %row_buffer_addr_2

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
if.then41:1 %conv3_samepad_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %conv3_samepad

]]></Node>
<StgValue><ssdm name="conv3_samepad_read"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
if.then41:6 %zext_ln123 = zext i12 %add_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then41:7 %row_buffer_addr = getelementptr i512 %row_buffer, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="row_buffer_addr"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="512" op_1_bw="12">
<![CDATA[
if.then41:8 %store_ln123 = store i512 %conv3_samepad_read, i12 %row_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0">
<![CDATA[
return.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="254" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="12">
<![CDATA[
if.then59:16 %row_buffer_load = load i12 %row_buffer_addr_1

]]></Node>
<StgValue><ssdm name="row_buffer_load"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.then59:17 %write_ln143 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %conv3_sild, i512 %row_buffer_load

]]></Node>
<StgValue><ssdm name="write_ln143"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
