<profile>

<section name = "Vitis HLS Report for 'bgr2hsv_9_1080_1920_1_s'" level="0">
<item name = "Date">Wed Apr 21 09:46:54 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">cvtcolor_bgr2hsv</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.576 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 2073609, 20.001 ns, 13.825 ms, 3, 2073609, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_124_1_VITIS_LOOP_128_2">0, 2073606, 8, 1, 1, 0 ~ 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 583, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 20, -</column>
<column name="Memory">5, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 497, 64, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U70">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_9s_13s_17ns_13ns_30_4_1_U72">ama_addmuladd_9s_13s_17ns_13ns_30_4_1, i0 + (i1 + i2) * i3</column>
<column name="mac_muladd_8ns_20s_13ns_20_4_1_U71">mac_muladd_8ns_20s_13ns_20_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_sdiv_U">bgr2hsv_9_1080_1920_1_s_void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_bkb, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_1080_1920_1_2_hdiv_U">bgr2hsv_9_1080_1920_1_s_void_bgr2hsv_9_1080_1920_1_Mat_9_1080_1920_1_2_Mat_9_cud, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="xf_cv_icvSaturate8u_cv_U">bgr2hsv_9_1080_1920_1_s_xf_cv_icvSaturate8u_cv, 3, 0, 0, 0, 769, 8, 1, 6152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln124_fu_248_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln1350_1_fu_342_p2">+, 0, 0, 19, 9, 10</column>
<column name="add_ln1350_fu_292_p2">+, 0, 0, 19, 9, 9</column>
<column name="add_ln151_1_fu_481_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln151_2_fu_566_p2">+, 0, 0, 20, 13, 13</column>
<column name="add_ln151_fu_455_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln155_fu_623_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln216_1_fu_406_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln216_2_fu_396_p2">+, 0, 0, 19, 8, 8</column>
<column name="add_ln216_fu_391_p2">+, 0, 0, 19, 8, 8</column>
<column name="v_1_fu_324_p2">+, 0, 0, 16, 9, 9</column>
<column name="v_2_fu_386_p2">+, 0, 0, 17, 10, 10</column>
<column name="sub_ln1351_1_fu_336_p2">-, 0, 0, 19, 10, 10</column>
<column name="sub_ln1351_2_fu_303_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln1351_3_fu_365_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln1351_4_fu_431_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln1351_5_fu_435_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln1351_6_fu_461_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln1351_fu_286_p2">-, 0, 0, 19, 10, 9</column>
<column name="sub_ln216_fu_401_p2">-, 0, 0, 19, 8, 8</column>
<column name="sub_ln696_fu_353_p2">-, 0, 0, 15, 8, 8</column>
<column name="and_ln1352_fu_513_p2">and, 0, 0, 9, 9, 9</column>
<column name="and_ln151_1_fu_557_p2">and, 0, 0, 12, 12, 12</column>
<column name="and_ln151_2_fu_572_p2">and, 0, 0, 13, 13, 13</column>
<column name="and_ln151_fu_535_p2">and, 0, 0, 11, 11, 11</column>
<column name="ap_block_state10_pp0_stage0_iter7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="icmp_ln124_fu_243_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="vg_fu_420_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="vr_fu_412_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln122_1_fu_499_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln122_fu_492_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1351_1_fu_549_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln1351_fu_527_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln153_fu_615_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln1350_1_fu_371_p2">xor, 0, 0, 10, 9, 10</column>
<column name="xor_ln1350_fu_309_p2">xor, 0, 0, 10, 9, 10</column>
<column name="xor_ln151_1_fu_544_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln151_fu_522_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter7">9, 2, 1, 2</column>
<column name="imgInput0_413_blk_n">9, 2, 1, 2</column>
<column name="imgOutput0_414_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_220">9, 2, 64, 128</column>
<column name="p_src_mat_1_blk_n">9, 2, 1, 2</column>
<column name="p_src_mat_2_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln151_1_reg_797">12, 0, 12, 0</column>
<column name="add_ln151_reg_792">11, 0, 11, 0</column>
<column name="add_ln216_1_reg_765">8, 0, 8, 0</column>
<column name="add_ln216_2_reg_760">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="icmp_ln124_reg_675">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_220">64, 0, 64, 0</column>
<column name="mul_ln73_reg_670">64, 0, 64, 0</column>
<column name="p_Result_1_i_reg_690">8, 0, 8, 0</column>
<column name="p_Result_1_i_reg_690_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="p_Result_2_i_reg_695">8, 0, 8, 0</column>
<column name="p_src_mat_1_read_reg_660">32, 0, 32, 0</column>
<column name="p_src_mat_2_read_reg_665">32, 0, 32, 0</column>
<column name="sub_ln1351_4_reg_787">9, 0, 9, 0</column>
<column name="sub_ln696_reg_744">8, 0, 8, 0</column>
<column name="v_reg_684">8, 0, 8, 0</column>
<column name="v_reg_684_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="vg_reg_776">1, 0, 1, 0</column>
<column name="vr_reg_770">1, 0, 1, 0</column>
<column name="xf_cv_icvSaturate8u_cv_load_reg_724">8, 0, 8, 0</column>
<column name="zext_ln119_1_reg_729">9, 0, 10, 1</column>
<column name="zext_ln119_reg_701">8, 0, 9, 1</column>
<column name="zext_ln119_reg_701_pp0_iter2_reg">8, 0, 9, 1</column>
<column name="zext_ln1351_reg_749">8, 0, 9, 1</column>
<column name="zext_ln215_1_reg_734">8, 0, 10, 2</column>
<column name="zext_ln215_reg_708">8, 0, 9, 1</column>
<column name="zext_ln215_reg_708_pp0_iter2_reg">8, 0, 9, 1</column>
<column name="add_ln216_2_reg_760">64, 32, 8, 0</column>
<column name="icmp_ln124_reg_675">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, bgr2hsv&lt;9, 1080, 1920, 1&gt;, return value</column>
<column name="imgInput0_413_dout">in, 24, ap_fifo, imgInput0_413, pointer</column>
<column name="imgInput0_413_empty_n">in, 1, ap_fifo, imgInput0_413, pointer</column>
<column name="imgInput0_413_read">out, 1, ap_fifo, imgInput0_413, pointer</column>
<column name="imgOutput0_414_din">out, 24, ap_fifo, imgOutput0_414, pointer</column>
<column name="imgOutput0_414_full_n">in, 1, ap_fifo, imgOutput0_414, pointer</column>
<column name="imgOutput0_414_write">out, 1, ap_fifo, imgOutput0_414, pointer</column>
<column name="p_src_mat_1_dout">in, 32, ap_fifo, p_src_mat_1, pointer</column>
<column name="p_src_mat_1_empty_n">in, 1, ap_fifo, p_src_mat_1, pointer</column>
<column name="p_src_mat_1_read">out, 1, ap_fifo, p_src_mat_1, pointer</column>
<column name="p_src_mat_2_dout">in, 32, ap_fifo, p_src_mat_2, pointer</column>
<column name="p_src_mat_2_empty_n">in, 1, ap_fifo, p_src_mat_2, pointer</column>
<column name="p_src_mat_2_read">out, 1, ap_fifo, p_src_mat_2, pointer</column>
</table>
</item>
</section>
</profile>
