
ledc.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_bss_start>:
87800000:	878000f0 			; <UNDEFINED> instruction: 0x878000f0

87800004 <_bss_end>:
87800004:	878000f0 			; <UNDEFINED> instruction: 0x878000f0

87800008 <_start>:
87800008:	e10f0000 	mrs	r0, CPSR
8780000c:	e3c0001f 	bic	r0, r0, #31
87800010:	e3800013 	orr	r0, r0, #19
87800014:	e129f000 	msr	CPSR_fc, r0
87800018:	e51f0020 	ldr	r0, [pc, #-32]	; 87800000 <_bss_start>
8780001c:	e51f1020 	ldr	r1, [pc, #-32]	; 87800004 <_bss_end>
87800020:	e3a02000 	mov	r2, #0

87800024 <bss_loop>:
87800024:	e8a00004 	stmia	r0!, {r2}
87800028:	e1500001 	cmp	r0, r1
8780002c:	dafffffc 	ble	87800024 <bss_loop>
87800030:	e51fd000 	ldr	sp, [pc, #-0]	; 87800038 <bss_loop+0x14>
87800034:	ea00001d 	b	878000b0 <__main_from_arm>
87800038:	80200000 	eorhi	r0, r0, r0
8780003c:	00001e41 	andeq	r1, r0, r1, asr #28
87800040:	61656100 	cmnvs	r5, r0, lsl #2
87800044:	01006962 	tsteq	r0, r2, ror #18
87800048:	00000014 	andeq	r0, r0, r4, lsl r0
8780004c:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
87800050:	070a0600 	streq	r0, [sl, -r0, lsl #12]
87800054:	09010841 	stmdbeq	r1, {r0, r6, fp}
87800058:	00040a02 	andeq	r0, r4, r2, lsl #20

8780005c <clk_enable>:
8780005c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
87800060:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
87800064:	f2c0 230c 	movt	r3, #524	; 0x20c
87800068:	669a      	str	r2, [r3, #104]	; 0x68
8780006a:	66da      	str	r2, [r3, #108]	; 0x6c
8780006c:	671a      	str	r2, [r3, #112]	; 0x70
8780006e:	675a      	str	r2, [r3, #116]	; 0x74
87800070:	679a      	str	r2, [r3, #120]	; 0x78
87800072:	67da      	str	r2, [r3, #124]	; 0x7c
87800074:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
87800078:	4770      	bx	lr
8780007a:	bf00      	nop

8780007c <led_init>:
8780007c:	2168      	movs	r1, #104	; 0x68
8780007e:	b430      	push	{r4, r5}
87800080:	f2c0 210e 	movt	r1, #526	; 0x20e
87800084:	2505      	movs	r5, #5
87800086:	f44f 723d 	mov.w	r2, #756	; 0x2f4
8780008a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
8780008e:	600d      	str	r5, [r1, #0]
87800090:	f241 04b0 	movw	r4, #4272	; 0x10b0
87800094:	f2c0 2309 	movt	r3, #521	; 0x209
87800098:	f2c0 220e 	movt	r2, #526	; 0x20e
8780009c:	2008      	movs	r0, #8
8780009e:	2100      	movs	r1, #0
878000a0:	6014      	str	r4, [r2, #0]
878000a2:	6058      	str	r0, [r3, #4]
878000a4:	bc30      	pop	{r4, r5}
878000a6:	6019      	str	r1, [r3, #0]
878000a8:	4770      	bx	lr
878000aa:	bf00      	nop
878000ac:	0000      	movs	r0, r0
	...

878000b0 <__main_from_arm>:
878000b0:	e51ff004 	ldr	pc, [pc, #-4]	; 878000b4 <__main_from_arm+0x4>
878000b4:	878000b9 			; <UNDEFINED> instruction: 0x878000b9

Disassembly of section .text.startup:

878000b8 <main>:
878000b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
878000bc:	2168      	movs	r1, #104	; 0x68
878000be:	f2c0 200c 	movt	r0, #524	; 0x20c
878000c2:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
878000c6:	f2c0 210e 	movt	r1, #526	; 0x20e
878000ca:	f44f 723d 	mov.w	r2, #756	; 0x2f4
878000ce:	f44f 4340 	mov.w	r3, #49152	; 0xc000
878000d2:	2505      	movs	r5, #5
878000d4:	66c4      	str	r4, [r0, #108]	; 0x6c
878000d6:	f2c0 2309 	movt	r3, #521	; 0x209
878000da:	600d      	str	r5, [r1, #0]
878000dc:	f2c0 220e 	movt	r2, #526	; 0x20e
878000e0:	f241 04b0 	movw	r4, #4272	; 0x10b0
878000e4:	2008      	movs	r0, #8
878000e6:	2100      	movs	r1, #0
878000e8:	6014      	str	r4, [r2, #0]
878000ea:	6058      	str	r0, [r3, #4]
878000ec:	6019      	str	r1, [r3, #0]
878000ee:	e7fe      	b.n	878000ee <main+0x36>

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_bss_start-0x8672f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	352e3720 	strcc	r3, [lr, #-1824]!	; 0xfffff8e0
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	32312e39 	eorscc	r2, r1, #912	; 0x390
  1c:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  20:	00302e35 	eorseq	r2, r0, r5, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 			; <UNDEFINED> instruction: 0x1c021a01
  2c:	Address 0x000000000000002c is out of bounds.

