0.6
2019.2
Nov  6 2019
21:57:16
D:/code/verilog/FPGA_Project/Ares/Ares.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/dmem/sim/dmem.v,1639109916,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ASel.v,,dmem,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/imem/sim/imem.v,1639150532,verilog,,D:/code/verilog/FPGA_Project/Ares/Ares.srcs/sources_1/ip/dmem/sim/dmem.v,,imem,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ASel.v,1639146406,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/BSel.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,ASel,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/BSel.v,1639203160,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/BranchComp.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,BSel,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/BranchComp.v,1637569783,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ImmGen.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,BranchComp,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ImmGen.v,1638803675,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/alu.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,ImmGen,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/alu.v,1637568504,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ctrl.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,alu,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,1639199211,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ctrl.v,1639149070,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/ctrlHazard.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v;D:/code/verilog/FPGA_Project/Ares/rtl/risc_v_codetable.v,ctrl,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/ctrlHazard.v,1639190070,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/forwarding.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,ctrlHazard,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/forwarding.v,1639203583,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/pc.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,forwarding,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/pc.v,1639196862,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/regs.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,pc,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/regs.v,1639208800,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/rv_core.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,regs,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/risc_v_codetable.v,1637570570,verilog,,,,,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/rv_core.v,1639147465,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/rvtop.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,rv_core,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/rvtop.v,1639121330,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_DE.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,rvtop,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_DE.v,1639130776,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_EM.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_DE,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_EM.v,1639120342,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_FD.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_EM,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_FD.v,1639119313,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/stage_MW.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_FD,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/stage_MW.v,1639120165,verilog,,D:/code/verilog/FPGA_Project/Ares/rtl/writeback.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,stage_MW,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/rtl/writeback.v,1639116927,verilog,,D:/code/verilog/FPGA_Project/Ares/tb/ares_tb.v,D:/code/verilog/FPGA_Project/Ares/rtl/core_param.v,writeback,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/tb/ares_tb.v,1639109656,verilog,,,D:/code/verilog/FPGA_Project/Ares/tb/core_param.v,ares_tb,,,,,,,,
D:/code/verilog/FPGA_Project/Ares/tb/core_param.v,1639127950,verilog,,,,,,,,,,,,
