read_verilog -sv ../../common/latches.v
proc
simplemap
aigmap
write_xaiger result.out
