

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen'
================================================================
* Date:           Wed Jan  3 23:38:58 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.789 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                                                                    |                                                                                         |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                              Instance                                              |                                          Module                                         |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5                   |        3|      129|  30.000 ns|  1.290 us|    3|    129|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4                   |        ?|        ?|          ?|         ?|    ?|      ?|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9  |        2|    16131|  20.000 ns|  0.161 ms|    2|  16131|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10                  |        3|      129|  30.000 ns|  1.290 us|    3|    129|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14                  |        6|       14|  60.000 ns|  0.140 us|    6|     14|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16                  |        ?|        ?|          ?|         ?|    ?|      ?|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12                  |        ?|        ?|          ?|         ?|    ?|      ?|       no|
        |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7                   |        ?|        ?|          ?|         ?|    ?|      ?|       no|
        +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_429_1                    |        ?|        ?|         ?|          -|          -|  1 ~ 127|        no|
        | + VITIS_LOOP_437_2_VITIS_LOOP_438_3  |        ?|        ?|         ?|          -|          -|        9|        no|
        |- VITIS_LOOP_477_6                    |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        |- VITIS_LOOP_515_11                   |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        |- VITIS_LOOP_536_13                   |        ?|        ?|   10 ~ 18|          -|          -|        ?|        no|
        |- VITIS_LOOP_574_15                   |        ?|        ?|         ?|          -|          -|   4 ~ 12|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     249|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        2|    0|     176|     634|    -|
|Memory           |        0|    -|      36|      15|    0|
|Multiplexer      |        -|    -|       -|     659|    -|
|Register         |        -|    -|     327|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        2|    0|     539|    1557|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |                                              Instance                                              |                                          Module                                         | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4                   |        1|   0|  14|   68|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5                   |        0|   0|  17|   48|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592                   |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7                   |        0|   0|  24|   70|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9  |        0|   0|  41|  154|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10                  |        0|   0|  17|   48|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12                  |        0|   0|  20|   70|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14                  |        1|   0|  19|   65|    0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575                  |CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16                  |        0|   0|  24|   70|    0|
    |mul_7ns_8ns_15_1_1_U100                                                                             |mul_7ns_8ns_15_1_1                                                                       |        0|   0|   0|   41|    0|
    +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                                               |                                                                                         |        2|   0| 176|  634|    0|
    +----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                          Memory                         |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |CGRA_NumTiles_shapes_values_U                            |CurOptPotentialPlacement_List_BypassLess_Gen_CGRA_NumTiles_shapes_values_ROM_g8j  |        0|  4|   2|    0|    20|    4|     1|           80|
    |CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_U  |CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi  |        0|  8|   1|    0|     3|    8|     1|           24|
    |CurOptPotentialPlacement_List_BypassLess_Gen_YChanges_U  |CurOptPotentialPlacement_List_BypassLess_Gen_CurOptPotentialPlacement_List_Byhbi  |        0|  8|   1|    0|     3|    8|     1|           24|
    |intersection_U                                           |CurOptPotentialPlacement_List_BypassLess_Gen_intersection_RAM_AUTO_1R1W           |        0|  8|   1|    0|    16|    4|     1|           64|
    |potentialPlacement_AllPreds_U                            |CurOptPotentialPlacement_List_BypassLess_Gen_potentialPlacement_AllPreds_RAM_jbC  |        0|  8|  10|    0|   160|    4|     1|          640|
    +---------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                    |                                                                                  |        0| 36|  15|    0|   202|   28|     5|          832|
    +---------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln437_1_fu_895_p2                  |         +|   0|  0|   3|           2|           2|
    |add_ln437_2_fu_791_p2                  |         +|   0|  0|   6|           4|           1|
    |add_ln437_fu_797_p2                    |         +|   0|  0|   3|           2|           1|
    |add_ln438_fu_969_p2                    |         +|   0|  0|   3|           2|           1|
    |add_ln460_fu_953_p2                    |         +|   0|  0|   8|           8|           8|
    |add_ln561_fu_1180_p2                   |         +|   0|  0|   6|           4|           4|
    |grp_fu_619_p2                          |         +|   0|  0|   8|           8|           1|
    |i_42_fu_688_p2                         |         +|   0|  0|   7|           7|           1|
    |i_43_fu_1379_p2                        |         +|   0|  0|   6|           4|           1|
    |i_46_fu_1318_p2                        |         +|   0|  0|   6|           4|           1|
    |i_47_fu_1257_p2                        |         +|   0|  0|   6|           4|           1|
    |potentialPlacement_wrAddr_2_fu_963_p2  |         +|   0|  0|   8|           8|           1|
    |predX_0_7_fu_1093_p2                   |         +|   0|  0|   8|           8|           1|
    |predX_0_8_fu_1104_p2                   |         +|   0|  0|   8|           8|           2|
    |predY_0_7_fu_1131_p2                   |         +|   0|  0|   8|           8|           1|
    |predY_0_8_fu_1142_p2                   |         +|   0|  0|   8|           8|           2|
    |x_fu_764_p2                            |         +|   0|  0|   6|           4|           4|
    |x_mid1_fu_862_p2                       |         +|   0|  0|   6|           4|           4|
    |y_1_fu_913_p2                          |         +|   0|  0|   3|           2|           2|
    |y_fu_908_p2                            |         +|   0|  0|   6|           4|           4|
    |and_ln569_fu_1201_p2                   |       and|   0|  0|   1|           1|           1|
    |ap_block_state12_on_subcall_done       |       and|   0|  0|   1|           1|           1|
    |ap_block_state27_on_subcall_done       |       and|   0|  0|   1|           1|           1|
    |ap_block_state29_on_subcall_done       |       and|   0|  0|   1|           1|           1|
    |ap_block_state33_on_subcall_done       |       and|   0|  0|   1|           1|           1|
    |ap_block_state38_on_subcall_done       |       and|   0|  0|   1|           1|           1|
    |cmp15343_fu_1303_p2                    |      icmp|   0|  0|   4|           8|           1|
    |cmp25557_fu_1237_p2                    |      icmp|   0|  0|   4|           8|           1|
    |cmp9033_fu_1359_p2                     |      icmp|   0|  0|   4|           8|           1|
    |grp_fu_605_p2                          |      icmp|   0|  0|   4|           8|           1|
    |icmp51_fu_877_p2                       |      icmp|   0|  0|   1|           2|           1|
    |icmp_fu_779_p2                         |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln429_1_fu_683_p2                 |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln429_fu_659_p2                   |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln437_fu_785_p2                   |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln438_fu_803_p2                   |      icmp|   0|  0|   1|           2|           2|
    |icmp_ln446_fu_928_p2                   |      icmp|   0|  0|   1|           2|           1|
    |icmp_ln469_fu_705_p2                   |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln477_fu_1373_p2                  |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln497_fu_978_p2                   |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln508_fu_1022_p2                  |      icmp|   0|  0|   4|           8|           1|
    |icmp_ln515_fu_1312_p2                  |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln539_fu_1088_p2                  |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln542_fu_1099_p2                  |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln550_fu_1126_p2                  |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln553_fu_1137_p2                  |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln569_1_fu_1196_p2                |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln569_fu_1191_p2                  |      icmp|   0|  0|   4|           8|           8|
    |icmp_ln574_fu_1251_p2                  |      icmp|   0|  0|   2|           4|           4|
    |or_ln446_fu_934_p2                     |        or|   0|  0|   1|           1|           1|
    |predX_0_10_fu_1118_p3                  |    select|   0|  0|   8|           1|           8|
    |predX_0_9_fu_1110_p3                   |    select|   0|  0|   8|           1|           8|
    |predY_0_10_fu_1156_p3                  |    select|   0|  0|   8|           1|           8|
    |predY_0_9_fu_1148_p3                   |    select|   0|  0|   8|           1|           8|
    |select_ln437_1_fu_883_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln437_2_fu_889_p3               |    select|   0|  0|   2|           1|           2|
    |select_ln437_3_fu_822_p3               |    select|   0|  0|   2|           1|           2|
    |select_ln437_fu_809_p3                 |    select|   0|  0|   2|           1|           1|
    |select_ln497_fu_984_p3                 |    select|   0|  0|   7|           1|           1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 249|         263|         174|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |                              Name                              | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |CGRA_NumTiles_shapes_values_address0                            |   13|          3|    5|         15|
    |CurOptPotentialPlacement_List_BypassLess_Gen_XChanges_address0  |   13|          3|    2|          6|
    |Tile2XY_0_address0                                              |   13|          3|    4|         12|
    |Tile2XY_1_address0                                              |   13|          3|    4|         12|
    |allocated_tiles_shapes_values_address0                          |   25|          6|    9|         54|
    |allocated_tiles_shapes_values_ce0                               |   13|          3|    1|          3|
    |ap_NS_fsm                                                       |  177|         40|    1|         40|
    |curOptPotentialPlacement_address0                               |   37|          9|    4|         36|
    |curOptPotentialPlacement_ce0                                    |   29|          7|    1|          7|
    |curOptPotentialPlacement_d0                                     |   29|          7|    5|         35|
    |curOptPotentialPlacement_we0                                    |   21|          5|    1|          5|
    |curOptPotentialPlacement_wrAddr_o                               |   25|          6|    8|         48|
    |existLen_1_reg_500                                              |    9|          2|    8|         16|
    |existLen_reg_511                                                |    9|          2|    8|         16|
    |i_33_fu_136                                                     |    9|          2|    7|         14|
    |i_38_fu_160                                                     |    9|          2|    4|          8|
    |i_40_fu_156                                                     |    9|          2|    4|          8|
    |i_41_fu_152                                                     |    9|          2|    4|          8|
    |inc23826_fu_148                                                 |    9|          2|    8|         16|
    |indvar_flatten_reg_432                                          |    9|          2|    4|          8|
    |intersection_address0                                           |   17|          4|    4|         16|
    |intersection_ce0                                                |   17|          4|    1|          4|
    |intersection_we0                                                |    9|          2|    1|          2|
    |m_reg_420                                                       |    9|          2|    2|          4|
    |n_reg_443                                                       |    9|          2|    2|          4|
    |placement_dynamic_dict_Opt2Tile_values_address0                 |   13|          3|    7|         21|
    |potentialPlacement_AllPreds_address0                            |   17|          4|    8|         32|
    |potentialPlacement_AllPreds_ce0                                 |   17|          4|    1|          4|
    |potentialPlacement_AllPreds_ce1                                 |    9|          2|    1|          2|
    |potentialPlacement_wrAddr_1_reg_454                             |    9|          2|    8|         16|
    |potentialPlacement_wrAddr_reg_466                               |    9|          2|    8|         16|
    |predOpt_idx_List_address0                                       |   13|          3|    4|         12|
    |predX_0_1_fu_144                                                |    9|          2|    8|         16|
    |predY_0_1_fu_140                                                |    9|          2|    8|         16|
    |xy2Tile_address0                                                |   13|          3|    4|         12|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                           |  659|        152|  159|        544|
    +----------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                       Name                                                      | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |CGRA_NumTiles_shapes_values_addr_reg_1440                                                                        |   5|   0|    5|          0|
    |add_ln437_2_reg_1569                                                                                             |   4|   0|    4|          0|
    |add_ln438_reg_1620                                                                                               |   2|   0|    2|          0|
    |and_ln569_reg_1726                                                                                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                                                                        |  39|   0|   39|          0|
    |cmp15343_reg_1783                                                                                                |   1|   0|    1|          0|
    |cmp25557_reg_1745                                                                                                |   1|   0|    1|          0|
    |cmp9033_reg_1820                                                                                                 |   1|   0|    1|          0|
    |conv115123_in_reg_481                                                                                            |   8|   0|    8|          0|
    |conv72119122_in_reg_491                                                                                          |   8|   0|    8|          0|
    |empty_218_reg_1556                                                                                               |   2|   0|    2|          0|
    |empty_222_reg_1637                                                                                               |   7|   0|    7|          0|
    |empty_224_reg_1733                                                                                               |   7|   0|    7|          0|
    |existLen_1_reg_500                                                                                               |   8|   0|    8|          0|
    |existLen_reg_511                                                                                                 |   8|   0|    8|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_453_4_fu_530_ap_start_reg                   |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5_fu_522_ap_start_reg                   |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_480_7_fu_592_ap_start_reg                   |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_497_8_VITIS_LOOP_498_9_fu_540_ap_start_reg  |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_508_10_fu_551_ap_start_reg                  |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_518_12_fu_584_ap_start_reg                  |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_562_14_fu_559_ap_start_reg                  |   1|   0|    1|          0|
    |grp_CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16_fu_575_ap_start_reg                  |   1|   0|    1|          0|
    |hasItst_loc_load_reg_1630                                                                                        |   1|   0|    1|          0|
    |i_33_fu_136                                                                                                      |   7|   0|    7|          0|
    |i_38_fu_160                                                                                                      |   4|   0|    4|          0|
    |i_40_fu_156                                                                                                      |   4|   0|    4|          0|
    |i_41_fu_152                                                                                                      |   4|   0|    4|          0|
    |i_42_reg_1476                                                                                                    |   7|   0|    7|          0|
    |i_43_reg_1827                                                                                                    |   4|   0|    4|          0|
    |i_46_reg_1790                                                                                                    |   4|   0|    4|          0|
    |i_47_reg_1752                                                                                                    |   4|   0|    4|          0|
    |i_reg_1490                                                                                                       |   8|   0|    8|          0|
    |icmp_ln429_reg_1445                                                                                              |   1|   0|    1|          0|
    |icmp_ln438_reg_1574                                                                                              |   1|   0|    1|          0|
    |icmp_ln469_reg_1486                                                                                              |   1|   0|    1|          0|
    |icmp_ln470_1_reg_1501                                                                                            |   1|   0|    1|          0|
    |icmp_ln470_reg_1461                                                                                              |   1|   0|    1|          0|
    |icmp_ln508_reg_1663                                                                                              |   1|   0|    1|          0|
    |icmp_reg_1561                                                                                                    |   1|   0|    1|          0|
    |inc23826_fu_148                                                                                                  |   8|   0|    8|          0|
    |indvar_flatten_reg_432                                                                                           |   4|   0|    4|          0|
    |initialX_reg_1530                                                                                                |   2|   0|    2|          0|
    |initialY_reg_1541                                                                                                |   2|   0|    2|          0|
    |m_reg_420                                                                                                        |   2|   0|    2|          0|
    |mul_ln497_reg_1625                                                                                               |  15|   0|   15|          0|
    |n_reg_443                                                                                                        |   2|   0|    2|          0|
    |or_ln446_reg_1603                                                                                                |   1|   0|    1|          0|
    |potentialPlacement_wrAddr_1_reg_454                                                                              |   8|   0|    8|          0|
    |potentialPlacement_wrAddr_List_0                                                                                 |   8|   0|    8|          0|
    |potentialPlacement_wrAddr_List_1                                                                                 |   8|   0|    8|          0|
    |potentialPlacement_wrAddr_reg_466                                                                                |   8|   0|    8|          0|
    |predX_0_10_reg_1711                                                                                              |   8|   0|    8|          0|
    |predX_0_1_fu_144                                                                                                 |   8|   0|    8|          0|
    |predY_0_10_reg_1716                                                                                              |   8|   0|    8|          0|
    |predY_0_1_fu_140                                                                                                 |   8|   0|    8|          0|
    |reg_625                                                                                                          |   4|   0|    4|          0|
    |reg_631                                                                                                          |   4|   0|    4|          0|
    |reg_639                                                                                                          |   4|   0|    4|          0|
    |select_ln437_3_reg_1590                                                                                          |   2|   0|    2|          0|
    |select_ln437_reg_1580                                                                                            |   2|   0|    2|          0|
    |targetBlock12_reg_1842                                                                                           |   1|   0|    1|          0|
    |targetBlock14_reg_1767                                                                                           |   1|   0|    1|          0|
    |tmp_cast_reg_1525                                                                                                |   4|   0|    8|          4|
    |trunc_ln428_1_reg_1778                                                                                           |   7|   0|    7|          0|
    |trunc_ln428_reg_1815                                                                                             |   7|   0|    7|          0|
    |trunc_ln470_reg_1496                                                                                             |   7|   0|    7|          0|
    |zext_ln433_1_reg_1535                                                                                            |   2|   0|    4|          2|
    |zext_ln434_reg_1546                                                                                              |   2|   0|    4|          2|
    |zext_ln480_reg_1837                                                                                              |   4|   0|    5|          1|
    |zext_ln518_reg_1800                                                                                              |   4|   0|    5|          1|
    |zext_ln533_2_reg_1697                                                                                            |   2|   0|    8|          6|
    |zext_ln534_reg_1704                                                                                              |   2|   0|    8|          6|
    |zext_ln577_reg_1762                                                                                              |   4|   0|    5|          1|
    +-----------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                            | 327|   0|  350|         23|
    +-----------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen|  return value|
|predsNum                                         |   in|    8|     ap_none|                                      predsNum|       pointer|
|shape_idx                                        |   in|    5|     ap_none|                                     shape_idx|       pointer|
|curOptPotentialPlacement_wrAddr_i                |   in|    8|     ap_ovld|               curOptPotentialPlacement_wrAddr|       pointer|
|curOptPotentialPlacement_wrAddr_o                |  out|    8|     ap_ovld|               curOptPotentialPlacement_wrAddr|       pointer|
|curOptPotentialPlacement_wrAddr_o_ap_vld         |  out|    1|     ap_ovld|               curOptPotentialPlacement_wrAddr|       pointer|
|predOpt_idx_List_address0                        |  out|    4|   ap_memory|                              predOpt_idx_List|         array|
|predOpt_idx_List_ce0                             |  out|    1|   ap_memory|                              predOpt_idx_List|         array|
|predOpt_idx_List_q0                              |   in|    6|   ap_memory|                              predOpt_idx_List|         array|
|predOpt_idx_List_address1                        |  out|    4|   ap_memory|                              predOpt_idx_List|         array|
|predOpt_idx_List_ce1                             |  out|    1|   ap_memory|                              predOpt_idx_List|         array|
|predOpt_idx_List_q1                              |   in|    6|   ap_memory|                              predOpt_idx_List|         array|
|placement_dynamic_dict_Opt2Tile_values_address0  |  out|    7|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_ce0       |  out|    1|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_q0        |   in|    5|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_address1  |  out|    7|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_ce1       |  out|    1|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|placement_dynamic_dict_Opt2Tile_values_q1        |   in|    5|   ap_memory|        placement_dynamic_dict_Opt2Tile_values|         array|
|Tile2XY_0_address0                               |  out|    4|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_0_ce0                                    |  out|    1|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_0_q0                                     |   in|    2|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_0_address1                               |  out|    4|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_0_ce1                                    |  out|    1|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_0_q1                                     |   in|    2|   ap_memory|                                     Tile2XY_0|         array|
|Tile2XY_1_address0                               |  out|    4|   ap_memory|                                     Tile2XY_1|         array|
|Tile2XY_1_ce0                                    |  out|    1|   ap_memory|                                     Tile2XY_1|         array|
|Tile2XY_1_q0                                     |   in|    2|   ap_memory|                                     Tile2XY_1|         array|
|Tile2XY_1_address1                               |  out|    4|   ap_memory|                                     Tile2XY_1|         array|
|Tile2XY_1_ce1                                    |  out|    1|   ap_memory|                                     Tile2XY_1|         array|
|Tile2XY_1_q1                                     |   in|    2|   ap_memory|                                     Tile2XY_1|         array|
|xy2Tile_address0                                 |  out|    4|   ap_memory|                                       xy2Tile|         array|
|xy2Tile_ce0                                      |  out|    1|   ap_memory|                                       xy2Tile|         array|
|xy2Tile_q0                                       |   in|    4|   ap_memory|                                       xy2Tile|         array|
|allocated_tiles_shapes_values_address0           |  out|    9|   ap_memory|                 allocated_tiles_shapes_values|         array|
|allocated_tiles_shapes_values_ce0                |  out|    1|   ap_memory|                 allocated_tiles_shapes_values|         array|
|allocated_tiles_shapes_values_q0                 |   in|    4|   ap_memory|                 allocated_tiles_shapes_values|         array|
|curOptPotentialPlacement_address0                |  out|    4|   ap_memory|                      curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0                     |  out|    1|   ap_memory|                      curOptPotentialPlacement|         array|
|curOptPotentialPlacement_we0                     |  out|    1|   ap_memory|                      curOptPotentialPlacement|         array|
|curOptPotentialPlacement_d0                      |  out|    5|   ap_memory|                      curOptPotentialPlacement|         array|
|curOptPotentialPlacement_q0                      |   in|    5|   ap_memory|                      curOptPotentialPlacement|         array|
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

