////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : MUX8T1_8.vf
// /___/   /\     Timestamp : 12/02/2016 15:32:42
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -sympath F:/hardsoftProgram/Framework_final/code -intstyle ise -family kintex7 -verilog F:/hardsoftProgram/Framework_final/iseconfig/MUX8T1_8.vf -w F:/hardsoftProgram/Framework_final/code/MUX8T1_8.sch
//Design Name: MUX8T1_8
//Device: kintex7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module MUX4T1_4_MUSER_MUX8T1_8(I0, 
                               I1, 
                               I2, 
                               I3, 
                               s, 
                               o);

    input [3:0] I0;
    input [3:0] I1;
    input [3:0] I2;
    input [3:0] I3;
    input [1:0] s;
   output [3:0] o;
   
   wire XLXN_5;
   wire XLXN_6;
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_18;
   wire XLXN_19;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_25;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_41;
   wire XLXN_42;
   wire XLXN_43;
   wire XLXN_69;
   wire XLXN_74;
   wire XLXN_78;
   wire XLXN_81;
   
   INV  XLXI_2 (.I(s[1]), 
               .O(XLXN_6));
   INV  XLXI_3 (.I(s[0]), 
               .O(XLXN_5));
   AND2  XLXI_4 (.I0(XLXN_5), 
                .I1(XLXN_6), 
                .O(XLXN_74));
   AND2  XLXI_5 (.I0(s[0]), 
                .I1(XLXN_6), 
                .O(XLXN_78));
   AND2  XLXI_6 (.I0(XLXN_5), 
                .I1(s[1]), 
                .O(XLXN_81));
   AND2  XLXI_7 (.I0(s[0]), 
                .I1(s[1]), 
                .O(XLXN_69));
   AND2  XLXI_8 (.I0(I0[0]), 
                .I1(XLXN_74), 
                .O(XLXN_16));
   AND2  XLXI_9 (.I0(I1[0]), 
                .I1(XLXN_78), 
                .O(XLXN_43));
   AND2  XLXI_10 (.I0(I2[0]), 
                 .I1(XLXN_81), 
                 .O(XLXN_42));
   AND2  XLXI_11 (.I0(I3[0]), 
                 .I1(XLXN_69), 
                 .O(XLXN_41));
   OR4  XLXI_12 (.I0(XLXN_41), 
                .I1(XLXN_42), 
                .I2(XLXN_43), 
                .I3(XLXN_16), 
                .O(o[0]));
   AND2  XLXI_13 (.I0(I0[1]), 
                 .I1(XLXN_74), 
                 .O(XLXN_17));
   AND2  XLXI_14 (.I0(I3[1]), 
                 .I1(XLXN_69), 
                 .O(XLXN_20));
   AND2  XLXI_15 (.I0(I1[1]), 
                 .I1(XLXN_78), 
                 .O(XLXN_18));
   AND2  XLXI_16 (.I0(I2[1]), 
                 .I1(XLXN_81), 
                 .O(XLXN_19));
   OR4  XLXI_17 (.I0(XLXN_20), 
                .I1(XLXN_19), 
                .I2(XLXN_18), 
                .I3(XLXN_17), 
                .O(o[1]));
   AND2  XLXI_18 (.I0(I0[2]), 
                 .I1(XLXN_74), 
                 .O(XLXN_21));
   AND2  XLXI_19 (.I0(I3[2]), 
                 .I1(XLXN_69), 
                 .O(XLXN_24));
   AND2  XLXI_20 (.I0(I1[2]), 
                 .I1(XLXN_78), 
                 .O(XLXN_22));
   AND2  XLXI_21 (.I0(I2[2]), 
                 .I1(XLXN_81), 
                 .O(XLXN_23));
   OR4  XLXI_22 (.I0(XLXN_24), 
                .I1(XLXN_23), 
                .I2(XLXN_22), 
                .I3(XLXN_21), 
                .O(o[2]));
   AND2  XLXI_23 (.I0(I0[3]), 
                 .I1(XLXN_74), 
                 .O(XLXN_25));
   AND2  XLXI_24 (.I0(I3[3]), 
                 .I1(XLXN_69), 
                 .O(XLXN_28));
   AND2  XLXI_25 (.I0(I1[3]), 
                 .I1(XLXN_78), 
                 .O(XLXN_29));
   AND2  XLXI_26 (.I0(I2[3]), 
                 .I1(XLXN_81), 
                 .O(XLXN_27));
   OR4  XLXI_27 (.I0(XLXN_28), 
                .I1(XLXN_27), 
                .I2(XLXN_29), 
                .I3(XLXN_25), 
                .O(o[3]));
endmodule
`timescale 1ns / 1ps

module MUX8T1_8(I0, 
                I1, 
                I2, 
                I3, 
                I4, 
                I5, 
                I6, 
                I7, 
                s, 
                O);

    input [7:0] I0;
    input [7:0] I1;
    input [7:0] I2;
    input [7:0] I3;
    input [7:0] I4;
    input [7:0] I5;
    input [7:0] I6;
    input [7:0] I7;
    input [2:0] s;
   output [7:0] O;
   
   wire XLXN_246;
   wire [3:0] XLXN_260;
   wire [3:0] XLXN_261;
   wire XLXN_292;
   wire XLXN_293;
   wire XLXN_294;
   wire XLXN_295;
   wire XLXN_296;
   wire XLXN_297;
   wire XLXN_298;
   wire XLXN_299;
   wire XLXN_300;
   wire XLXN_301;
   wire XLXN_302;
   wire XLXN_304;
   wire XLXN_305;
   wire XLXN_306;
   wire XLXN_307;
   wire XLXN_308;
   wire [3:0] XLXN_323;
   wire [3:0] XLXN_329;
   
   AND2  XLXI_43 (.I0(XLXN_260[3]), 
                 .I1(XLXN_246), 
                 .O(XLXN_292));
   AND2  XLXI_44 (.I0(XLXN_260[2]), 
                 .I1(XLXN_246), 
                 .O(XLXN_293));
   AND2  XLXI_45 (.I0(XLXN_260[1]), 
                 .I1(XLXN_246), 
                 .O(XLXN_294));
   AND2  XLXI_46 (.I0(XLXN_260[0]), 
                 .I1(XLXN_246), 
                 .O(XLXN_295));
   AND2  XLXI_47 (.I0(XLXN_261[3]), 
                 .I1(s[2]), 
                 .O(XLXN_296));
   AND2  XLXI_48 (.I0(XLXN_261[2]), 
                 .I1(s[2]), 
                 .O(XLXN_297));
   AND2  XLXI_49 (.I0(XLXN_261[1]), 
                 .I1(s[2]), 
                 .O(XLXN_298));
   AND2  XLXI_50 (.I0(XLXN_261[0]), 
                 .I1(s[2]), 
                 .O(XLXN_299));
   AND2  XLXI_51 (.I0(XLXN_323[3]), 
                 .I1(XLXN_246), 
                 .O(XLXN_300));
   AND2  XLXI_52 (.I0(XLXN_323[2]), 
                 .I1(XLXN_246), 
                 .O(XLXN_301));
   AND2  XLXI_53 (.I0(XLXN_323[1]), 
                 .I1(XLXN_246), 
                 .O(XLXN_302));
   AND2  XLXI_54 (.I0(XLXN_323[0]), 
                 .I1(XLXN_246), 
                 .O(XLXN_304));
   AND2  XLXI_55 (.I0(XLXN_329[3]), 
                 .I1(s[2]), 
                 .O(XLXN_305));
   AND2  XLXI_56 (.I0(XLXN_329[2]), 
                 .I1(s[2]), 
                 .O(XLXN_306));
   AND2  XLXI_57 (.I0(XLXN_329[1]), 
                 .I1(s[2]), 
                 .O(XLXN_307));
   AND2  XLXI_58 (.I0(XLXN_329[0]), 
                 .I1(s[2]), 
                 .O(XLXN_308));
   INV  XLXI_59 (.I(s[2]), 
                .O(XLXN_246));
   OR2  XLXI_101 (.I0(XLXN_296), 
                 .I1(XLXN_292), 
                 .O(O[7]));
   OR2  XLXI_102 (.I0(XLXN_297), 
                 .I1(XLXN_293), 
                 .O(O[6]));
   OR2  XLXI_103 (.I0(XLXN_298), 
                 .I1(XLXN_294), 
                 .O(O[5]));
   OR2  XLXI_104 (.I0(XLXN_299), 
                 .I1(XLXN_295), 
                 .O(O[4]));
   OR2  XLXI_105 (.I0(XLXN_305), 
                 .I1(XLXN_300), 
                 .O(O[3]));
   OR2  XLXI_106 (.I0(XLXN_306), 
                 .I1(XLXN_301), 
                 .O(O[2]));
   OR2  XLXI_107 (.I0(XLXN_307), 
                 .I1(XLXN_302), 
                 .O(O[1]));
   OR2  XLXI_108 (.I0(XLXN_308), 
                 .I1(XLXN_304), 
                 .O(O[0]));
   MUX4T1_4_MUSER_MUX8T1_8  XLXI_109 (.I0(I0[7:4]), 
                                     .I1(I1[7:4]), 
                                     .I2(I2[7:4]), 
                                     .I3(I3[7:4]), 
                                     .s(s[1:0]), 
                                     .o(XLXN_260[3:0]));
   MUX4T1_4_MUSER_MUX8T1_8  XLXI_110 (.I0(I4[7:4]), 
                                     .I1(I5[7:4]), 
                                     .I2(I6[7:4]), 
                                     .I3(I7[7:4]), 
                                     .s(s[1:0]), 
                                     .o(XLXN_261[3:0]));
   MUX4T1_4_MUSER_MUX8T1_8  XLXI_111 (.I0(I0[3:0]), 
                                     .I1(I1[3:0]), 
                                     .I2(I2[3:0]), 
                                     .I3(I3[3:0]), 
                                     .s(s[1:0]), 
                                     .o(XLXN_323[3:0]));
   MUX4T1_4_MUSER_MUX8T1_8  XLXI_112 (.I0(I4[3:0]), 
                                     .I1(I5[3:0]), 
                                     .I2(I6[3:0]), 
                                     .I3(I7[3:0]), 
                                     .s(s[1:0]), 
                                     .o(XLXN_329[3:0]));
endmodule
