
---------- Begin Simulation Statistics ----------
final_tick                               2541820560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   200424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.93                       # Real time elapsed on the host
host_tick_rate                              564419417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4193945                       # Number of instructions simulated
sim_ops                                       4193945                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011811                       # Number of seconds simulated
sim_ticks                                 11810715500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.624203                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377332                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               845577                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2415                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74318                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            801570                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225306                       # Number of indirect misses.
system.cpu.branchPred.lookups                  972924                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63790                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26566                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4193945                       # Number of instructions committed
system.cpu.committedOps                       4193945                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629028                       # CPI: cycles per instruction
system.cpu.discardedOps                        187630                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606051                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450479                       # DTB hits
system.cpu.dtb.data_misses                       7696                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404857                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848089                       # DTB read hits
system.cpu.dtb.read_misses                       6904                       # DTB read misses
system.cpu.dtb.write_accesses                  201194                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602390                       # DTB write hits
system.cpu.dtb.write_misses                       792                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18026                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3369001                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025039                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           657679                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16721268                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177651                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  952886                       # ITB accesses
system.cpu.itb.fetch_acv                          809                       # ITB acv
system.cpu.itb.fetch_hits                      946276                       # ITB hits
system.cpu.itb.fetch_misses                      6610                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.86% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4213     69.34%     79.20% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.05% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.10% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.75%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6076                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14419                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2431     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2678     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5126                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2418     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2418     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4853                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10907163000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8984500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17634000      0.15%     92.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881287500      7.46%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11815069000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994652                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7979113000     67.53%     67.53% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3835956000     32.47%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23607835                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85386      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540293     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838828     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592283     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104827      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4193945                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6886567                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          436                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312616                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22618454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22618454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22618454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22618454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 115992.071795                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 115992.071795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 115992.071795                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 115992.071795                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12853490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12853490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12853490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12853490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 65915.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 65915.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 65915.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 65915.333333                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22268957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22268957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 115984.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 115984.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12653993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12653993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 65906.213542                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 65906.213542                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.267725                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539407347000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.267725                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204233                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204233                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128026                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34842                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86484                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34158                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29004                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29004                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87074                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40846                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11103744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11103744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17804145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157339                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002784                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052688                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156901     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157339                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820175039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375728500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461645500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10038848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471501324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378476647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849977971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471501324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471501324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188802109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188802109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188802109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471501324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378476647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038780081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000168010750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111628                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156857                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121110                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156857                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121110                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10381                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2256                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5726                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2002935750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4749360750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13674.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32424.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103791                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121110                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.826816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.338248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.626309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34387     42.30%     42.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24219     29.79%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9912     12.19%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4674      5.75%     90.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2344      2.88%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1431      1.76%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          909      1.12%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          586      0.72%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2833      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.033921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.424057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.576516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1306     17.86%     17.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5519     75.49%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.12%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.08%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            48      0.66%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237230                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6487     88.73%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              109      1.49%     90.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.44%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.93%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9374464                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7605056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10038848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7751040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11810710500                       # Total gap between requests
system.mem_ctrls.avgGap                      42489.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4938368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7605056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418126065.266748666763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375599259.841624379158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643911539.482938289642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121110                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2506585500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2242775250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290143296750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28807.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32110.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395700.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314238540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166995180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558997740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308611620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5175358890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        177118080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7633114290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.287203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    408853000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11007702500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266300580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141519345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486840900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311675760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5103289230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237808320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7479228375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.257856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566593500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10849962000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11803515500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1625894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1625894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1625894                       # number of overall hits
system.cpu.icache.overall_hits::total         1625894                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87075                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87075                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87075                       # number of overall misses
system.cpu.icache.overall_misses::total         87075                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5355610500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5355610500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5355610500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5355610500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1712969                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1712969                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1712969                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1712969                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050833                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050833                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050833                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050833                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61505.719208                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61505.719208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61505.719208                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61505.719208                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86484                       # number of writebacks
system.cpu.icache.writebacks::total             86484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87075                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87075                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87075                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87075                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5268536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5268536500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5268536500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5268536500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050833                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050833                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050833                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050833                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60505.730692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60505.730692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60505.730692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60505.730692                       # average overall mshr miss latency
system.cpu.icache.replacements                  86484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1625894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1625894                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87075                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87075                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5355610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5355610500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1712969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1712969                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050833                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61505.719208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61505.719208                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87075                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5268536500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5268536500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050833                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60505.730692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60505.730692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1649255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86562                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.052875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3513012                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3513012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311331                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311331                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311331                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311331                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105645                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105645                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105645                       # number of overall misses
system.cpu.dcache.overall_misses::total        105645                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770559000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770559000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770559000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416976                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416976                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416976                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074557                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074557                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074557                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074557                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64087.831890                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64087.831890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64087.831890                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64087.831890                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34666                       # number of writebacks
system.cpu.dcache.writebacks::total             34666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4389672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4389672000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4389672000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4389672000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048669                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048669                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63652.567319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63652.567319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63652.567319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63652.567319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780765                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49158                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294009000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67008.604907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67008.604907                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39945                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2669729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2669729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66835.123295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66835.123295                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56487                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476550000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476550000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587053                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61546.019438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61546.019438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27469                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719943000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59271.590048                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59271.590048                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10284                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63637000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63637000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080472                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70707.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70707.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080472                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69707.777778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69707.777778                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541820560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.426911                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1372906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.948940                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.426911                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948401                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948401                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2739230280500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275702                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   275702                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   324.27                       # Real time elapsed on the host
host_tick_rate                              601830395                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    89401254                       # Number of instructions simulated
sim_ops                                      89401254                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.195155                       # Number of seconds simulated
sim_ticks                                195154518000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.134044                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 6024165                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9248873                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3810                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            195023                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9001786                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             381861                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2242379                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1860518                       # Number of indirect misses.
system.cpu.branchPred.lookups                10014263                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  428304                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84314                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    84466078                       # Number of instructions committed
system.cpu.committedOps                      84466078                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.614456                       # CPI: cycles per instruction
system.cpu.discardedOps                        635019                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 17049129                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     32048124                       # DTB hits
system.cpu.dtb.data_misses                      34976                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3632519                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      8630180                       # DTB read hits
system.cpu.dtb.read_misses                       8835                       # DTB read misses
system.cpu.dtb.write_accesses                13416610                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                    23417944                       # DTB write hits
system.cpu.dtb.write_misses                     26141                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4109                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47614494                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           8993611                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         23798920                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       286550560                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.216710                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                12127336                       # ITB accesses
system.cpu.itb.fetch_acv                           92                       # ITB acv
system.cpu.itb.fetch_hits                    12126298                       # ITB hits
system.cpu.itb.fetch_misses                      1038                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   129      0.20%      0.20% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.01%      0.21% # number of callpals executed
system.cpu.kern.callpal::swpipl                 54441     85.36%     85.58% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      1.63%     87.21% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     87.21% # number of callpals executed
system.cpu.kern.callpal::rti                     8040     12.61%     99.82% # number of callpals executed
system.cpu.kern.callpal::callsys                   60      0.09%     99.91% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.00%     99.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                  53      0.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  63777                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      88730                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      357                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    29525     47.01%     47.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.20%     47.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     199      0.32%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   32956     52.47%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                62805                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     28232     49.71%     49.71% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.22%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      199      0.35%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    28232     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 56788                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             179487554500     91.97%     91.97% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               226699000      0.12%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               217827500      0.11%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             15225078500      7.80%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         195157159500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.956207                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.856657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.904196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                6505                      
system.cpu.kern.mode_good::user                  6505                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              8169                       # number of protection mode switches
system.cpu.kern.mode_switch::user                6505                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.796303                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.886602                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       116532369000     59.71%     59.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          78624790500     40.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      129                       # number of times the context was actually changed
system.cpu.numCycles                        389764998                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       357                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             7026395      8.32%      8.32% # Class of committed instruction
system.cpu.op_class_0::IntAlu                44674070     52.89%     61.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  61174      0.07%     61.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  3266      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    50      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                    22      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.28% # Class of committed instruction
system.cpu.op_class_0::MemRead                8707784     10.31%     71.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite              23428044     27.74%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               628      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              685      0.00%     99.33% # Class of committed instruction
system.cpu.op_class_0::IprAccess               563959      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 84466078                       # Class of committed instruction
system.cpu.quiesceCycles                       544038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       103214438                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2874649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5748525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       177780                       # number of demand (read+write) misses
system.iocache.demand_misses::total            177780                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       177780                       # number of overall misses
system.iocache.overall_misses::total           177780                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  20997246891                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  20997246891                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  20997246891                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  20997246891                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       177780                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          177780                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       177780                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         177780                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118108.037411                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118108.037411                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118108.037411                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118108.037411                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1402                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   35                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    40.057143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       177780                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       177780                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       177780                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       177780                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  12098295586                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  12098295586                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  12098295586                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  12098295586                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68052.062020                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68052.062020                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68052.062020                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68052.062020                       # average overall mshr miss latency
system.iocache.replacements                    177780                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          372                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              372                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     44230381                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     44230381                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            372                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 118898.873656                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118898.873656                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          372                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     25630381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     25630381                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 68898.873656                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68898.873656                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  20953016510                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  20953016510                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118106.379137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118106.379137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       177408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  12072665205                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  12072665205                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68050.286374                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68050.286374                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 177780                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177780                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600020                       # Number of tag accesses
system.iocache.tags.data_accesses             1600020                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1515                       # Transaction distribution
system.membus.trans_dist::ReadResp            1015519                       # Transaction distribution
system.membus.trans_dist::WriteReq               2375                       # Transaction distribution
system.membus.trans_dist::WriteResp              2375                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1893583                       # Transaction distribution
system.membus.trans_dist::WritebackClean       411752                       # Transaction distribution
system.membus.trans_dist::CleanEvict           568536                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1682460                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1682460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         411753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602253                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       355567                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1235258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1235258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      6853032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      6860816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8451641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     52704320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     52704320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8657                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    256031872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    256040529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               320099409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              381                       # Total snoops (count)
system.membus.snoopTraffic                      24384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2877795                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2876982     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     813      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2877795                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7390500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         15477747809                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1981631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        12071684250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              6.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2167561750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26352192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      146196672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172549312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26352192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26352192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    121189312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       121189312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          411753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2284323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2696083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1893583                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1893583                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         135032446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         749132910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             884167652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    135032446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        135032446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      620991578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            620991578                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      620991578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        135032446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        749132910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1505159230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2302142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    323264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2277258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000163818500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       142539                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       142539                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7228394                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2166668                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2696083                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2305159                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2696083                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2305159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3017                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            180493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            153480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            145603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            141289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           153624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           179797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           164395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           152143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           178282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            154459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            120640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            154404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            167343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            130411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            190691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            128966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            131461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            122613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           129508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           143494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           139086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           188040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           125325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150941                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25504897750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13002645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74264816500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9807.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28557.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       749                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2271796                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2001578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2696083                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2305159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2550146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 131723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 132420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 132581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 132147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 134011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 133580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 137952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 140965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 139542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 140243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 141301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 141921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 143334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 144080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       629289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    498.611226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   302.756398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   407.673664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       148917     23.66%     23.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       116135     18.45%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56449      8.97%     51.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        38272      6.08%     57.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22295      3.54%     60.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18252      2.90%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15007      2.38%     66.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12414      1.97%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       201548     32.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       629289                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       142539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.244305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.279778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.273395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31         129075     90.55%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         10976      7.70%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          1199      0.84%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          655      0.46%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          552      0.39%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           42      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           17      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            9      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        142539                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       142539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.150913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.139326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.688271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        136021     95.43%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          5494      3.85%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           935      0.66%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            53      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            16      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        142539                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166433856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6115456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               147336640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172549312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            147530176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       852.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       754.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    884.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    755.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  195154518000                       # Total gap between requests
system.mem_ctrls.avgGap                      39021.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     20688896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    145744512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    147336640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 106012897.943771913648                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 746815976.866085171700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2295.616850643447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 754974271.208007574081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       411753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2284323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2305159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  11091703250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  63171805000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1308250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4848455714250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26937.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27654.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    186892.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2103306.42                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2260688220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1201557720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9244957680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5901136920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15405336960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      76504901250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10515553920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       121034132670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        620.196416                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26157047250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6516640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 162484474000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2232692280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1186681320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9323183520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6116268780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15405336960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      77360874240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9794708160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       121419745260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        622.172351                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24211117000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6516640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 164430335000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1887                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1887                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179783                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179783                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355560                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8657                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11365745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               108500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178152000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5405000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           926614891                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.5                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5591000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              525000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 714                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283239.684898                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          357    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             357                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    197124120000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    285600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24197611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24197611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24197611                       # number of overall hits
system.cpu.icache.overall_hits::total        24197611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       411753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         411753                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       411753                       # number of overall misses
system.cpu.icache.overall_misses::total        411753                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  24175800500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24175800500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  24175800500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24175800500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     24609364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     24609364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     24609364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     24609364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016732                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016732                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016732                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016732                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58714.327522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58714.327522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58714.327522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58714.327522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       411752                       # number of writebacks
system.cpu.icache.writebacks::total            411752                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       411753                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       411753                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       411753                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       411753                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  23764047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  23764047500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  23764047500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  23764047500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016732                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57714.327522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57714.327522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57714.327522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57714.327522                       # average overall mshr miss latency
system.cpu.icache.replacements                 411752                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24197611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24197611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       411753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        411753                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  24175800500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24175800500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     24609364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     24609364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016732                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58714.327522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58714.327522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       411753                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       411753                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  23764047500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  23764047500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57714.327522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57714.327522                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999943                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            24422209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            411752                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.312909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           49                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49630481                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49630481                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     27586943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27586943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     27586943                       # number of overall hits
system.cpu.dcache.overall_hits::total        27586943                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4144894                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4144894                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4144894                       # number of overall misses
system.cpu.dcache.overall_misses::total       4144894                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 254716333500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254716333500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 254716333500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254716333500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     31731837                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31731837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31731837                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31731837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.130623                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130623                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.130623                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130623                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61453.039209                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61453.039209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61453.039209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61453.039209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1716175                       # number of writebacks
system.cpu.dcache.writebacks::total           1716175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1865750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1865750                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1865750                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1865750                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2279144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2279144                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2279144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2279144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 134726175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 134726175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 134726175500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 134726175500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    254569500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    254569500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.071825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.071825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.071825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071825                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59112.621010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59112.621010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59112.621010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59112.621010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 65442.030848                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 65442.030848                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2284339                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      7652500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7652500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       798540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        798540                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  48609377000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48609377000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8451040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8451040                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.094490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.094490                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60872.814136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60872.814136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       201886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       201886                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       596654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       596654                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1515                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  35601890500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35601890500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    254569500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    254569500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.070601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.070601                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59669.239626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59669.239626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168032.673267                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168032.673267                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19934443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19934443                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3346354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3346354                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 206106956500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 206106956500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23280797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23280797                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.143739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.143739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61591.498240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61591.498240                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1663864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1663864                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1682490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1682490                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2375                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99124285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99124285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072269                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58915.229808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58915.229808                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       103250                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       103250                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5239                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    394761000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    394761000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.048291                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.048291                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75350.448559                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75350.448559                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5228                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5228                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    388921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    388921500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.048189                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.048189                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74392.023718                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74392.023718                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 197409720000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            29690111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2284339                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.997244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          66181777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         66181777                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3073297618000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 518427                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746116                       # Number of bytes of host memory used
host_op_rate                                   518427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1448.98                       # Real time elapsed on the host
host_tick_rate                              230554202                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   751187749                       # Number of instructions simulated
sim_ops                                     751187749                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.334067                       # Number of seconds simulated
sim_ticks                                334067337500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             77.934140                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18567713                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             23824877                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              21881                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2126706                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          37320123                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             252072                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1331297                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1079225                       # Number of indirect misses.
system.cpu.branchPred.lookups                39860741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  678741                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        70623                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   661786495                       # Number of instructions committed
system.cpu.committedOps                     661786495                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.009592                       # CPI: cycles per instruction
system.cpu.discardedOps                       5514052                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                115125908                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    118133052                       # DTB hits
system.cpu.dtb.data_misses                      39397                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 92068839                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     93014747                       # DTB read hits
system.cpu.dtb.read_misses                      31620                       # DTB read misses
system.cpu.dtb.write_accesses                23057069                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    25118305                       # DTB write hits
system.cpu.dtb.write_misses                      7777                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              167589                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          538625748                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          96827150                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         26150262                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       182271235                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.990499                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                93080191                       # ITB accesses
system.cpu.itb.fetch_acv                         4644                       # ITB acv
system.cpu.itb.fetch_hits                    93056835                       # ITB hits
system.cpu.itb.fetch_misses                     23356                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   896      1.90%      1.90% # number of callpals executed
system.cpu.kern.callpal::tbi                        5      0.01%      1.91% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17169     36.46%     38.37% # number of callpals executed
system.cpu.kern.callpal::rdps                    1309      2.78%     41.15% # number of callpals executed
system.cpu.kern.callpal::rti                     2839      6.03%     47.18% # number of callpals executed
system.cpu.kern.callpal::callsys                 1042      2.21%     49.40% # number of callpals executed
system.cpu.kern.callpal::imb                        5      0.01%     49.41% # number of callpals executed
system.cpu.kern.callpal::rdunique               23823     50.59%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  47088                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      87301                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8278     40.68%     40.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     343      1.69%     42.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11730     57.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                20351                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8278     48.99%     48.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      343      2.03%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8278     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16899                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             326080588500     97.62%     97.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               479924500      0.14%     97.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7466460500      2.24%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         334026973500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.705712                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.830377                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2810                      
system.cpu.kern.mode_good::user                  2810                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3735                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2810                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.752343                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.858671                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        31509645500      9.43%      9.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         302517214000     90.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      896                       # number of times the context was actually changed
system.cpu.numCycles                        668134675                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23183540      3.50%      3.50% # Class of committed instruction
system.cpu.op_class_0::IntAlu               520900385     78.71%     82.21% # Class of committed instruction
system.cpu.op_class_0::IntMult                  80067      0.01%     82.23% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     82.23% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 76781      0.01%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 21135      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  7045      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     82.24% # Class of committed instruction
system.cpu.op_class_0::MemRead               91875936     13.88%     96.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite              25080109      3.79%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             30210      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            29959      0.00%     99.92% # Class of committed instruction
system.cpu.op_class_0::IprAccess               501328      0.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                661786495                       # Class of committed instruction
system.cpu.tickCycles                       485863440                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1712072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3424144                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1266620                       # Transaction distribution
system.membus.trans_dist::WriteReq                343                       # Transaction distribution
system.membus.trans_dist::WriteResp               343                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       678068                       # Transaction distribution
system.membus.trans_dist::WritebackClean       576320                       # Transaction distribution
system.membus.trans_dist::CleanEvict           457684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            445452                       # Transaction distribution
system.membus.trans_dist::ReadExResp           445452                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         576320                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        690300                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1728960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1728960                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3407256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      3407942                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5136902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     73768960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     73768960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    116084480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    116087224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189856184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1712415                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000025                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004952                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1712373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      42      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1712415                       # Request fanout histogram
system.membus.reqLayer0.occupancy              857500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8776248500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6050033500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3049618000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36884480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       72688128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109572608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36884480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36884480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     43396352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43396352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          576320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1135752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       678068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             678068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         110410315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217585259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             327995574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    110410315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        110410315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129903008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129903008                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129903008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        110410315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217585259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            457898582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1241258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    507679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1111882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000627336500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        74746                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        74746                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4489774                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1167740                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1712072                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1254371                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1712072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1254371                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  92511                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13113                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            113251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            114930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            138040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             82301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             92841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            123619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             91862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             82670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           133380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            84450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            82165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             98659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            113817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             80320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            105081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             73614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             73450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            77086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            45847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56880                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18552148000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8097805000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48918916750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11455.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30205.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1225484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  946810                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1712072                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1254371                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1525802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  75002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  75992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  75627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  75630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  76211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  75445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  75472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  75492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  75729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  75208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  75143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  75013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  74788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  74756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  74748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       688546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    265.914736                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.092356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.649536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       244525     35.51%     35.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       191081     27.75%     63.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        91011     13.22%     76.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44565      6.47%     82.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        27877      4.05%     87.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18872      2.74%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19615      2.85%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12765      1.85%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38235      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       688546                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        74746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.667273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.786723                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.145897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           9455     12.65%     12.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         57850     77.40%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          4307      5.76%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1627      2.18%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           741      0.99%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           333      0.45%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          171      0.23%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           98      0.13%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           98      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           29      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            8      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         74746                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        74746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.606467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.578888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.979195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            52740     70.56%     70.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1357      1.82%     72.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18715     25.04%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1334      1.78%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              478      0.64%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              109      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         74746                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              103651904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5920704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                79441088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109572608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80279744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       310.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       237.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    240.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  334067264000                       # Total gap between requests
system.mem_ctrls.avgGap                     112615.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     32491456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     71160448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     79441088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 97260199.824234530330                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213012288.278557002544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 237799626.250501066446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       576320                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1135752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1254371                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16216209000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  32702707750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7998292539750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28137.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28793.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6376337.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2480436000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1318409565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5479714380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2823195240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26371129200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     112765976790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      33321035040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       184559896215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.463158                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  85542793250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11155300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 237369244250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2435696760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1294622505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6083951160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3656218500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26371129200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     116061329760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30546000960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       186448948845                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.117864                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78340183500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11155300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 244571854000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 343                       # Transaction distribution
system.iobus.trans_dist::WriteResp                343                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2744                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               857500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              343000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    334067337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     94342437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94342437                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94342437                       # number of overall hits
system.cpu.icache.overall_hits::total        94342437                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       576319                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         576319                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       576319                       # number of overall misses
system.cpu.icache.overall_misses::total        576319                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35109485000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35109485000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35109485000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35109485000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94918756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94918756                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94918756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94918756                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60920.228207                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60920.228207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60920.228207                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60920.228207                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       576320                       # number of writebacks
system.cpu.icache.writebacks::total            576320                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       576319                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       576319                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       576319                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       576319                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  34533165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  34533165000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  34533165000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  34533165000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59920.226472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59920.226472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59920.226472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59920.226472                       # average overall mshr miss latency
system.cpu.icache.replacements                 576320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     94342437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94342437                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       576319                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        576319                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35109485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35109485000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94918756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94918756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60920.228207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60920.228207                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       576319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       576319                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  34533165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  34533165000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59920.226472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59920.226472                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95134355                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            576832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            164.925585                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         190413832                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        190413832                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    115522558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        115522558                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    115522558                       # number of overall hits
system.cpu.dcache.overall_hits::total       115522558                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1667390                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1667390                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1667390                       # number of overall misses
system.cpu.dcache.overall_misses::total       1667390                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 101872810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101872810000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 101872810000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101872810000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    117189948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    117189948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    117189948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    117189948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014228                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014228                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61097.169828                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61097.169828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61097.169828                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61097.169828                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       678068                       # number of writebacks
system.cpu.dcache.writebacks::total            678068                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       537079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       537079                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       537079                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       537079                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1130311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1130311                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1130311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1130311                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          343                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          343                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  68022645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68022645500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  68022645500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68022645500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60180.468473                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60180.468473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60180.468473                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60180.468473                       # average overall mshr miss latency
system.cpu.dcache.replacements                1135752                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91378699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91378699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       792729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        792729                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  49493052500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49493052500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92171428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92171428                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62433.760465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62433.760465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       107858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       107858                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       684871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       684871                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  42215822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  42215822500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61640.546176                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61640.546176                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24143859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24143859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       874661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       874661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52379757500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52379757500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     25018520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     25018520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034961                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59885.781463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59885.781463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       429221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       429221                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       445440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       445440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          343                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          343                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25806823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25806823000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017804                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57935.576060                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57935.576060                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        74098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        74098                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         5441                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         5441                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    383456000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    383456000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79539                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.068407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.068407                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70475.280279                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70475.280279                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         5441                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5441                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    378015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    378015000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068407                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068407                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69475.280279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69475.280279                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79458                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79458                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79458                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79458                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 334067337500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117233685                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1136776                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.128220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         235833642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        235833642                       # Number of data accesses

---------- End Simulation Statistics   ----------
