<stg><name>FFT</name>


<trans_list>

<trans id="328" from="1" to="2">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="2" to="3">
<condition id="141">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="6">
<condition id="142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="2" to="9">
<condition id="156">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="3" to="4">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="4" to="5">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="5" to="6">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="6" to="7">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="7" to="8">
<condition id="212">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="7" to="7">
<condition id="213">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="2">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="9" to="10">
<condition id="157">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="10" to="11">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="11" to="12">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="12" to="13">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="13" to="14">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="14" to="15">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="15" to="16">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="17">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="17" to="18">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="18" to="19">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="19" to="20">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="20" to="21">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="21" to="22">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="22" to="23">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="23" to="24">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="24" to="25">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="25" to="52">
<condition id="174">
<or_exp><and_exp><literal name="tmp_64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="25" to="26">
<condition id="176">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="26" to="52">
<condition id="214">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="26" to="27">
<condition id="240">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="27" to="28">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="28" to="29">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="29" to="30">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="30" to="31">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="31" to="32">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="32" to="33">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="33" to="34">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="34" to="35">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="35" to="36">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="36" to="37">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="37" to="38">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="38" to="39">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="39" to="40">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="40" to="41">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="41" to="42">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="42" to="43">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="43" to="44">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="44" to="45">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="45" to="46">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="46" to="47">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="47" to="48">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="48" to="49">
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="49" to="50">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="50" to="51">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="51" to="26">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="52" to="53">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="53" to="9">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %k = phi i9 [ 0, %0 ], [ %k_3, %5 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j = phi i32 [ 0, %0 ], [ %j_4, %5 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond3 = icmp eq i9 %k, -256

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %k_3 = add i9 %k, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %.preheader4.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="9">
<![CDATA[
:0  %k_cast3 = zext i9 %k to i32

]]></Node>
<StgValue><ssdm name="k_cast3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp = icmp slt i32 %k_cast3, %j

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %i0 = shl i9 %k, 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_53 = zext i9 %i0 to i64

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %c_addr = getelementptr [512 x float]* %c, i64 0, i64 %tmp_53

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
:4  %dr = load float* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_54 = or i9 %i0, 1

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_55 = zext i9 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr_4 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_55

]]></Node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
:8  %di = load float* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="di"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.preheader:0  br label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %i1 = shl i32 %j, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
:4  %dr = load float* %c_addr, align 4

]]></Node>
<StgValue><ssdm name="dr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="9">
<![CDATA[
:8  %di = load float* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name="di"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
:9  %tmp_56 = sext i32 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %c_addr_5 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:11  %c_load = load float* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_57 = or i32 %i1, 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
:14  %tmp_58 = sext i32 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %c_addr_6 = getelementptr [512 x float]* %c, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
:16  %c_load_2 = load float* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:11  %c_load = load float* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="9">
<![CDATA[
:16  %c_load_2 = load float* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:12  store float %c_load, float* %c_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:17  store float %c_load_2, float* %c_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:18  store float %dr, float* %c_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:19  store float %di, float* %c_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %q = phi i4 [ 0, %._crit_edge ], [ %q_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j_1 = phi i32 [ %j, %._crit_edge ], [ %j_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %n3 = phi i32 [ 128, %._crit_edge ], [ %n_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="n3"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond2 = icmp eq i4 %q, -8

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %q_1 = add i4 %q, 1

]]></Node>
<StgValue><ssdm name="q_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond2, label %5, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %slt = icmp slt i32 %j_1, %n3

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:3  %rev = xor i1 %slt, true

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %tmp_65 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:5  %icmp = icmp sgt i31 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:6  %or_cond = and i1 %rev, %icmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %j_6 = sub nsw i32 %j_1, %n3

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %tmp_66 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n3, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:9  %n_3 = zext i31 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %j_2 = select i1 %or_cond, i32 %j_6, i32 %j_1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %n_1 = select i1 %or_cond, i32 %n_3, i32 %n3

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:12  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_63)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:13  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %j_4 = add nsw i32 %j_1, %n3

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader4.preheader:0  %indvar_flatten = phi i11 [ %indvar_flatten_next, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4.preheader:1  %n_2 = phi i32 [ %wr_mid2_v_v, %._crit_edge6 ], [ 2, %.preheader4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader4.preheader:2  %j_3 = phi i8 [ %j_5, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="39" op_0_bw="39" op_1_bw="0">
<![CDATA[
.preheader4.preheader:3  %cp_rec = phi i39 [ %cp_addr_rec, %._crit_edge6 ], [ 0, %.preheader4.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="cp_rec"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="31" op_0_bw="32">
<![CDATA[
.preheader4.preheader:4  %tmp_48 = trunc i32 %n_2 to i31

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.preheader:5  %n = shl i32 %n_2, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:6  %exitcond_flatten = icmp eq i11 %indvar_flatten, -1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader4.preheader:7  %indvar_flatten_next = add i11 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.preheader:8  br i1 %exitcond_flatten, label %8, label %.preheader4.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader4.loopexit:0  %exitcond1 = icmp eq i8 %j_3, -128

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.loopexit:3  %wr_mid2_v_v = select i1 %exitcond1, i32 %n, i32 %n_2

]]></Node>
<StgValue><ssdm name="wr_mid2_v_v"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="15" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader4.loopexit:11  %tmp_59 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %n_2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader4.loopexit:12  %tmp_60 = select i1 %exitcond1, i31 %tmp_48, i31 %tmp_59

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:13  %tmp_52 = shl i32 %n_2, 2

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader4.loopexit:14  %n_mid2 = select i1 %exitcond1, i32 %tmp_52, i32 %n

]]></Node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="32">
<![CDATA[
.preheader4.loopexit:15  %tmp_61 = trunc i32 %wr_mid2_v_v to i11

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="134" st_id="11" stage="14" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="135" st_id="12" stage="13" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="12" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="11" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="10" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="139" st_id="16" stage="9" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="140" st_id="17" stage="8" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="141" st_id="18" stage="7" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="142" st_id="19" stage="6" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="143" st_id="20" stage="5" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="144" st_id="21" stage="4" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="145" st_id="22" stage="3" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:4  %wr_mid2_v = add i32 -1, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="wr_mid2_v"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="2" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="148" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader4.loopexit:1  %j_3_mid2 = select i1 %exitcond1, i8 0, i8 %j_3

]]></Node>
<StgValue><ssdm name="j_3_mid2"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
.preheader4.loopexit:5  %wr_mid2 = sext i32 %wr_mid2_v to i64

]]></Node>
<StgValue><ssdm name="wr_mid2"/></StgValue>
</operation>

<operation id="150" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.loopexit:6  %cosVec_addr = getelementptr [256 x float]* @cosVec, i64 0, i64 %wr_mid2

]]></Node>
<StgValue><ssdm name="cosVec_addr"/></StgValue>
</operation>

<operation id="151" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
.preheader4.loopexit:7  %cosVec_load = load float* %cosVec_addr, align 4

]]></Node>
<StgValue><ssdm name="cosVec_load"/></StgValue>
</operation>

<operation id="152" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.loopexit:8  %sinVec_addr = getelementptr [256 x float]* @sinVec, i64 0, i64 %wr_mid2

]]></Node>
<StgValue><ssdm name="sinVec_addr"/></StgValue>
</operation>

<operation id="153" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.preheader4.loopexit:9  %sinVec_load = load float* %sinVec_addr, align 4

]]></Node>
<StgValue><ssdm name="sinVec_load"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="15">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:10  %nb_mid2 = sdiv i32 256, %wr_mid2_v_v

]]></Node>
<StgValue><ssdm name="nb_mid2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="155" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="1" op_1_bw="39" op_2_bw="39">
<![CDATA[
.preheader4.loopexit:2  %cp_rec_mid2 = select i1 %exitcond1, i39 0, i39 %cp_rec

]]></Node>
<StgValue><ssdm name="cp_rec_mid2"/></StgValue>
</operation>

<operation id="156" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
.preheader4.loopexit:7  %cosVec_load = load float* %cosVec_addr, align 4

]]></Node>
<StgValue><ssdm name="cosVec_load"/></StgValue>
</operation>

<operation id="157" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.preheader4.loopexit:9  %sinVec_load = load float* %sinVec_addr, align 4

]]></Node>
<StgValue><ssdm name="sinVec_load"/></StgValue>
</operation>

<operation id="158" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="8">
<![CDATA[
.preheader4.loopexit:16  %j_3_cast2 = zext i8 %j_3_mid2 to i32

]]></Node>
<StgValue><ssdm name="j_3_cast2"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="39">
<![CDATA[
.preheader4.loopexit:17  %tmp_62 = trunc i39 %cp_rec_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader4.loopexit:18  %tmp_64 = icmp slt i32 %j_3_cast2, %nb_mid2

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.loopexit:19  br i1 %tmp_64, label %.preheader.preheader, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="163" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %d = phi float [ %wrk_1, %._crit_edge7 ], [ 1.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:1  %wik = phi float [ %wik_1, %._crit_edge7 ], [ 0.000000e+00, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="wik"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:2  %k_1 = phi i8 [ %k_4, %._crit_edge7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3  %exitcond = icmp eq i8 %k_1, -128

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5  %k_4 = add i8 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %exitcond, label %._crit_edge6.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="31" op_0_bw="8">
<![CDATA[
:0  %k_1_cast1 = zext i8 %k_1 to i31

]]></Node>
<StgValue><ssdm name="k_1_cast1"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %tmp_68 = icmp slt i31 %k_1_cast1, %tmp_60

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_68, label %7, label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %i0_1 = shl i8 %k_1, 1

]]></Node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="8">
<![CDATA[
:1  %tmp_39 = zext i8 %i0_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %cp_sum = add i11 %tmp_39, %tmp_62

]]></Node>
<StgValue><ssdm name="cp_sum"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
:3  %cp_sum_cast = zext i11 %cp_sum to i64

]]></Node>
<StgValue><ssdm name="cp_sum_cast"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %c_addr_7 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum_cast

]]></Node>
<StgValue><ssdm name="c_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %tmp_69 = or i8 %i0_1, 1

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="8">
<![CDATA[
:7  %tmp_75_cast = zext i8 %tmp_69 to i11

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8  %cp_sum9 = add i11 %tmp_75_cast, %tmp_62

]]></Node>
<StgValue><ssdm name="cp_sum9"/></StgValue>
</operation>

<operation id="183" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="11">
<![CDATA[
:9  %cp_sum9_cast = zext i11 %cp_sum9 to i64

]]></Node>
<StgValue><ssdm name="cp_sum9_cast"/></StgValue>
</operation>

<operation id="184" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %c_addr_8 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum9_cast

]]></Node>
<StgValue><ssdm name="c_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:12  %tmp_76_cast = add i11 %tmp_61, %tmp_39

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="186" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:13  %cp_sum1 = add i11 %tmp_76_cast, %tmp_62

]]></Node>
<StgValue><ssdm name="cp_sum1"/></StgValue>
</operation>

<operation id="187" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="11">
<![CDATA[
:14  %cp_sum1_cast = zext i11 %cp_sum1 to i64

]]></Node>
<StgValue><ssdm name="cp_sum1_cast"/></StgValue>
</operation>

<operation id="188" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %c_addr_9 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum1_cast

]]></Node>
<StgValue><ssdm name="c_addr_9"/></StgValue>
</operation>

<operation id="189" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:17  %tmp_78_cast = or i11 %tmp_76_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="190" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:18  %cp_sum2 = add i11 %tmp_78_cast, %tmp_62

]]></Node>
<StgValue><ssdm name="cp_sum2"/></StgValue>
</operation>

<operation id="191" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
:19  %cp_sum2_cast = zext i11 %cp_sum2 to i64

]]></Node>
<StgValue><ssdm name="cp_sum2_cast"/></StgValue>
</operation>

<operation id="192" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %c_addr_10 = getelementptr [512 x float]* %c, i64 0, i64 %cp_sum2_cast

]]></Node>
<StgValue><ssdm name="c_addr_10"/></StgValue>
</operation>

<operation id="193" st_id="26" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_78 = fmul float %cosVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="194" st_id="26" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_79 = fmul float %sinVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="195" st_id="26" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_80 = fmul float %cosVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_81 = fmul float %sinVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="197" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
:16  %d1r = load float* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="d1r"/></StgValue>
</operation>

<operation id="198" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="9">
<![CDATA[
:21  %d1i = load float* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="d1i"/></StgValue>
</operation>

<operation id="199" st_id="27" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_78 = fmul float %cosVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="200" st_id="27" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_79 = fmul float %sinVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="201" st_id="27" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_80 = fmul float %cosVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="202" st_id="27" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_81 = fmul float %sinVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="203" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:5  %d0r = load float* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="d0r"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
:11  %d0i = load float* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="d0i"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="9">
<![CDATA[
:16  %d1r = load float* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name="d1r"/></StgValue>
</operation>

<operation id="206" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="9">
<![CDATA[
:21  %d1i = load float* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name="d1i"/></StgValue>
</operation>

<operation id="207" st_id="28" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_70 = fmul float %d, %d1r

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="208" st_id="28" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_71 = fmul float %wik, %d1i

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="209" st_id="28" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_72 = fmul float %d, %d1i

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="210" st_id="28" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_73 = fmul float %wik, %d1r

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="211" st_id="28" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_78 = fmul float %cosVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="212" st_id="28" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_79 = fmul float %sinVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="213" st_id="28" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_80 = fmul float %cosVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="214" st_id="28" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_81 = fmul float %sinVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="215" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
:5  %d0r = load float* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name="d0r"/></StgValue>
</operation>

<operation id="216" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="9">
<![CDATA[
:11  %d0i = load float* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name="d0i"/></StgValue>
</operation>

<operation id="217" st_id="29" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_70 = fmul float %d, %d1r

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="218" st_id="29" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_71 = fmul float %wik, %d1i

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="219" st_id="29" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_72 = fmul float %d, %d1i

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="220" st_id="29" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_73 = fmul float %wik, %d1r

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="221" st_id="29" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_78 = fmul float %cosVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="222" st_id="29" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_79 = fmul float %sinVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="223" st_id="29" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_80 = fmul float %cosVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="224" st_id="29" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_81 = fmul float %sinVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="225" st_id="30" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_70 = fmul float %d, %d1r

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="226" st_id="30" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_71 = fmul float %wik, %d1i

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="227" st_id="30" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_72 = fmul float %d, %d1i

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="228" st_id="30" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_73 = fmul float %wik, %d1r

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_78 = fmul float %cosVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_79 = fmul float %sinVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_80 = fmul float %cosVec_load, %wik

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_81 = fmul float %sinVec_load, %d

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="233" st_id="31" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_70 = fmul float %d, %d1r

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="234" st_id="31" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_71 = fmul float %wik, %d1i

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="235" st_id="31" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_72 = fmul float %d, %d1i

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_73 = fmul float %wik, %d1r

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="239" st_id="32" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_70 = fmul float %d, %d1r

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="240" st_id="32" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_71 = fmul float %wik, %d1i

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="242" st_id="32" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_72 = fmul float %d, %d1i

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_73 = fmul float %wik, %d1r

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="244" st_id="32" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="246" st_id="33" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="250" st_id="34" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="258" st_id="36" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="262" st_id="37" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="266" st_id="38" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="268" st_id="38" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="269" st_id="38" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="270" st_id="39" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="271" st_id="39" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %wrk = fsub float %tmp_78, %tmp_79

]]></Node>
<StgValue><ssdm name="wrk"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %wik_2 = fadd float %tmp_80, %tmp_81

]]></Node>
<StgValue><ssdm name="wik_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="274" st_id="40" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %dr_1 = fsub float %tmp_70, %tmp_71

]]></Node>
<StgValue><ssdm name="dr_1"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="278" st_id="41" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %di_1 = fadd float %tmp_72, %tmp_73

]]></Node>
<StgValue><ssdm name="di_1"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7:0  %wrk_1 = phi float [ %wrk, %7 ], [ %d, %6 ]

]]></Node>
<StgValue><ssdm name="wrk_1"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge7:1  %wik_1 = phi float [ %wik_2, %7 ], [ %wik, %6 ]

]]></Node>
<StgValue><ssdm name="wik_1"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge7:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="286" st_id="42" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="287" st_id="42" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="9" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="290" st_id="43" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="291" st_id="43" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="292" st_id="43" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="293" st_id="43" stage="8" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="294" st_id="44" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="295" st_id="44" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="296" st_id="44" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="297" st_id="44" stage="7" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="298" st_id="45" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="6" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="302" st_id="46" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="303" st_id="46" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="304" st_id="46" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="305" st_id="46" stage="5" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="306" st_id="47" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="307" st_id="47" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="308" st_id="47" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="309" st_id="47" stage="4" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="310" st_id="48" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp_74 = fadd float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="311" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:29  store float %tmp_74, float* %c_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="48" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="313" st_id="48" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="314" st_id="48" stage="3" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="315" st_id="49" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %tmp_75 = fadd float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="316" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:31  store float %tmp_75, float* %c_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="49" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_76 = fsub float %d0r, %dr_1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="318" st_id="49" stage="2" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="319" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:33  store float %tmp_76, float* %c_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="50" stage="1" lat="9">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_77 = fsub float %d0i, %di_1

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="321" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_68" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:35  store float %tmp_77, float* %c_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="322" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6.loopexit:0  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge6:3  %j_5 = add i8 %j_3_mid2, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="324" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge6:0  %cp_s = phi i32 [ 0, %.preheader4.loopexit ], [ %n_mid2, %._crit_edge6.loopexit ]

]]></Node>
<StgValue><ssdm name="cp_s"/></StgValue>
</operation>

<operation id="325" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="39" op_0_bw="32">
<![CDATA[
._crit_edge6:1  %cp_cast = sext i32 %cp_s to i39

]]></Node>
<StgValue><ssdm name="cp_cast"/></StgValue>
</operation>

<operation id="326" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
._crit_edge6:2  %cp_addr_rec = add i39 %cp_cast, %cp_rec_mid2

]]></Node>
<StgValue><ssdm name="cp_addr_rec"/></StgValue>
</operation>

<operation id="327" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:4  br label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
