#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Aug  2 23:28:05 2017
# Process ID: 6029
# Current directory: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1
# Command line: vivado -log system_top.vdi -applog -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top.vdi
# Journal file: /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4584 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.xdc] for cell 'i_system_wrapper/system_i/sys_ps7/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_main'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_main_0/system_axi_iic_main_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_main'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0_board.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.xdc] for cell 'i_system_wrapper/system_i/irq_reset/sys_rstgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_fmc'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_iic_fmc_0/system_axi_iic_fmc_0_board.xdc] for cell 'i_system_wrapper/system_i/hdmi/i2c/axi_iic_fmc'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/morphological_filter_0/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_morphological_filter_0_0/constraints/morphological_filter.xdc] for cell 'i_system_wrapper/system_i/image_processing/morphological_filter_0/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_a0_stereo_matcher_0_0/constraints/a0_stereo_matcher.xdc] for cell 'i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_a0_stereo_matcher_0_0/constraints/a0_stereo_matcher.xdc] for cell 'i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/xilinx/compression_system_constr.xdc]
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/xilinx/compression_system_constr.xdc]
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'i2s_mclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_bclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_lrclk'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_sdata_out'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2s_sdata_in'. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/imports/hdl/projects/common/zed/zed_system_constr.xdc]
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_clkgen_0/axi_clkgen_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_clkgen'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_core_0/axi_hdmi_tx_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/common/ad_axi_ip_constr.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_hdmi_dma_0/system_axi_hdmi_dma_0_clocks.xdc] for cell 'i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_dma/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_1/system_axi_vdma_0_1_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_0/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_2/system_axi_vdma_0_2_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_2/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'i_system_wrapper/system_i/image_processing/axi_vdma_1/U0'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s04_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s05_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s05_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s06_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_2/system_auto_us_2_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_hp0_interconnect/s06_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_3/system_auto_us_3_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.srcs/sources_1/bd/system/ip/system_auto_us_4/system_auto_us_4_clocks.xdc] for cell 'i_system_wrapper/system_i/axi_interconnect/axi_mem_intercon/s02_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_e_reg cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[0] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[1] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[2] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[3] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[4] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[5] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[6] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[7] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[8] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[9] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[10] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[11] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[12] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[13] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[14] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance i_system_wrapper/system_i/hdmi/video_out/axi_hdmi_core/inst/i_tx_core/hdmi_16_data_reg[15] cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 38 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 9 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1476.383 ; gain = 563.352 ; free physical = 4853 ; free virtual = 14800
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -63 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1548.418 ; gain = 64.031 ; free physical = 4853 ; free virtual = 14800
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 16a86a86e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fcdaf196

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4393 ; free virtual = 14341

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 22 load pin(s).
INFO: [Opt 31-10] Eliminated 1012 cells.
Phase 2 Constant Propagation | Checksum: 16f8f1c23

Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 14649 unconnected nets.
INFO: [Opt 31-11] Eliminated 1687 unconnected cells.
Phase 3 Sweep | Checksum: 16af941db

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 210e9d07e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 7 unconnected nets.
INFO: [Opt 31-11] Eliminated 15 unconnected cells.
Phase 5 Sweep | Checksum: 24e7bdd38

Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338
Ending Logic Optimization Task | Checksum: 24e7bdd38

Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2064.910 ; gain = 0.000 ; free physical = 4390 ; free virtual = 14338

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 95 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 35 newly gated: 1 Total Ports: 190
Ending PowerOpt Patch Enables Task | Checksum: 1a16408e6

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3810 ; free virtual = 13762
Ending Power Optimization Task | Checksum: 1a16408e6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 2705.492 ; gain = 640.582 ; free physical = 3810 ; free virtual = 13763
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 39 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:53 . Memory (MB): peak = 2705.492 ; gain = 1229.109 ; free physical = 3810 ; free virtual = 13763
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3807 ; free virtual = 13763
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3790 ; free virtual = 13762
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3784 ; free virtual = 13758
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -63 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3782 ; free virtual = 13756
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3775 ; free virtual = 13750

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: dc0a2101

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3775 ; free virtual = 13750
WARNING: [Place 30-12] An IO Bus fixed_io_mio with more than one IO standard is found. Components associated with this bus are: 
	fixed_io_mio[53] of IOStandard LVCMOS18
	fixed_io_mio[52] of IOStandard LVCMOS18
	fixed_io_mio[51] of IOStandard LVCMOS18
	fixed_io_mio[50] of IOStandard LVCMOS18
	fixed_io_mio[49] of IOStandard LVCMOS18
	fixed_io_mio[48] of IOStandard LVCMOS18
	fixed_io_mio[47] of IOStandard LVCMOS18
	fixed_io_mio[46] of IOStandard LVCMOS18
	fixed_io_mio[45] of IOStandard LVCMOS18
	fixed_io_mio[44] of IOStandard LVCMOS18
	fixed_io_mio[43] of IOStandard LVCMOS18
	fixed_io_mio[42] of IOStandard LVCMOS18
	fixed_io_mio[41] of IOStandard LVCMOS18
	fixed_io_mio[40] of IOStandard LVCMOS18
	fixed_io_mio[39] of IOStandard LVCMOS18
	fixed_io_mio[38] of IOStandard LVCMOS18
	fixed_io_mio[37] of IOStandard LVCMOS18
	fixed_io_mio[36] of IOStandard LVCMOS18
	fixed_io_mio[35] of IOStandard LVCMOS18
	fixed_io_mio[34] of IOStandard LVCMOS18
	fixed_io_mio[33] of IOStandard LVCMOS18
	fixed_io_mio[32] of IOStandard LVCMOS18
	fixed_io_mio[31] of IOStandard LVCMOS18
	fixed_io_mio[30] of IOStandard LVCMOS18
	fixed_io_mio[29] of IOStandard LVCMOS18
	fixed_io_mio[28] of IOStandard LVCMOS18
	fixed_io_mio[27] of IOStandard LVCMOS18
	fixed_io_mio[26] of IOStandard LVCMOS18
	fixed_io_mio[25] of IOStandard LVCMOS18
	fixed_io_mio[24] of IOStandard LVCMOS18
	fixed_io_mio[23] of IOStandard LVCMOS18
	fixed_io_mio[22] of IOStandard LVCMOS18
	fixed_io_mio[21] of IOStandard LVCMOS18
	fixed_io_mio[20] of IOStandard LVCMOS18
	fixed_io_mio[19] of IOStandard LVCMOS18
	fixed_io_mio[18] of IOStandard LVCMOS18
	fixed_io_mio[17] of IOStandard LVCMOS18
	fixed_io_mio[16] of IOStandard LVCMOS18
	fixed_io_mio[15] of IOStandard LVCMOS33
	fixed_io_mio[14] of IOStandard LVCMOS33
	fixed_io_mio[13] of IOStandard LVCMOS33
	fixed_io_mio[12] of IOStandard LVCMOS33
	fixed_io_mio[11] of IOStandard LVCMOS33
	fixed_io_mio[10] of IOStandard LVCMOS33
	fixed_io_mio[9] of IOStandard LVCMOS33
	fixed_io_mio[8] of IOStandard LVCMOS33
	fixed_io_mio[7] of IOStandard LVCMOS33
	fixed_io_mio[6] of IOStandard LVCMOS33
	fixed_io_mio[5] of IOStandard LVCMOS33
	fixed_io_mio[4] of IOStandard LVCMOS33
	fixed_io_mio[3] of IOStandard LVCMOS33
	fixed_io_mio[2] of IOStandard LVCMOS33
	fixed_io_mio[1] of IOStandard LVCMOS33
	fixed_io_mio[0] of IOStandard LVCMOS33
WARNING: [Place 30-12] An IO Bus gpio_bd with more than one IO standard is found. Components associated with this bus are: 
	gpio_bd[31] of IOStandard LVCMOS25
	gpio_bd[30] of IOStandard LVCMOS25
	gpio_bd[29] of IOStandard LVCMOS25
	gpio_bd[28] of IOStandard LVCMOS25
	gpio_bd[27] of IOStandard LVCMOS25
	gpio_bd[26] of IOStandard LVCMOS33
	gpio_bd[25] of IOStandard LVCMOS33
	gpio_bd[24] of IOStandard LVCMOS33
	gpio_bd[23] of IOStandard LVCMOS33
	gpio_bd[22] of IOStandard LVCMOS33
	gpio_bd[21] of IOStandard LVCMOS33
	gpio_bd[20] of IOStandard LVCMOS33
	gpio_bd[19] of IOStandard LVCMOS33
	gpio_bd[18] of IOStandard LVCMOS25
	gpio_bd[17] of IOStandard LVCMOS25
	gpio_bd[16] of IOStandard LVCMOS25
	gpio_bd[15] of IOStandard LVCMOS25
	gpio_bd[14] of IOStandard LVCMOS25
	gpio_bd[13] of IOStandard LVCMOS25
	gpio_bd[12] of IOStandard LVCMOS25
	gpio_bd[11] of IOStandard LVCMOS25
	gpio_bd[10] of IOStandard LVCMOS33
	gpio_bd[9] of IOStandard LVCMOS33
	gpio_bd[8] of IOStandard LVCMOS33
	gpio_bd[7] of IOStandard LVCMOS33
	gpio_bd[6] of IOStandard LVCMOS33
	gpio_bd[5] of IOStandard LVCMOS33
	gpio_bd[4] of IOStandard LVCMOS25
	gpio_bd[3] of IOStandard LVCMOS25
	gpio_bd[2] of IOStandard LVCMOS25
	gpio_bd[1] of IOStandard LVCMOS25
	gpio_bd[0] of IOStandard LVCMOS25
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: dc0a2101

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3769 ; free virtual = 13749

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: dc0a2101

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3769 ; free virtual = 13749

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 8565ec8b

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3769 ; free virtual = 13749
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182d001c0

Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3769 ; free virtual = 13749

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 19e8778c0

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3759 ; free virtual = 13740
Phase 1.2.1 Place Init Design | Checksum: 1985f108a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:03 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3753 ; free virtual = 13735
Phase 1.2 Build Placer Netlist Model | Checksum: 1985f108a

Time (s): cpu = 00:02:10 ; elapsed = 00:01:03 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3753 ; free virtual = 13735

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1985f108a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:03 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3753 ; free virtual = 13735
Phase 1.3 Constrain Clocks/Macros | Checksum: 1985f108a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:03 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3753 ; free virtual = 13735
Phase 1 Placer Initialization | Checksum: 1985f108a

Time (s): cpu = 00:02:11 ; elapsed = 00:01:03 . Memory (MB): peak = 2705.492 ; gain = 0.000 ; free physical = 3753 ; free virtual = 13735

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b9328eef

Time (s): cpu = 00:05:02 ; elapsed = 00:02:32 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b9328eef

Time (s): cpu = 00:05:03 ; elapsed = 00:02:32 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 164e23fad

Time (s): cpu = 00:06:00 ; elapsed = 00:02:56 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f8f31414

Time (s): cpu = 00:06:02 ; elapsed = 00:02:58 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1f8f31414

Time (s): cpu = 00:06:02 ; elapsed = 00:02:58 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a9b46a3a

Time (s): cpu = 00:06:14 ; elapsed = 00:03:02 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13742

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1318ffa1c

Time (s): cpu = 00:06:15 ; elapsed = 00:03:03 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3758 ; free virtual = 13741

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 18bf17161

Time (s): cpu = 00:08:03 ; elapsed = 00:04:40 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 18bf17161

Time (s): cpu = 00:08:03 ; elapsed = 00:04:41 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 18bf17161

Time (s): cpu = 00:08:05 ; elapsed = 00:04:42 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 18bf17161

Time (s): cpu = 00:08:06 ; elapsed = 00:04:43 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738
Phase 3.7 Small Shape Detail Placement | Checksum: 18bf17161

Time (s): cpu = 00:08:07 ; elapsed = 00:04:44 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18fd7046e

Time (s): cpu = 00:08:11 ; elapsed = 00:04:48 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13737
Phase 3 Detail Placement | Checksum: 18fd7046e

Time (s): cpu = 00:08:12 ; elapsed = 00:04:48 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1589829aa

Time (s): cpu = 00:08:47 ; elapsed = 00:04:58 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1589829aa

Time (s): cpu = 00:08:48 ; elapsed = 00:04:59 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1589829aa

Time (s): cpu = 00:08:48 ; elapsed = 00:05:00 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1d727dbed

Time (s): cpu = 00:08:49 ; elapsed = 00:05:01 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1d727dbed

Time (s): cpu = 00:08:50 ; elapsed = 00:05:01 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1d727dbed

Time (s): cpu = 00:08:51 ; elapsed = 00:05:02 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3753 ; free virtual = 13738

Phase 4.1.3.2 Post Placement Timing Optimization

Phase 4.1.3.2.1 Restore Best Placement
Phase 4.1.3.2.1 Restore Best Placement | Checksum: e666f262

Time (s): cpu = 00:09:08 ; elapsed = 00:05:20 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.427. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: e666f262

Time (s): cpu = 00:09:09 ; elapsed = 00:05:20 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Phase 4.1.3 Post Placement Optimization | Checksum: e666f262

Time (s): cpu = 00:09:10 ; elapsed = 00:05:21 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Phase 4.1 Post Commit Optimization | Checksum: e666f262

Time (s): cpu = 00:09:10 ; elapsed = 00:05:22 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: e666f262

Time (s): cpu = 00:09:11 ; elapsed = 00:05:22 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: e666f262

Time (s): cpu = 00:09:12 ; elapsed = 00:05:23 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: e666f262

Time (s): cpu = 00:09:13 ; elapsed = 00:05:24 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Phase 4.4 Placer Reporting | Checksum: e666f262

Time (s): cpu = 00:09:13 ; elapsed = 00:05:25 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: dbe73253

Time (s): cpu = 00:09:14 ; elapsed = 00:05:25 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Phase 4 Post Placement Optimization and Clean-Up | Checksum: dbe73253

Time (s): cpu = 00:09:15 ; elapsed = 00:05:26 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Ending Placer Task | Checksum: 6c99330b

Time (s): cpu = 00:09:15 ; elapsed = 00:05:26 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 41 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:34 ; elapsed = 00:05:36 . Memory (MB): peak = 2744.535 ; gain = 39.043 ; free physical = 3754 ; free virtual = 13739
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3631 ; free virtual = 13738
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:26 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3727 ; free virtual = 13740
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3725 ; free virtual = 13739
report_utilization: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3725 ; free virtual = 13738
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3724 ; free virtual = 13738
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -63 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
Phase 1 Physical Synthesis Initialization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13738
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13738
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.427 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13738

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13738

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 1134f2f2b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3724 ; free virtual = 13739

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 1134f2f2b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3724 ; free virtual = 13739

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 1134f2f2b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:24 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:27 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:52 ; elapsed = 00:00:29 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 1134f2f2b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3723 ; free virtual = 13739

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 18 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc_U0/mOutPtr_reg[2]. Net driver i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc_U0/SRL_SIG_reg[2][0]_srl3_i_4__0 was replaced.
INFO: [Physopt 32-601] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/morphological_filter_Loop_loop_height_proc1581_U0_wdw_val_9_8_reload_out_write. Net driver i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/widthloop_1_reload_read_reg_7946[10]_i_1 was replaced.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/edge_neighbor_U/a0_xFSADBlockMatchinNgs_ram_U/ap_reg_pp0_iter6_exitcond_flatten1632_reg_28732_reg[0]__0_rep was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/morphological_filter_Loop_loop_height_proc2841_U0_wdw_val_9_8_reload_out_write was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/stereo_matcher_sdVhK_U116/a0_stereo_matcher_sdVhK_div_U/a0_stereo_matcher_sdVhK_div_u_0/loop[23].dividend_tmp_reg[24][0]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc4101_U0/morphological_filter_Loop_loop_height_proc4101_U0_heightloop_1_reload_read. Net driver i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc4101_U0/widthloop_1_reload_read_reg_6887[10]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/sad_cols_0_0_reg_314600. Replicated 2 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc321_U0/k_buf_0_val_10_2_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg_1. Replicated 5 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc2841_U0/k_buf_0_val_10_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/irq_reset/sys_rstgen/U0/peripheral_aresetn[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/sad_cols_0_10_mid2_reg_31309 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc1581_U0/k_buf_0_val_10_3_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg_1. Replicated 6 times.
INFO: [Physopt 32-601] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_10_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg_2. Net driver i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_Loop_loop_height_proc4101_U0/k_buf_0_val_10_1_i_U/morphological_filter_Loop_loop_height_proc321_k_buf_0_val_10_2_i_ram_U/ram_reg_i_22__1 was replaced.
INFO: [Physopt 32-81] Processed net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/sad_cols_0_10_reg_50650. Replicated 8 times.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/l_window_0_10_fu_4140 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/sad_cols_0_10_reg_5065 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net i_system_wrapper/system_i/image_processing/a0_stereo_matcher_0/inst/xFSADBlockMatching_U0/b_sum_0_3_i_i_reg_300360 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/ap_rst_n_inv. Net driver i_system_wrapper/system_i/image_processing/morphological_filter_0/inst/morphological_filter_CONTROL_BUS_s_axi_U/rstate[0]_i_1 was replaced.
INFO: [Physopt 32-29] End Pass 1. Optimized 6 nets. Created 29 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.427 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738
Phase 21 Very High Fanout Optimization | Checksum: 20b9db863

Time (s): cpu = 00:04:24 ; elapsed = 00:01:49 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 20b9db863

Time (s): cpu = 00:04:26 ; elapsed = 00:01:51 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.427 | TNS=0.000 |
Ending Physical Synthesis Task | Checksum: 1ce33e70d
----- Checksum: : 1bbda3be3 : 1259ab2a 

Time (s): cpu = 00:04:32 ; elapsed = 00:01:57 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 41 Warnings, 5 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:04:43 ; elapsed = 00:02:08 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3722 ; free virtual = 13738
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3603 ; free virtual = 13735
write_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:00:26 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3694 ; free virtual = 13738
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2017.05' and will expire in -63 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus fixed_io_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (fixed_io_mio[53], fixed_io_mio[52], fixed_io_mio[51], fixed_io_mio[50], fixed_io_mio[49], fixed_io_mio[48], fixed_io_mio[47], fixed_io_mio[46], fixed_io_mio[45], fixed_io_mio[44], fixed_io_mio[43], fixed_io_mio[42], fixed_io_mio[41], fixed_io_mio[40], fixed_io_mio[39] (the first 15 of 38 listed)); LVCMOS33 (fixed_io_mio[15], fixed_io_mio[14], fixed_io_mio[13], fixed_io_mio[12], fixed_io_mio[11], fixed_io_mio[10], fixed_io_mio[9], fixed_io_mio[8], fixed_io_mio[7], fixed_io_mio[6], fixed_io_mio[5], fixed_io_mio[4], fixed_io_mio[3], fixed_io_mio[2], fixed_io_mio[1] (the first 15 of 16 listed)); 
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus gpio_bd[31:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS25 (gpio_bd[31], gpio_bd[30], gpio_bd[29], gpio_bd[28], gpio_bd[27], gpio_bd[18], gpio_bd[17], gpio_bd[16], gpio_bd[15], gpio_bd[14], gpio_bd[13], gpio_bd[12], gpio_bd[11], gpio_bd[4], gpio_bd[3] (the first 15 of 18 listed)); LVCMOS33 (gpio_bd[26], gpio_bd[25], gpio_bd[24], gpio_bd[23], gpio_bd[22], gpio_bd[21], gpio_bd[20], gpio_bd[19], gpio_bd[10], gpio_bd[9], gpio_bd[8], gpio_bd[7], gpio_bd[6], gpio_bd[5]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 9871d15f ConstDB: 0 ShapeSum: 6ea5c7fc RouteDB: 1259ab2a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1825b9537

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3691 ; free virtual = 13737

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1825b9537

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3691 ; free virtual = 13737

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1825b9537

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3690 ; free virtual = 13737
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 12eeb997d

Time (s): cpu = 00:02:04 ; elapsed = 00:00:58 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13736
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.388  | TNS=0.000  | WHS=-0.358 | THS=-842.974|

Phase 2 Router Initialization | Checksum: ea9da55a

Time (s): cpu = 00:02:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3689 ; free virtual = 13737

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136b0d572

Time (s): cpu = 00:03:48 ; elapsed = 00:01:20 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3689 ; free virtual = 13737

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19531
 Number of Nodes with overlaps = 3647
 Number of Nodes with overlaps = 1049
 Number of Nodes with overlaps = 389
 Number of Nodes with overlaps = 137
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1ee8dc579

Time (s): cpu = 00:15:14 ; elapsed = 00:04:39 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3690 ; free virtual = 13739
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-2.374 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 18254f4a5

Time (s): cpu = 00:15:21 ; elapsed = 00:04:42 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3690 ; free virtual = 13738

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 21382bca6

Time (s): cpu = 00:15:26 ; elapsed = 00:04:48 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3690 ; free virtual = 13738
Phase 4.1.2 GlobIterForTiming | Checksum: 1a634ee08

Time (s): cpu = 00:15:29 ; elapsed = 00:04:49 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
Phase 4.1 Global Iteration 0 | Checksum: 1a634ee08

Time (s): cpu = 00:15:29 ; elapsed = 00:04:49 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1271
 Number of Nodes with overlaps = 475
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 17fac5ad4

Time (s): cpu = 00:18:06 ; elapsed = 00:05:59 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13736
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.066 | TNS=-0.262 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 17c89974e

Time (s): cpu = 00:18:11 ; elapsed = 00:06:01 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 19de36bcf

Time (s): cpu = 00:18:16 ; elapsed = 00:06:07 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736
Phase 4.2.2 GlobIterForTiming | Checksum: 20972a74a

Time (s): cpu = 00:18:18 ; elapsed = 00:06:08 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736
Phase 4.2 Global Iteration 1 | Checksum: 20972a74a

Time (s): cpu = 00:18:18 ; elapsed = 00:06:08 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 224b0a90f

Time (s): cpu = 00:18:42 ; elapsed = 00:06:17 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.140 | TNS=-0.641 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: c461d011

Time (s): cpu = 00:18:42 ; elapsed = 00:06:17 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
Phase 4 Rip-up And Reroute | Checksum: c461d011

Time (s): cpu = 00:18:42 ; elapsed = 00:06:18 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b7818a15

Time (s): cpu = 00:18:53 ; elapsed = 00:06:20 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b7818a15

Time (s): cpu = 00:18:53 ; elapsed = 00:06:20 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7818a15

Time (s): cpu = 00:18:53 ; elapsed = 00:06:20 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
Phase 5 Delay and Skew Optimization | Checksum: 1b7818a15

Time (s): cpu = 00:18:53 ; elapsed = 00:06:21 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1294fd58f

Time (s): cpu = 00:19:08 ; elapsed = 00:06:26 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: c6314539

Time (s): cpu = 00:19:08 ; elapsed = 00:06:27 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1903ea737

Time (s): cpu = 00:19:56 ; elapsed = 00:06:36 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.049  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1903ea737

Time (s): cpu = 00:19:56 ; elapsed = 00:06:36 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 39.4616 %
  Global Horizontal Routing Utilization  = 48.537 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1903ea737

Time (s): cpu = 00:20:01 ; elapsed = 00:06:37 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1903ea737

Time (s): cpu = 00:20:01 ; elapsed = 00:06:37 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1d0080ccc

Time (s): cpu = 00:20:07 ; elapsed = 00:06:44 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3687 ; free virtual = 13736

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.052  | TNS=0.000  | WHS=0.021  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1258080ca

Time (s): cpu = 00:20:58 ; elapsed = 00:06:55 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:00 ; elapsed = 00:06:56 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 43 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:09 ; elapsed = 00:07:01 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3688 ; free virtual = 13737
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:39 ; elapsed = 00:00:13 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3533 ; free virtual = 13737
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3652 ; free virtual = 13737
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sefo/devel/github/rt-depth-map-system/realtime-depth-map-zed.runs/impl_1/system_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3651 ; free virtual = 13736
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:01:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3648 ; free virtual = 13735
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2744.535 ; gain = 0.000 ; free physical = 3647 ; free virtual = 13734
INFO: [Common 17-206] Exiting Vivado at Wed Aug  2 23:47:46 2017...
