



    Cadence Design Systems, Inc.
    Packager-XL 16.5-S002 (v16-5-13L) lnx86 7/18/2011 12:00:00 IST
    (C) Copyright 1994, Cadence Design Systems, Inc.

    Run on Fri May  4 16:25:20 2012


 **********************************************
 *  Processing project file and command line  *
 **********************************************

INFO(SPCOPK-1043): Setting REPACKAGE=OFF because running in FEEDBACK mode


    ANNOTATE  'BODY' 'PIN'
    COMP_DEF_PROP  'ALT_SYMBOLS' 'JEDEC_TYPE' 'NC_PINS' 'MERGE_NC_PINS'
                   'POWER_GROUP' 'POWER_PINS' 'MERGE_POWER_PINS' 'PINCOUNT'
    COMP_INST_PROP  'GROUP' 'ROOM' 'REUSE_INSTANCE' 'REUSE_ID' 'REUSE_NAME'
                    'SIGNAL_MODEL' 'DEFAULT_SIGNAL_MODEL'
                    'VOLT_TEMP_SIGNAL_MODEL' 'SYMBOL_EDITED'
                    'INCLUDE_IN_RF_TOPOLOGY' 'CDS_RF_GROUP'
                    'CDS_FSP_LIB_PART_MODEL' 'CDS_FSP_IS_FPGA'
                    'CDS_FSP_INSTANCE_NAME' 'CDS_FSP_INSTANCE_ID'
                    'NO_XNET_CONNECTION' 'EMBEDDED_PLACEMENT' 'ISRFELEMENT'
                    'RFELEMENTTYPE' 'RFLAYER' 'RFLAYER1' 'RFLAYER2' 'RFLAYER3'
                    'RFLAYER4' 'RFLAYER5' 'RFLAYER6' 'RFLAYER7' 'RFLAYER8'
                    'RFLAYER9' 'RFLAYER10' 'RFLAYER11' 'RFLAYER12' 'RFLAYER13'
                    'RFLAYER14' 'RFLAYER15' 'RFLAYER16' 'RFCOUPLINGMODE'
                    'RFFLIPMODE' 'RFANGLE' 'RFANGLE1' 'RFWIDTH' 'RFWIDTH1'
                    'RFWIDTH2' 'RFWIDTH3' 'RFWIDTH4' 'RFWIDTH5' 'RFWIDTH6'
                    'RFWIDTH7' 'RFWIDTH8' 'RFWIDTH9' 'RFWIDTH10' 'RFWIDTH11'
                    'RFWIDTH12' 'RFWIDTH13' 'RFWIDTH14' 'RFWIDTH15' 'RFWIDTH16'
                    'RFLENGTH' 'RFLENGTH1' 'RFLENGTH2' 'RFLENGTH3' 'RFLENGTH4'
                    'RFLENGTH5' 'RFLENGTH6' 'RFLENGTH7' 'RFLENGTH8' 'RFSPACING'
                    'RFSPACING1' 'RFSPACING2' 'RFSPACING3' 'RFSPACING4'
                    'RFSPACING5' 'RFSPACING6' 'RFSPACING7' 'RFSPACING8'
                    'RFSPACING9' 'RFSPACING10' 'RFSPACING11' 'RFSPACING12'
                    'RFSPACING13' 'RFSPACING14' 'RFSPACING15' 'RFOFFSETX'
                    'RFOFFSETY' 'RFRADIUS' 'RFDEPTH' 'RFFREQUENCY'
                    'RFMITERFRACTION' 'RFBENDMODE' 'RFNUMBERLEGS'
                    'RFNUMBERPAIRS' 'RFNUMBERTURNS' 'RFCAPACITANCE'
                    'RFRESISTANCE' 'RFINDUCTANCE' 'RFPADSTACKNAME'
                    'RFPADSSMNAME1' 'RFPADSSMNAME2' 'RFPADBEGINLAYER'
                    'RFPADENDLAYER' 'RFPADLINEWIDTH1' 'RFPADLINEWIDTH2'
                    'RFPADDIAMETER1' 'RFPADDIAMETER2' 'RFPADLENGTH1'
                    'RFPADLENGTH2' 'RFHOLEDIAMETER' 'RFPADANGLE' 'RFDRANAME'
                    'RFPADTYPE' 'RFUID' 'RFBLOCK' 'RFDCNET'
    SUPPRESS_GLOBAL_SHORT_CHECK OFF
    DEBUG    0
    DEFAULT_PHYS_DES_PREFIX U
    FEEDBACK  'ALLEGRO'
    FORCE_SUBDESIGN  'FMC_TLU_CFD'
    MAX_ERRORS 999
    NET_NAME_CHARS   @  -  !  #  %  &  (  )  *  .  /  :  ?  [  ]  ^  _  `  +
                     =  >  0  1  2  3  4  5  6  7  8  9
    NET_NAME_LENGTH 31
    NUM_OLD_VERSIONS 3
    OPTIMIZE OFF
    REUSE_REFDES ON
    OPF_OPTIMIZATION OFF
    HARD_LOC_SEC OFF
    FORCE_PTF_ENTRY OFF
    REGENERATE_PHYSICAL_NET_NAME OFF
    SCH_POWER_GROUP_WINS_OVER_PPT OFF
    NULL_OPT_VALID OFF
    USE_VECTOR_NOTATION ON
    FILTER_ECS_FROM_XNET ON
    OUTPUT  'ON'
    PACKAGE_PROP  'GROUP' 'ROOM'
    PART_TYPE_LENGTH 31
    PPT 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_analogue/cds_analogue.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_connectors/cds_connectors~
.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_logic/cds_logic.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_pld/cds_pld.ptf 
         /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_special/cds_special.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cnconnector.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cndiscrete.ptf 
         /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/concept_libs/pe16/pe_cern_lib~
/parttables/cnpassive.ptf 
    REF_DES_LENGTH 31
    REPACKAGE OFF
    ELECTRICAL_CONSTRAINTS ON
    OVERWRITE_CONSTRAINTS ON
    RUN_DIR ./worklib/fmc_tlu_toplevel/packaged/
    STRICT_PACKAGE_PROP  'REUSE_INSTANCE'
    USE_LIBRARY_PPT ON
    USE_STATE ON
    WARNINGS ON
    LIBRARY  'fmc_tlu_v1_lib' 'bris_cds_analogue' 'bris_cds_connectors'
             'bris_cds_logic' 'bris_cds_memory' 'bris_cds_pld'
             'bris_cds_special' 'bris_cds_standard' 'bris_cds_switches'
             'cnconnector' 'cninterface' 'cnpower' 'cnlinear' 'cnpassive'
             'cndiscrete' 'standard' 'cds_analogue' 'cds_standard' 'cn100e'
             'pc017a_lib'
    CDSPROP_FILE 
    VIEW_PTF part_table
    VIEW_PACKAGER packaged
    VIEW_CONSTRAINTS sch_1
    DESIGN_LIBRARY fmc_tlu_v1_lib
    DESIGN_NAME fmc_tlu_toplevel
    VIEW_CONFIG_PHYSICAL cfg_package
    SD_SUFFIX_SEPARATOR _
    STOP_PST_GEN_ON_PTF_MISMATCH ON
    IGNORE_PRIM_BINDING OFF
    LOG_INST_PHYS_PATH ON
    ANNOTATE_VISIBLE_SEC OFF
    PTF_MISMATCH_EXCLUDE_INJ_PROP  'ALL'
    IMPORT_HFS_HARDSEC_ON_SWAP_PINS OFF
    ALLOW_PTFVALUE_INITIAL_BLANKS ON
    PRESERVE_UNSUBSTITUTED_MACROS OFF
    DETECT_SYS_NETSHORTS_PKG ON

 **************************************************************
 *  End processing project file and command line  (00:00:00)  *
 **************************************************************


Creating Configuration "cfg_package" for Design "fmc_tlu_toplevel"

INFO(SPCODD-181): Loading /software/CAD/Cadence/SPB_16.50/share/cdssetup/cdspr~
op.tmf.
INFO(SPCODD-181): Loading /software/CAD/Cadence/SPB_16.50/share/cdssetup/cdspr~
op.paf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
analogue/cds_analogue.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
connectors/cds_connectors.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
logic/cds_logic.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
pld/cds_pld.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/bris_cdslib/lib_psd14.x/cds_~
special/cds_special.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cnconnector.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cndiscrete.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/parttables/cnpassive.ptf.

 *********************************
 *  Loading the design database  *
 *********************************

INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/con160p_40cdgh/part_table/part.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnlinear/opa4277/part_table/part.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnlinear/ad5665r/part_table/part.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cndiscrete/diode_dual_series/part_table/diode_dual_s~
eries.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cndiscrete/delay_line_gl2l/part_table/delay_line_gl2~
l.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/con8p/part_table/con8p.ptf.
INFO(SPCODD-181): Loading /afs/phy.bris.ac.uk/cad/cern_cdslib/lib_psd16.x/conc~
ept_libs/pe16/pe_cern_lib/cnconnector/pcoax/part_table/pcoax.ptf.
INFO(SPCODD-336): Loading occurrence properties from ./worklib/fmc_tlu_topleve~
l/opf/props.opf.

 *************************
 *  Loading State Files  *
 *************************

Loading ./worklib/fmc_tlu_toplevel/packaged/pxl.state. 
INFO(SPCODD-181): Loading ./worklib/fmc_tlu_cfd/packaged/pxl_FMC_TLU_CFD.state.

 *****************************************
 *  End loading State Files  (00:00:00)  *
 *****************************************


 ***************************
 *  Starting to feedback.  *
 ***************************

INFO(SPCOPF-2011): Feedback is changing SEC from 2 to 3.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
INFO(SPCOPF-2012): Feedback is changing PN from 6 to 9.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: MIN<0>
INFO(SPCOPF-2012): Feedback is changing PN from 7 to 8.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: OUT<0>
INFO(SPCOPF-2012): Feedback is changing PN from 5 to 10.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I30@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i30@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: PIN<0>
INFO(SPCOPF-2011): Feedback is changing SEC from 3 to 2.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
INFO(SPCOPF-2012): Feedback is changing PN from 9 to 6.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: MIN<0>
INFO(SPCOPF-2012): Feedback is changing PN from 8 to 7.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: OUT<0>
INFO(SPCOPF-2012): Feedback is changing PN from 10 to 5.
        Design instance: @FMC_TLU_V1_LIB.FMC_TLU_TOPLEVEL(SCH_1):PAGE2_I5@FMC_~
TLU_V1_LIB.PC023A_DAC_VTHRESH(SCH_1):PAGE1_I31@FMC_TLU_V1_LIB.PC023A_VTHRESH_B~
UFFER(SCH_1):PAGE1_I22@CNLINEAR.OPA4277(CHIPS)
        Physical Path: @fmc_tlu_v1_lib.fmc_tlu_toplevel(sch_1):page3_i5@fmc_tl~
u_v1_lib.pc023a_dac_vthresh(sch_1):page1_i31@fmc_tlu_v1_lib.pc023a_vthresh_buf~
fer(sch_1):page1_i22@cnlinear.opa4277(chips)
        Pin name: PIN<0>

 *******************************
 *  End feedback.  (00:00:00)  *
 *******************************


 ****************************************
 *  Starting to assign physical parts.  *
 ****************************************


 ***********************************************
 *  End assigning physical parts.  (00:00:00)  *
 ***********************************************


 ***************
 *  Packaging  *
 ***************


 *******************************
 *  End packaging  (00:00:00)  *
 *******************************

INFO(SPCOPK-1442): No errors detected
INFO(SPCOPK-1444): No warnings detected
    Start time   16:25:19
    End time     16:25:22
    CPU time      0:00:01
    Elapsed time  0:00:03

 ***************************************************************************
 *  Packager-XL execution done.
 ***************************************************************************
Constraint Directory: /projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk~
/circuit_board/Cadence/worklib/fmc_tlu_toplevel/sch_1/

"/software/CAD/Cadence/SPB_16.50/tools/bin/cmfeedback.exe" -overwrite -noComp ~
-s "temp/tmp_synch_props.cfg" -c "/projects/HEP_Instrumentation/cad/designs/fm~
c-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/sch_1//update.scr"~
 -rt "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/circuit_board/C~
adence/temp/cmfeedback.log" physical in "/projects/HEP_Instrumentation/cad/des~
igns/fmc-mtlu/trunk/circuit_board/Cadence/worklib/fmc_tlu_toplevel/sch_1/fmc_t~
lu_toplevel.dcf" "/projects/HEP_Instrumentation/cad/designs/fmc-mtlu/trunk/cir~
cuit_board/Cadence/worklib/fmc_tlu_toplevel/packaged/cmdbview.dat"
---------------------------------------------------------
Design: fmc_tlu_toplevel
     Changing : DESIGN_UNITS to "6,4" from "2,2"
---------------------------------------------------------
Create Layer: SURFACE_INDEX_0
     Adding   : CDS_LAYER_TYPE value "SURFACE"
     Adding   : CDS_LAYER_MATERIAL value "AIR"
     Adding   : CDS_LAYER_THICKNESS value "0.0000"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "1.000"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.0000"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: TOP
     Adding   : CDS_LAYER_TYPE value "CONDUCTOR"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0180"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.0000"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_TOP
     Adding   : CDS_LAYER_TYPE value "DIELECTRIC"
     Adding   : CDS_LAYER_MATERIAL value "FR-4"
     Adding   : CDS_LAYER_THICKNESS value "0.2200"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.200"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: LAYER2
     Adding   : CDS_LAYER_TYPE value "PLANE"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0350"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "TRUE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_LAYER2
     Adding   : CDS_LAYER_TYPE value "DIELECTRIC"
     Adding   : CDS_LAYER_MATERIAL value "FR-4"
     Adding   : CDS_LAYER_THICKNESS value "0.3000"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.550"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: LAYER3
     Adding   : CDS_LAYER_TYPE value "CONDUCTOR"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0350"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_LAYER3
     Adding   : CDS_LAYER_TYPE value "DIELECTRIC"
     Adding   : CDS_LAYER_MATERIAL value "FR-4"
     Adding   : CDS_LAYER_THICKNESS value "0.2032"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.200"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: LAYER4
     Adding   : CDS_LAYER_TYPE value "CONDUCTOR"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0350"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_LAYER4
     Adding   : CDS_LAYER_TYPE value "DIELECTRIC"
     Adding   : CDS_LAYER_MATERIAL value "FR-4"
     Adding   : CDS_LAYER_THICKNESS value "0.3000"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: LAYER5
     Adding   : CDS_LAYER_TYPE value "PLANE"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0350"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.01200"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "TRUE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: DIELECTRIC_BELOW_LAYER5
     Adding   : CDS_LAYER_TYPE value "DIELECTRIC"
     Adding   : CDS_LAYER_MATERIAL value "FR-4"
     Adding   : CDS_LAYER_THICKNESS value "0.2200"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.200"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.03500"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Create Layer: BOTTOM
     Adding   : CDS_LAYER_TYPE value "CONDUCTOR"
     Adding   : CDS_LAYER_MATERIAL value "COPPER"
     Adding   : CDS_LAYER_THICKNESS value "0.0180"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "595900"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "4.500"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.0000"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
     Adding   : CDS_LAYER_IS_NAMED value "1"
     Adding   : CDS_LAYER_ETCH_FACTOR value "90.00"
     Adding   : CDS_LAYER_EMBEDDED_STATUS value "NOT_EMBEDDED"
---------------------------------------------------------
Create Layer: SURFACE_BELOW_BOTTOM
     Adding   : CDS_LAYER_TYPE value "SURFACE"
     Adding   : CDS_LAYER_MATERIAL value "AIR"
     Adding   : CDS_LAYER_THICKNESS value "0.0000"
     Adding   : CDS_LAYER_ELECTRICAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_THERMAL_CONDUCTIVITY value "0.0000"
     Adding   : CDS_LAYER_DIELECTRIC_CONSTANT value "1.000"
     Adding   : CDS_LAYER_LOSS_TANGENT value "0.0000"
     Adding   : CDS_LAYER_NEGATIVE_ARTWORK value "FALSE"
     Adding   : CDS_LAYER_IS_SHIELD value "FALSE"
---------------------------------------------------------
Design: fmc_tlu_toplevel
     Adding   : DRAWING_EXTENTS value "533.4000,431.8000"
     Adding   : DRAWING_LOWER_LEFT value "-50.0000,-50.0000"
     Adding   : PhysicalCSet association "DEFAULT"
     Adding   : SpacingCSet association "DEFAULT"
     Adding   : SameNetSpacingCSet association "DEFAULT"
---------------------------------------------------------
Net: P2V5
     Adding   : WEIGHT value "0"
---------------------------------------------------------
Create PhysicalCSet: DEFAULT
     Adding   : DIFFP_PRIMARY_GAP value "0.0000,0.0000,0.0000,0.0000,0.0000,0.~
0000"
     Adding   : DIFFP_COUPLED_PLUS value "0.0000,0.0000,0.0000,0.0000,0.0000,0~
.0000"
     Adding   : DIFFP_COUPLED_MINUS value "0.0000,0.0000,0.0000,0.0000,0.0000,~
0.0000"
     Adding   : DIFFP_MIN_SPACE value "0.0000,0.0000,0.0000,0.0000,0.0000,0.00~
00"
     Adding   : MIN_LINE_WIDTH value "0.1270,0.1270,0.1270,0.1270,0.1270,0.127~
0"
     Adding   : MAX_LINE_WIDTH value "0.0000,0.0000,0.0000,0.0000,0.0000,0.000~
0"
     Adding   : DIFFP_NECK_GAP value "0.0000,0.0000,0.0000,0.0000,0.0000,0.000~
0"
     Adding   : MIN_NECK_WIDTH value "0.1270,0.1270,0.1270,0.1270,0.1270,0.127~
0"
     Adding   : MAXIMUM_NECK_LENGTH value "0.0000,0.0000,0.0000,0.0000,0.0000,~
0.0000"
     Adding   : VIA_LIST value "VIA"
     Adding   : ALLOW_ON_ETCH_SUBCLASS value "TRUE,TRUE,TRUE,TRUE,TRUE,TRUE"
     Adding   : TS_ALLOWED value "ANYWHERE,ANYWHERE,ANYWHERE,ANYWHERE,ANYWHERE~
,ANYWHERE"
     Adding   : MIN_BVIA_STAGGER value "0.1270,0.1270,0.1270,0.1270,0.1270,0.1~
270"
     Adding   : MAX_BVIA_STAGGER value "0.0000,0.0000,0.0000,0.0000,0.0000,0.0~
000"
     Adding   : PAD_PAD_DIRECT_CONNECT value "ALL_ALLOWED,ALL_ALLOWED,ALL_ALLO~
WED,ALL_ALLOWED,ALL_ALLOWED,ALL_ALLOWED"
---------------------------------------------------------
Create SpacingCSet: DEFAULT
     Adding   : THRUPIN_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : THRUPIN_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : TESTPIN_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : THRUPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : TESTVIA_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : BBV_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : THRUPIN_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : LINE_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : THRUPIN_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : SMDPIN_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : SMDPIN_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SMDPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SMDPIN_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : BBV_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.127~
0,0.1270"
     Adding   : SMDPIN_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : LINE_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : SHAPE_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : TESTPIN_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : TESTPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : TESTPIN_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : BBV_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : BONDPAD_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : LINE_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SHAPE_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : THRUVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : TESTVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : BBV_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : BONDPAD_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : LINE_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SHAPE_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : TESTVIA_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : BBV_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : BONDPAD_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : LINE_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SHAPE_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : BBV_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270,0~
.1270"
     Adding   : BONDPAD_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : BBV_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270,~
0.1270"
     Adding   : BBV_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270~
,0.1270"
     Adding   : BONDPAD_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : BONDPAD_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : BONDPAD_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : LINE_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270~
,0.1270"
     Adding   : LINE_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.127~
0,0.1270"
     Adding   : SHAPE_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : HOLE_TO_PIN_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2032,~
0.2032"
     Adding   : HOLE_TO_VIA_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2032,~
0.2032"
     Adding   : HOLE_TO_LINE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2032~
,0.2032"
     Adding   : HOLE_TO_SHAPE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.203~
2,0.2032"
     Adding   : HOLE_TO_HOLE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2032~
,0.2032"
     Adding   : MVIA_TO_MVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270~
,0.1270"
     Adding   : MVIA_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : MVIA_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : MVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : MVIA_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270,~
0.1270"
     Adding   : MVIA_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1270~
,0.1270"
     Adding   : MVIA_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.127~
0,0.1270"
     Adding   : MVIA_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : MVIA_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : BONDPAD_TO_MVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : MIN_BVIA_GAP value "0.1270"
     Adding   : BONDPAD_TO_BONDPAD_DIFFP_SPC value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
---------------------------------------------------------
Create SameNetSpacingCSet: DEFAULT
     Adding   : SAME_NET value "FALSE,FALSE,FALSE,FALSE,FALSE,FALSE"
     Adding   : SN_THRUPIN_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_THRUPIN_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
     Adding   : SN_TESTPIN_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_THRUPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_TESTVIA_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_BBV_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_THRUPIN_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_LINE_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_THRUPIN_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_SMDPIN_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_SMDPIN_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
     Adding   : SN_SMDPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
     Adding   : SN_SMDPIN_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
     Adding   : SN_BBV_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : SN_SMDPIN_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.127~
0,0.1270,0.1270"
     Adding   : SN_LINE_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_SHAPE_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_TESTPIN_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_TESTPIN_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_TESTPIN_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_BBV_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_BONDPAD_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_LINE_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_SHAPE_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_THRUVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_TESTVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_BBV_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_BONDPAD_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_LINE_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_SHAPE_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_TESTVIA_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_BBV_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_BONDPAD_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_LINE_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_SHAPE_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_BBV_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0.127~
0,0.1270"
     Adding   : SN_BONDPAD_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_BBV_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : SN_BBV_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SN_BONDPAD_TO_BONDPAD_SPACING value "0.1270,0.1270,0.1270,0.12~
70,0.1270,0.1270"
     Adding   : SN_BONDPAD_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_BONDPAD_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270~
,0.1270,0.1270"
     Adding   : SN_LINE_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SN_LINE_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : SN_SHAPE_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_HOLE_TO_PIN_SPACING value "0.2032,0.2032,0.2032,0.2032,0.20~
32,0.2032"
     Adding   : SN_HOLE_TO_VIA_SPACING value "0.2032,0.2032,0.2032,0.2032,0.20~
32,0.2032"
     Adding   : SN_HOLE_TO_LINE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2~
032,0.2032"
     Adding   : SN_HOLE_TO_SHAPE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.~
2032,0.2032"
     Adding   : SN_HOLE_TO_HOLE_SPACING value "0.2032,0.2032,0.2032,0.2032,0.2~
032,0.2032"
     Adding   : SN_MVIA_TO_MVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SN_MVIA_TO_THRUPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_MVIA_TO_SMDPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,0~
.1270,0.1270"
     Adding   : SN_MVIA_TO_THRUVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_MVIA_TO_BBV_SPACING value "0.1270,0.1270,0.1270,0.1270,0.12~
70,0.1270"
     Adding   : SN_MVIA_TO_LINE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.1~
270,0.1270"
     Adding   : SN_MVIA_TO_SHAPE_SPACING value "0.1270,0.1270,0.1270,0.1270,0.~
1270,0.1270"
     Adding   : SN_MVIA_TO_TESTPIN_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_MVIA_TO_TESTVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
     Adding   : SN_BONDPAD_TO_MVIA_SPACING value "0.1270,0.1270,0.1270,0.1270,~
0.1270,0.1270"
---------------------------------------------------------
Clear Net: p2v5
     Deleting : WEIGHT value "0"
---------------------------------------------------------
Clear Net: p2v5
     Deleting : WEIGHT value "0"
---------------------------------------------------------
Clear Net: p2v5
     Deleting : WEIGHT value "0"
---------------------------------------------------------
Clear Net: p2v5
     Deleting : WEIGHT value "0"
---------------------------------------------------------

Summary:

Constraint changes found: 276 additions, 0 deletions, 1 changes.

Association changes found: 3 additions, 0 deletions.

4 objects cleared.


Audit completed successfully.