\doxysection{srsran\+::hal\+::hw\+\_\+pusch\+\_\+decoder\+\_\+outputs Struct Reference}
\hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs}{}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs}\index{srsran::hal::hw\_pusch\_decoder\_outputs@{srsran::hal::hw\_pusch\_decoder\_outputs}}


Hardware-\/accelerated PUSCH decoder output parameters.  




{\ttfamily \#include $<$hw\+\_\+accelerator\+\_\+pusch\+\_\+dec.\+h$>$}



Collaboration diagram for srsran\+::hal\+::hw\+\_\+pusch\+\_\+decoder\+\_\+outputs\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=267pt]{d4/da4/structsrsran_1_1hal_1_1hw__pusch__decoder__outputs__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs_ab97bda6d8bbc27a95e7177890d675971}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs_ab97bda6d8bbc27a95e7177890d675971} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries CRC\+\_\+pass}
\begin{DoxyCompactList}\small\item\em CRC value of the current decoding LDPC decoder operation. \end{DoxyCompactList}\item 
\Hypertarget{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs_ab0ae09f46dc5dff03ae8e10645165cf9}\label{structsrsran_1_1hal_1_1hw__pusch__decoder__outputs_ab0ae09f46dc5dff03ae8e10645165cf9} 
\mbox{\hyperlink{classunsigned}{unsigned}} {\bfseries nof\+\_\+ldpc\+\_\+iterations}
\begin{DoxyCompactList}\small\item\em Number of used iterations in the current decoding LDPC decoder operation. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Hardware-\/accelerated PUSCH decoder output parameters. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/hal/phy/upper/channel\+\_\+processors/pusch/\mbox{\hyperlink{hw__accelerator__pusch__dec_8h}{hw\+\_\+accelerator\+\_\+pusch\+\_\+dec.\+h}}\end{DoxyCompactItemize}
