

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Sat Jul 26 12:55:18 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.248 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6643|     6643|  33.215 us|  33.215 us|  6644|  6644|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_A_0 = alloca i64 1" [atax.cpp:17]   --->   Operation 41 'alloca' 'buff_A_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [atax.cpp:17]   --->   Operation 42 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [atax.cpp:17]   --->   Operation 43 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [atax.cpp:17]   --->   Operation 44 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_A_4 = alloca i64 1" [atax.cpp:17]   --->   Operation 45 'alloca' 'buff_A_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_A_5 = alloca i64 1" [atax.cpp:17]   --->   Operation 46 'alloca' 'buff_A_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_A_6 = alloca i64 1" [atax.cpp:17]   --->   Operation 47 'alloca' 'buff_A_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_A_7 = alloca i64 1" [atax.cpp:17]   --->   Operation 48 'alloca' 'buff_A_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_A_8 = alloca i64 1" [atax.cpp:17]   --->   Operation 49 'alloca' 'buff_A_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_A_9 = alloca i64 1" [atax.cpp:17]   --->   Operation 50 'alloca' 'buff_A_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_A_10 = alloca i64 1" [atax.cpp:17]   --->   Operation 51 'alloca' 'buff_A_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_A_11 = alloca i64 1" [atax.cpp:17]   --->   Operation 52 'alloca' 'buff_A_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_A_12 = alloca i64 1" [atax.cpp:17]   --->   Operation 53 'alloca' 'buff_A_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_A_13 = alloca i64 1" [atax.cpp:17]   --->   Operation 54 'alloca' 'buff_A_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_A_14 = alloca i64 1" [atax.cpp:17]   --->   Operation 55 'alloca' 'buff_A_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_A_15 = alloca i64 1" [atax.cpp:17]   --->   Operation 56 'alloca' 'buff_A_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_A_16 = alloca i64 1" [atax.cpp:17]   --->   Operation 57 'alloca' 'buff_A_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_A_17 = alloca i64 1" [atax.cpp:17]   --->   Operation 58 'alloca' 'buff_A_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_A_18 = alloca i64 1" [atax.cpp:17]   --->   Operation 59 'alloca' 'buff_A_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_A_19 = alloca i64 1" [atax.cpp:17]   --->   Operation 60 'alloca' 'buff_A_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_A_20 = alloca i64 1" [atax.cpp:17]   --->   Operation 61 'alloca' 'buff_A_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_A_21 = alloca i64 1" [atax.cpp:17]   --->   Operation 62 'alloca' 'buff_A_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_A_22 = alloca i64 1" [atax.cpp:17]   --->   Operation 63 'alloca' 'buff_A_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%buff_A_23 = alloca i64 1" [atax.cpp:17]   --->   Operation 64 'alloca' 'buff_A_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%buff_A_24 = alloca i64 1" [atax.cpp:17]   --->   Operation 65 'alloca' 'buff_A_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%buff_A_25 = alloca i64 1" [atax.cpp:17]   --->   Operation 66 'alloca' 'buff_A_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%buff_A_26 = alloca i64 1" [atax.cpp:17]   --->   Operation 67 'alloca' 'buff_A_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%buff_A_27 = alloca i64 1" [atax.cpp:17]   --->   Operation 68 'alloca' 'buff_A_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%buff_A_28 = alloca i64 1" [atax.cpp:17]   --->   Operation 69 'alloca' 'buff_A_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%buff_A_29 = alloca i64 1" [atax.cpp:17]   --->   Operation 70 'alloca' 'buff_A_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%buff_A_30 = alloca i64 1" [atax.cpp:17]   --->   Operation 71 'alloca' 'buff_A_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%buff_A_31 = alloca i64 1" [atax.cpp:17]   --->   Operation 72 'alloca' 'buff_A_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%buff_A_32 = alloca i64 1" [atax.cpp:17]   --->   Operation 73 'alloca' 'buff_A_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buff_A_33 = alloca i64 1" [atax.cpp:17]   --->   Operation 74 'alloca' 'buff_A_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_34 = alloca i64 1" [atax.cpp:17]   --->   Operation 75 'alloca' 'buff_A_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_35 = alloca i64 1" [atax.cpp:17]   --->   Operation 76 'alloca' 'buff_A_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%buff_A_36 = alloca i64 1" [atax.cpp:17]   --->   Operation 77 'alloca' 'buff_A_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buff_A_37 = alloca i64 1" [atax.cpp:17]   --->   Operation 78 'alloca' 'buff_A_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%buff_A_38 = alloca i64 1" [atax.cpp:17]   --->   Operation 79 'alloca' 'buff_A_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%buff_A_39 = alloca i64 1" [atax.cpp:17]   --->   Operation 80 'alloca' 'buff_A_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%buff_A_40 = alloca i64 1" [atax.cpp:17]   --->   Operation 81 'alloca' 'buff_A_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%buff_A_41 = alloca i64 1" [atax.cpp:17]   --->   Operation 82 'alloca' 'buff_A_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%buff_A_42 = alloca i64 1" [atax.cpp:17]   --->   Operation 83 'alloca' 'buff_A_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%buff_A_43 = alloca i64 1" [atax.cpp:17]   --->   Operation 84 'alloca' 'buff_A_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%buff_A_44 = alloca i64 1" [atax.cpp:17]   --->   Operation 85 'alloca' 'buff_A_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%buff_A_45 = alloca i64 1" [atax.cpp:17]   --->   Operation 86 'alloca' 'buff_A_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%buff_A_46 = alloca i64 1" [atax.cpp:17]   --->   Operation 87 'alloca' 'buff_A_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%buff_A_47 = alloca i64 1" [atax.cpp:17]   --->   Operation 88 'alloca' 'buff_A_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_48 = alloca i64 1" [atax.cpp:17]   --->   Operation 89 'alloca' 'buff_A_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_49 = alloca i64 1" [atax.cpp:17]   --->   Operation 90 'alloca' 'buff_A_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%buff_A_50 = alloca i64 1" [atax.cpp:17]   --->   Operation 91 'alloca' 'buff_A_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%buff_A_51 = alloca i64 1" [atax.cpp:17]   --->   Operation 92 'alloca' 'buff_A_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%buff_A_52 = alloca i64 1" [atax.cpp:17]   --->   Operation 93 'alloca' 'buff_A_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%buff_A_53 = alloca i64 1" [atax.cpp:17]   --->   Operation 94 'alloca' 'buff_A_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%buff_A_54 = alloca i64 1" [atax.cpp:17]   --->   Operation 95 'alloca' 'buff_A_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%buff_A_55 = alloca i64 1" [atax.cpp:17]   --->   Operation 96 'alloca' 'buff_A_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%buff_A_56 = alloca i64 1" [atax.cpp:17]   --->   Operation 97 'alloca' 'buff_A_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%buff_A_57 = alloca i64 1" [atax.cpp:17]   --->   Operation 98 'alloca' 'buff_A_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%buff_A_58 = alloca i64 1" [atax.cpp:17]   --->   Operation 99 'alloca' 'buff_A_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%buff_A_59 = alloca i64 1" [atax.cpp:17]   --->   Operation 100 'alloca' 'buff_A_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%buff_A_60 = alloca i64 1" [atax.cpp:17]   --->   Operation 101 'alloca' 'buff_A_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%buff_A_61 = alloca i64 1" [atax.cpp:17]   --->   Operation 102 'alloca' 'buff_A_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%buff_A_62 = alloca i64 1" [atax.cpp:17]   --->   Operation 103 'alloca' 'buff_A_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%buff_A_63 = alloca i64 1" [atax.cpp:17]   --->   Operation 104 'alloca' 'buff_A_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%buff_x = alloca i64 1" [atax.cpp:18]   --->   Operation 105 'alloca' 'buff_x' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%buff_y_out = alloca i64 1" [atax.cpp:19]   --->   Operation 106 'alloca' 'buff_y_out' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp1 = alloca i64 1" [atax.cpp:20]   --->   Operation 107 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lprd_1, i32 %A, i32 %x, i32 %buff_x, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63"   --->   Operation 108 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lprd_1, i32 %A, i32 %x, i32 %buff_x, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 0" [atax.cpp:33]   --->   Operation 110 'getelementptr' 'buff_x_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (0.69ns)   --->   "%buff_x_load = load i6 %buff_x_addr" [atax.cpp:33]   --->   Operation 111 'load' 'buff_x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buff_x_addr_1 = getelementptr i32 %buff_x, i64 0, i64 1" [atax.cpp:33]   --->   Operation 112 'getelementptr' 'buff_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (0.69ns)   --->   "%buff_x_load_1 = load i6 %buff_x_addr_1" [atax.cpp:33]   --->   Operation 113 'load' 'buff_x_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 114 [1/2] (0.69ns)   --->   "%buff_x_load = load i6 %buff_x_addr" [atax.cpp:33]   --->   Operation 114 'load' 'buff_x_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 115 [1/2] (0.69ns)   --->   "%buff_x_load_1 = load i6 %buff_x_addr_1" [atax.cpp:33]   --->   Operation 115 'load' 'buff_x_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%buff_x_addr_2 = getelementptr i32 %buff_x, i64 0, i64 2" [atax.cpp:33]   --->   Operation 116 'getelementptr' 'buff_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (0.69ns)   --->   "%buff_x_load_2 = load i6 %buff_x_addr_2" [atax.cpp:33]   --->   Operation 117 'load' 'buff_x_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%buff_x_addr_3 = getelementptr i32 %buff_x, i64 0, i64 3" [atax.cpp:33]   --->   Operation 118 'getelementptr' 'buff_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (0.69ns)   --->   "%buff_x_load_3 = load i6 %buff_x_addr_3" [atax.cpp:33]   --->   Operation 119 'load' 'buff_x_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 120 [1/2] (0.69ns)   --->   "%buff_x_load_2 = load i6 %buff_x_addr_2" [atax.cpp:33]   --->   Operation 120 'load' 'buff_x_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 121 [1/2] (0.69ns)   --->   "%buff_x_load_3 = load i6 %buff_x_addr_3" [atax.cpp:33]   --->   Operation 121 'load' 'buff_x_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%buff_x_addr_4 = getelementptr i32 %buff_x, i64 0, i64 4" [atax.cpp:33]   --->   Operation 122 'getelementptr' 'buff_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [2/2] (0.69ns)   --->   "%buff_x_load_4 = load i6 %buff_x_addr_4" [atax.cpp:33]   --->   Operation 123 'load' 'buff_x_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%buff_x_addr_5 = getelementptr i32 %buff_x, i64 0, i64 5" [atax.cpp:33]   --->   Operation 124 'getelementptr' 'buff_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [2/2] (0.69ns)   --->   "%buff_x_load_5 = load i6 %buff_x_addr_5" [atax.cpp:33]   --->   Operation 125 'load' 'buff_x_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 126 [1/2] (0.69ns)   --->   "%buff_x_load_4 = load i6 %buff_x_addr_4" [atax.cpp:33]   --->   Operation 126 'load' 'buff_x_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 127 [1/2] (0.69ns)   --->   "%buff_x_load_5 = load i6 %buff_x_addr_5" [atax.cpp:33]   --->   Operation 127 'load' 'buff_x_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%buff_x_addr_6 = getelementptr i32 %buff_x, i64 0, i64 6" [atax.cpp:33]   --->   Operation 128 'getelementptr' 'buff_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [2/2] (0.69ns)   --->   "%buff_x_load_6 = load i6 %buff_x_addr_6" [atax.cpp:33]   --->   Operation 129 'load' 'buff_x_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%buff_x_addr_7 = getelementptr i32 %buff_x, i64 0, i64 7" [atax.cpp:33]   --->   Operation 130 'getelementptr' 'buff_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [2/2] (0.69ns)   --->   "%buff_x_load_7 = load i6 %buff_x_addr_7" [atax.cpp:33]   --->   Operation 131 'load' 'buff_x_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 132 [1/2] (0.69ns)   --->   "%buff_x_load_6 = load i6 %buff_x_addr_6" [atax.cpp:33]   --->   Operation 132 'load' 'buff_x_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 133 [1/2] (0.69ns)   --->   "%buff_x_load_7 = load i6 %buff_x_addr_7" [atax.cpp:33]   --->   Operation 133 'load' 'buff_x_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%buff_x_addr_8 = getelementptr i32 %buff_x, i64 0, i64 8" [atax.cpp:33]   --->   Operation 134 'getelementptr' 'buff_x_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [2/2] (0.69ns)   --->   "%buff_x_load_8 = load i6 %buff_x_addr_8" [atax.cpp:33]   --->   Operation 135 'load' 'buff_x_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%buff_x_addr_9 = getelementptr i32 %buff_x, i64 0, i64 9" [atax.cpp:33]   --->   Operation 136 'getelementptr' 'buff_x_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [2/2] (0.69ns)   --->   "%buff_x_load_9 = load i6 %buff_x_addr_9" [atax.cpp:33]   --->   Operation 137 'load' 'buff_x_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 138 [1/2] (0.69ns)   --->   "%buff_x_load_8 = load i6 %buff_x_addr_8" [atax.cpp:33]   --->   Operation 138 'load' 'buff_x_load_8' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 139 [1/2] (0.69ns)   --->   "%buff_x_load_9 = load i6 %buff_x_addr_9" [atax.cpp:33]   --->   Operation 139 'load' 'buff_x_load_9' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%buff_x_addr_10 = getelementptr i32 %buff_x, i64 0, i64 10" [atax.cpp:33]   --->   Operation 140 'getelementptr' 'buff_x_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (0.69ns)   --->   "%buff_x_load_10 = load i6 %buff_x_addr_10" [atax.cpp:33]   --->   Operation 141 'load' 'buff_x_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%buff_x_addr_11 = getelementptr i32 %buff_x, i64 0, i64 11" [atax.cpp:33]   --->   Operation 142 'getelementptr' 'buff_x_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (0.69ns)   --->   "%buff_x_load_11 = load i6 %buff_x_addr_11" [atax.cpp:33]   --->   Operation 143 'load' 'buff_x_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 144 [1/2] (0.69ns)   --->   "%buff_x_load_10 = load i6 %buff_x_addr_10" [atax.cpp:33]   --->   Operation 144 'load' 'buff_x_load_10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 145 [1/2] (0.69ns)   --->   "%buff_x_load_11 = load i6 %buff_x_addr_11" [atax.cpp:33]   --->   Operation 145 'load' 'buff_x_load_11' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%buff_x_addr_12 = getelementptr i32 %buff_x, i64 0, i64 12" [atax.cpp:33]   --->   Operation 146 'getelementptr' 'buff_x_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [2/2] (0.69ns)   --->   "%buff_x_load_12 = load i6 %buff_x_addr_12" [atax.cpp:33]   --->   Operation 147 'load' 'buff_x_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%buff_x_addr_13 = getelementptr i32 %buff_x, i64 0, i64 13" [atax.cpp:33]   --->   Operation 148 'getelementptr' 'buff_x_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (0.69ns)   --->   "%buff_x_load_13 = load i6 %buff_x_addr_13" [atax.cpp:33]   --->   Operation 149 'load' 'buff_x_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.69>
ST_10 : Operation 150 [1/2] (0.69ns)   --->   "%buff_x_load_12 = load i6 %buff_x_addr_12" [atax.cpp:33]   --->   Operation 150 'load' 'buff_x_load_12' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 151 [1/2] (0.69ns)   --->   "%buff_x_load_13 = load i6 %buff_x_addr_13" [atax.cpp:33]   --->   Operation 151 'load' 'buff_x_load_13' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%buff_x_addr_14 = getelementptr i32 %buff_x, i64 0, i64 14" [atax.cpp:33]   --->   Operation 152 'getelementptr' 'buff_x_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (0.69ns)   --->   "%buff_x_load_14 = load i6 %buff_x_addr_14" [atax.cpp:33]   --->   Operation 153 'load' 'buff_x_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%buff_x_addr_15 = getelementptr i32 %buff_x, i64 0, i64 15" [atax.cpp:33]   --->   Operation 154 'getelementptr' 'buff_x_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [2/2] (0.69ns)   --->   "%buff_x_load_15 = load i6 %buff_x_addr_15" [atax.cpp:33]   --->   Operation 155 'load' 'buff_x_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 156 [1/2] (0.69ns)   --->   "%buff_x_load_14 = load i6 %buff_x_addr_14" [atax.cpp:33]   --->   Operation 156 'load' 'buff_x_load_14' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 157 [1/2] (0.69ns)   --->   "%buff_x_load_15 = load i6 %buff_x_addr_15" [atax.cpp:33]   --->   Operation 157 'load' 'buff_x_load_15' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%buff_x_addr_16 = getelementptr i32 %buff_x, i64 0, i64 16" [atax.cpp:33]   --->   Operation 158 'getelementptr' 'buff_x_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (0.69ns)   --->   "%buff_x_load_16 = load i6 %buff_x_addr_16" [atax.cpp:33]   --->   Operation 159 'load' 'buff_x_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%buff_x_addr_17 = getelementptr i32 %buff_x, i64 0, i64 17" [atax.cpp:33]   --->   Operation 160 'getelementptr' 'buff_x_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [2/2] (0.69ns)   --->   "%buff_x_load_17 = load i6 %buff_x_addr_17" [atax.cpp:33]   --->   Operation 161 'load' 'buff_x_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.69>
ST_12 : Operation 162 [1/2] (0.69ns)   --->   "%buff_x_load_16 = load i6 %buff_x_addr_16" [atax.cpp:33]   --->   Operation 162 'load' 'buff_x_load_16' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 163 [1/2] (0.69ns)   --->   "%buff_x_load_17 = load i6 %buff_x_addr_17" [atax.cpp:33]   --->   Operation 163 'load' 'buff_x_load_17' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%buff_x_addr_18 = getelementptr i32 %buff_x, i64 0, i64 18" [atax.cpp:33]   --->   Operation 164 'getelementptr' 'buff_x_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [2/2] (0.69ns)   --->   "%buff_x_load_18 = load i6 %buff_x_addr_18" [atax.cpp:33]   --->   Operation 165 'load' 'buff_x_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%buff_x_addr_19 = getelementptr i32 %buff_x, i64 0, i64 19" [atax.cpp:33]   --->   Operation 166 'getelementptr' 'buff_x_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [2/2] (0.69ns)   --->   "%buff_x_load_19 = load i6 %buff_x_addr_19" [atax.cpp:33]   --->   Operation 167 'load' 'buff_x_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.69>
ST_13 : Operation 168 [1/2] (0.69ns)   --->   "%buff_x_load_18 = load i6 %buff_x_addr_18" [atax.cpp:33]   --->   Operation 168 'load' 'buff_x_load_18' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 169 [1/2] (0.69ns)   --->   "%buff_x_load_19 = load i6 %buff_x_addr_19" [atax.cpp:33]   --->   Operation 169 'load' 'buff_x_load_19' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%buff_x_addr_20 = getelementptr i32 %buff_x, i64 0, i64 20" [atax.cpp:33]   --->   Operation 170 'getelementptr' 'buff_x_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [2/2] (0.69ns)   --->   "%buff_x_load_20 = load i6 %buff_x_addr_20" [atax.cpp:33]   --->   Operation 171 'load' 'buff_x_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%buff_x_addr_21 = getelementptr i32 %buff_x, i64 0, i64 21" [atax.cpp:33]   --->   Operation 172 'getelementptr' 'buff_x_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [2/2] (0.69ns)   --->   "%buff_x_load_21 = load i6 %buff_x_addr_21" [atax.cpp:33]   --->   Operation 173 'load' 'buff_x_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.69>
ST_14 : Operation 174 [1/2] (0.69ns)   --->   "%buff_x_load_20 = load i6 %buff_x_addr_20" [atax.cpp:33]   --->   Operation 174 'load' 'buff_x_load_20' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 175 [1/2] (0.69ns)   --->   "%buff_x_load_21 = load i6 %buff_x_addr_21" [atax.cpp:33]   --->   Operation 175 'load' 'buff_x_load_21' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%buff_x_addr_22 = getelementptr i32 %buff_x, i64 0, i64 22" [atax.cpp:33]   --->   Operation 176 'getelementptr' 'buff_x_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 177 [2/2] (0.69ns)   --->   "%buff_x_load_22 = load i6 %buff_x_addr_22" [atax.cpp:33]   --->   Operation 177 'load' 'buff_x_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%buff_x_addr_23 = getelementptr i32 %buff_x, i64 0, i64 23" [atax.cpp:33]   --->   Operation 178 'getelementptr' 'buff_x_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [2/2] (0.69ns)   --->   "%buff_x_load_23 = load i6 %buff_x_addr_23" [atax.cpp:33]   --->   Operation 179 'load' 'buff_x_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.69>
ST_15 : Operation 180 [1/2] (0.69ns)   --->   "%buff_x_load_22 = load i6 %buff_x_addr_22" [atax.cpp:33]   --->   Operation 180 'load' 'buff_x_load_22' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 181 [1/2] (0.69ns)   --->   "%buff_x_load_23 = load i6 %buff_x_addr_23" [atax.cpp:33]   --->   Operation 181 'load' 'buff_x_load_23' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%buff_x_addr_24 = getelementptr i32 %buff_x, i64 0, i64 24" [atax.cpp:33]   --->   Operation 182 'getelementptr' 'buff_x_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [2/2] (0.69ns)   --->   "%buff_x_load_24 = load i6 %buff_x_addr_24" [atax.cpp:33]   --->   Operation 183 'load' 'buff_x_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%buff_x_addr_25 = getelementptr i32 %buff_x, i64 0, i64 25" [atax.cpp:33]   --->   Operation 184 'getelementptr' 'buff_x_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [2/2] (0.69ns)   --->   "%buff_x_load_25 = load i6 %buff_x_addr_25" [atax.cpp:33]   --->   Operation 185 'load' 'buff_x_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.69>
ST_16 : Operation 186 [1/2] (0.69ns)   --->   "%buff_x_load_24 = load i6 %buff_x_addr_24" [atax.cpp:33]   --->   Operation 186 'load' 'buff_x_load_24' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 187 [1/2] (0.69ns)   --->   "%buff_x_load_25 = load i6 %buff_x_addr_25" [atax.cpp:33]   --->   Operation 187 'load' 'buff_x_load_25' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%buff_x_addr_26 = getelementptr i32 %buff_x, i64 0, i64 26" [atax.cpp:33]   --->   Operation 188 'getelementptr' 'buff_x_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 189 [2/2] (0.69ns)   --->   "%buff_x_load_26 = load i6 %buff_x_addr_26" [atax.cpp:33]   --->   Operation 189 'load' 'buff_x_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%buff_x_addr_27 = getelementptr i32 %buff_x, i64 0, i64 27" [atax.cpp:33]   --->   Operation 190 'getelementptr' 'buff_x_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 191 [2/2] (0.69ns)   --->   "%buff_x_load_27 = load i6 %buff_x_addr_27" [atax.cpp:33]   --->   Operation 191 'load' 'buff_x_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.69>
ST_17 : Operation 192 [1/2] (0.69ns)   --->   "%buff_x_load_26 = load i6 %buff_x_addr_26" [atax.cpp:33]   --->   Operation 192 'load' 'buff_x_load_26' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 193 [1/2] (0.69ns)   --->   "%buff_x_load_27 = load i6 %buff_x_addr_27" [atax.cpp:33]   --->   Operation 193 'load' 'buff_x_load_27' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%buff_x_addr_28 = getelementptr i32 %buff_x, i64 0, i64 28" [atax.cpp:33]   --->   Operation 194 'getelementptr' 'buff_x_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 195 [2/2] (0.69ns)   --->   "%buff_x_load_28 = load i6 %buff_x_addr_28" [atax.cpp:33]   --->   Operation 195 'load' 'buff_x_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%buff_x_addr_29 = getelementptr i32 %buff_x, i64 0, i64 29" [atax.cpp:33]   --->   Operation 196 'getelementptr' 'buff_x_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [2/2] (0.69ns)   --->   "%buff_x_load_29 = load i6 %buff_x_addr_29" [atax.cpp:33]   --->   Operation 197 'load' 'buff_x_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.69>
ST_18 : Operation 198 [1/2] (0.69ns)   --->   "%buff_x_load_28 = load i6 %buff_x_addr_28" [atax.cpp:33]   --->   Operation 198 'load' 'buff_x_load_28' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 199 [1/2] (0.69ns)   --->   "%buff_x_load_29 = load i6 %buff_x_addr_29" [atax.cpp:33]   --->   Operation 199 'load' 'buff_x_load_29' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%buff_x_addr_30 = getelementptr i32 %buff_x, i64 0, i64 30" [atax.cpp:33]   --->   Operation 200 'getelementptr' 'buff_x_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [2/2] (0.69ns)   --->   "%buff_x_load_30 = load i6 %buff_x_addr_30" [atax.cpp:33]   --->   Operation 201 'load' 'buff_x_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%buff_x_addr_31 = getelementptr i32 %buff_x, i64 0, i64 31" [atax.cpp:33]   --->   Operation 202 'getelementptr' 'buff_x_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [2/2] (0.69ns)   --->   "%buff_x_load_31 = load i6 %buff_x_addr_31" [atax.cpp:33]   --->   Operation 203 'load' 'buff_x_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.69>
ST_19 : Operation 204 [1/2] (0.69ns)   --->   "%buff_x_load_30 = load i6 %buff_x_addr_30" [atax.cpp:33]   --->   Operation 204 'load' 'buff_x_load_30' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 205 [1/2] (0.69ns)   --->   "%buff_x_load_31 = load i6 %buff_x_addr_31" [atax.cpp:33]   --->   Operation 205 'load' 'buff_x_load_31' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%buff_x_addr_32 = getelementptr i32 %buff_x, i64 0, i64 32" [atax.cpp:33]   --->   Operation 206 'getelementptr' 'buff_x_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [2/2] (0.69ns)   --->   "%buff_x_load_32 = load i6 %buff_x_addr_32" [atax.cpp:33]   --->   Operation 207 'load' 'buff_x_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%buff_x_addr_33 = getelementptr i32 %buff_x, i64 0, i64 33" [atax.cpp:33]   --->   Operation 208 'getelementptr' 'buff_x_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [2/2] (0.69ns)   --->   "%buff_x_load_33 = load i6 %buff_x_addr_33" [atax.cpp:33]   --->   Operation 209 'load' 'buff_x_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 0.69>
ST_20 : Operation 210 [1/2] (0.69ns)   --->   "%buff_x_load_32 = load i6 %buff_x_addr_32" [atax.cpp:33]   --->   Operation 210 'load' 'buff_x_load_32' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 211 [1/2] (0.69ns)   --->   "%buff_x_load_33 = load i6 %buff_x_addr_33" [atax.cpp:33]   --->   Operation 211 'load' 'buff_x_load_33' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%buff_x_addr_34 = getelementptr i32 %buff_x, i64 0, i64 34" [atax.cpp:33]   --->   Operation 212 'getelementptr' 'buff_x_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [2/2] (0.69ns)   --->   "%buff_x_load_34 = load i6 %buff_x_addr_34" [atax.cpp:33]   --->   Operation 213 'load' 'buff_x_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%buff_x_addr_35 = getelementptr i32 %buff_x, i64 0, i64 35" [atax.cpp:33]   --->   Operation 214 'getelementptr' 'buff_x_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 215 [2/2] (0.69ns)   --->   "%buff_x_load_35 = load i6 %buff_x_addr_35" [atax.cpp:33]   --->   Operation 215 'load' 'buff_x_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 0.69>
ST_21 : Operation 216 [1/2] (0.69ns)   --->   "%buff_x_load_34 = load i6 %buff_x_addr_34" [atax.cpp:33]   --->   Operation 216 'load' 'buff_x_load_34' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 217 [1/2] (0.69ns)   --->   "%buff_x_load_35 = load i6 %buff_x_addr_35" [atax.cpp:33]   --->   Operation 217 'load' 'buff_x_load_35' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%buff_x_addr_36 = getelementptr i32 %buff_x, i64 0, i64 36" [atax.cpp:33]   --->   Operation 218 'getelementptr' 'buff_x_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 219 [2/2] (0.69ns)   --->   "%buff_x_load_36 = load i6 %buff_x_addr_36" [atax.cpp:33]   --->   Operation 219 'load' 'buff_x_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%buff_x_addr_37 = getelementptr i32 %buff_x, i64 0, i64 37" [atax.cpp:33]   --->   Operation 220 'getelementptr' 'buff_x_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [2/2] (0.69ns)   --->   "%buff_x_load_37 = load i6 %buff_x_addr_37" [atax.cpp:33]   --->   Operation 221 'load' 'buff_x_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 0.69>
ST_22 : Operation 222 [1/2] (0.69ns)   --->   "%buff_x_load_36 = load i6 %buff_x_addr_36" [atax.cpp:33]   --->   Operation 222 'load' 'buff_x_load_36' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 223 [1/2] (0.69ns)   --->   "%buff_x_load_37 = load i6 %buff_x_addr_37" [atax.cpp:33]   --->   Operation 223 'load' 'buff_x_load_37' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 224 [1/1] (0.00ns)   --->   "%buff_x_addr_38 = getelementptr i32 %buff_x, i64 0, i64 38" [atax.cpp:33]   --->   Operation 224 'getelementptr' 'buff_x_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 225 [2/2] (0.69ns)   --->   "%buff_x_load_38 = load i6 %buff_x_addr_38" [atax.cpp:33]   --->   Operation 225 'load' 'buff_x_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 226 [1/1] (0.00ns)   --->   "%buff_x_addr_39 = getelementptr i32 %buff_x, i64 0, i64 39" [atax.cpp:33]   --->   Operation 226 'getelementptr' 'buff_x_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 227 [2/2] (0.69ns)   --->   "%buff_x_load_39 = load i6 %buff_x_addr_39" [atax.cpp:33]   --->   Operation 227 'load' 'buff_x_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.69>
ST_23 : Operation 228 [1/2] (0.69ns)   --->   "%buff_x_load_38 = load i6 %buff_x_addr_38" [atax.cpp:33]   --->   Operation 228 'load' 'buff_x_load_38' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 229 [1/2] (0.69ns)   --->   "%buff_x_load_39 = load i6 %buff_x_addr_39" [atax.cpp:33]   --->   Operation 229 'load' 'buff_x_load_39' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%buff_x_addr_40 = getelementptr i32 %buff_x, i64 0, i64 40" [atax.cpp:33]   --->   Operation 230 'getelementptr' 'buff_x_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 231 [2/2] (0.69ns)   --->   "%buff_x_load_40 = load i6 %buff_x_addr_40" [atax.cpp:33]   --->   Operation 231 'load' 'buff_x_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%buff_x_addr_41 = getelementptr i32 %buff_x, i64 0, i64 41" [atax.cpp:33]   --->   Operation 232 'getelementptr' 'buff_x_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [2/2] (0.69ns)   --->   "%buff_x_load_41 = load i6 %buff_x_addr_41" [atax.cpp:33]   --->   Operation 233 'load' 'buff_x_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 0.69>
ST_24 : Operation 234 [1/2] (0.69ns)   --->   "%buff_x_load_40 = load i6 %buff_x_addr_40" [atax.cpp:33]   --->   Operation 234 'load' 'buff_x_load_40' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 235 [1/2] (0.69ns)   --->   "%buff_x_load_41 = load i6 %buff_x_addr_41" [atax.cpp:33]   --->   Operation 235 'load' 'buff_x_load_41' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 236 [1/1] (0.00ns)   --->   "%buff_x_addr_42 = getelementptr i32 %buff_x, i64 0, i64 42" [atax.cpp:33]   --->   Operation 236 'getelementptr' 'buff_x_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 237 [2/2] (0.69ns)   --->   "%buff_x_load_42 = load i6 %buff_x_addr_42" [atax.cpp:33]   --->   Operation 237 'load' 'buff_x_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%buff_x_addr_43 = getelementptr i32 %buff_x, i64 0, i64 43" [atax.cpp:33]   --->   Operation 238 'getelementptr' 'buff_x_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 239 [2/2] (0.69ns)   --->   "%buff_x_load_43 = load i6 %buff_x_addr_43" [atax.cpp:33]   --->   Operation 239 'load' 'buff_x_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 0.69>
ST_25 : Operation 240 [1/2] (0.69ns)   --->   "%buff_x_load_42 = load i6 %buff_x_addr_42" [atax.cpp:33]   --->   Operation 240 'load' 'buff_x_load_42' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 241 [1/2] (0.69ns)   --->   "%buff_x_load_43 = load i6 %buff_x_addr_43" [atax.cpp:33]   --->   Operation 241 'load' 'buff_x_load_43' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 242 [1/1] (0.00ns)   --->   "%buff_x_addr_44 = getelementptr i32 %buff_x, i64 0, i64 44" [atax.cpp:33]   --->   Operation 242 'getelementptr' 'buff_x_addr_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 243 [2/2] (0.69ns)   --->   "%buff_x_load_44 = load i6 %buff_x_addr_44" [atax.cpp:33]   --->   Operation 243 'load' 'buff_x_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%buff_x_addr_45 = getelementptr i32 %buff_x, i64 0, i64 45" [atax.cpp:33]   --->   Operation 244 'getelementptr' 'buff_x_addr_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [2/2] (0.69ns)   --->   "%buff_x_load_45 = load i6 %buff_x_addr_45" [atax.cpp:33]   --->   Operation 245 'load' 'buff_x_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 0.69>
ST_26 : Operation 246 [1/2] (0.69ns)   --->   "%buff_x_load_44 = load i6 %buff_x_addr_44" [atax.cpp:33]   --->   Operation 246 'load' 'buff_x_load_44' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 247 [1/2] (0.69ns)   --->   "%buff_x_load_45 = load i6 %buff_x_addr_45" [atax.cpp:33]   --->   Operation 247 'load' 'buff_x_load_45' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 248 [1/1] (0.00ns)   --->   "%buff_x_addr_46 = getelementptr i32 %buff_x, i64 0, i64 46" [atax.cpp:33]   --->   Operation 248 'getelementptr' 'buff_x_addr_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 249 [2/2] (0.69ns)   --->   "%buff_x_load_46 = load i6 %buff_x_addr_46" [atax.cpp:33]   --->   Operation 249 'load' 'buff_x_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 250 [1/1] (0.00ns)   --->   "%buff_x_addr_47 = getelementptr i32 %buff_x, i64 0, i64 47" [atax.cpp:33]   --->   Operation 250 'getelementptr' 'buff_x_addr_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 251 [2/2] (0.69ns)   --->   "%buff_x_load_47 = load i6 %buff_x_addr_47" [atax.cpp:33]   --->   Operation 251 'load' 'buff_x_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 0.69>
ST_27 : Operation 252 [1/2] (0.69ns)   --->   "%buff_x_load_46 = load i6 %buff_x_addr_46" [atax.cpp:33]   --->   Operation 252 'load' 'buff_x_load_46' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 253 [1/2] (0.69ns)   --->   "%buff_x_load_47 = load i6 %buff_x_addr_47" [atax.cpp:33]   --->   Operation 253 'load' 'buff_x_load_47' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 254 [1/1] (0.00ns)   --->   "%buff_x_addr_48 = getelementptr i32 %buff_x, i64 0, i64 48" [atax.cpp:33]   --->   Operation 254 'getelementptr' 'buff_x_addr_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 255 [2/2] (0.69ns)   --->   "%buff_x_load_48 = load i6 %buff_x_addr_48" [atax.cpp:33]   --->   Operation 255 'load' 'buff_x_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 256 [1/1] (0.00ns)   --->   "%buff_x_addr_49 = getelementptr i32 %buff_x, i64 0, i64 49" [atax.cpp:33]   --->   Operation 256 'getelementptr' 'buff_x_addr_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 257 [2/2] (0.69ns)   --->   "%buff_x_load_49 = load i6 %buff_x_addr_49" [atax.cpp:33]   --->   Operation 257 'load' 'buff_x_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 0.69>
ST_28 : Operation 258 [1/2] (0.69ns)   --->   "%buff_x_load_48 = load i6 %buff_x_addr_48" [atax.cpp:33]   --->   Operation 258 'load' 'buff_x_load_48' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 259 [1/2] (0.69ns)   --->   "%buff_x_load_49 = load i6 %buff_x_addr_49" [atax.cpp:33]   --->   Operation 259 'load' 'buff_x_load_49' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%buff_x_addr_50 = getelementptr i32 %buff_x, i64 0, i64 50" [atax.cpp:33]   --->   Operation 260 'getelementptr' 'buff_x_addr_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [2/2] (0.69ns)   --->   "%buff_x_load_50 = load i6 %buff_x_addr_50" [atax.cpp:33]   --->   Operation 261 'load' 'buff_x_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%buff_x_addr_51 = getelementptr i32 %buff_x, i64 0, i64 51" [atax.cpp:33]   --->   Operation 262 'getelementptr' 'buff_x_addr_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [2/2] (0.69ns)   --->   "%buff_x_load_51 = load i6 %buff_x_addr_51" [atax.cpp:33]   --->   Operation 263 'load' 'buff_x_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 0.69>
ST_29 : Operation 264 [1/2] (0.69ns)   --->   "%buff_x_load_50 = load i6 %buff_x_addr_50" [atax.cpp:33]   --->   Operation 264 'load' 'buff_x_load_50' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 265 [1/2] (0.69ns)   --->   "%buff_x_load_51 = load i6 %buff_x_addr_51" [atax.cpp:33]   --->   Operation 265 'load' 'buff_x_load_51' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%buff_x_addr_52 = getelementptr i32 %buff_x, i64 0, i64 52" [atax.cpp:33]   --->   Operation 266 'getelementptr' 'buff_x_addr_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 267 [2/2] (0.69ns)   --->   "%buff_x_load_52 = load i6 %buff_x_addr_52" [atax.cpp:33]   --->   Operation 267 'load' 'buff_x_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 268 [1/1] (0.00ns)   --->   "%buff_x_addr_53 = getelementptr i32 %buff_x, i64 0, i64 53" [atax.cpp:33]   --->   Operation 268 'getelementptr' 'buff_x_addr_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 269 [2/2] (0.69ns)   --->   "%buff_x_load_53 = load i6 %buff_x_addr_53" [atax.cpp:33]   --->   Operation 269 'load' 'buff_x_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 0.69>
ST_30 : Operation 270 [1/2] (0.69ns)   --->   "%buff_x_load_52 = load i6 %buff_x_addr_52" [atax.cpp:33]   --->   Operation 270 'load' 'buff_x_load_52' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 271 [1/2] (0.69ns)   --->   "%buff_x_load_53 = load i6 %buff_x_addr_53" [atax.cpp:33]   --->   Operation 271 'load' 'buff_x_load_53' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%buff_x_addr_54 = getelementptr i32 %buff_x, i64 0, i64 54" [atax.cpp:33]   --->   Operation 272 'getelementptr' 'buff_x_addr_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 273 [2/2] (0.69ns)   --->   "%buff_x_load_54 = load i6 %buff_x_addr_54" [atax.cpp:33]   --->   Operation 273 'load' 'buff_x_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%buff_x_addr_55 = getelementptr i32 %buff_x, i64 0, i64 55" [atax.cpp:33]   --->   Operation 274 'getelementptr' 'buff_x_addr_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 275 [2/2] (0.69ns)   --->   "%buff_x_load_55 = load i6 %buff_x_addr_55" [atax.cpp:33]   --->   Operation 275 'load' 'buff_x_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 0.69>
ST_31 : Operation 276 [1/2] (0.69ns)   --->   "%buff_x_load_54 = load i6 %buff_x_addr_54" [atax.cpp:33]   --->   Operation 276 'load' 'buff_x_load_54' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 277 [1/2] (0.69ns)   --->   "%buff_x_load_55 = load i6 %buff_x_addr_55" [atax.cpp:33]   --->   Operation 277 'load' 'buff_x_load_55' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 278 [1/1] (0.00ns)   --->   "%buff_x_addr_56 = getelementptr i32 %buff_x, i64 0, i64 56" [atax.cpp:33]   --->   Operation 278 'getelementptr' 'buff_x_addr_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 279 [2/2] (0.69ns)   --->   "%buff_x_load_56 = load i6 %buff_x_addr_56" [atax.cpp:33]   --->   Operation 279 'load' 'buff_x_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 280 [1/1] (0.00ns)   --->   "%buff_x_addr_57 = getelementptr i32 %buff_x, i64 0, i64 57" [atax.cpp:33]   --->   Operation 280 'getelementptr' 'buff_x_addr_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 281 [2/2] (0.69ns)   --->   "%buff_x_load_57 = load i6 %buff_x_addr_57" [atax.cpp:33]   --->   Operation 281 'load' 'buff_x_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 0.69>
ST_32 : Operation 282 [1/2] (0.69ns)   --->   "%buff_x_load_56 = load i6 %buff_x_addr_56" [atax.cpp:33]   --->   Operation 282 'load' 'buff_x_load_56' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 283 [1/2] (0.69ns)   --->   "%buff_x_load_57 = load i6 %buff_x_addr_57" [atax.cpp:33]   --->   Operation 283 'load' 'buff_x_load_57' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%buff_x_addr_58 = getelementptr i32 %buff_x, i64 0, i64 58" [atax.cpp:33]   --->   Operation 284 'getelementptr' 'buff_x_addr_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [2/2] (0.69ns)   --->   "%buff_x_load_58 = load i6 %buff_x_addr_58" [atax.cpp:33]   --->   Operation 285 'load' 'buff_x_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 286 [1/1] (0.00ns)   --->   "%buff_x_addr_59 = getelementptr i32 %buff_x, i64 0, i64 59" [atax.cpp:33]   --->   Operation 286 'getelementptr' 'buff_x_addr_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 287 [2/2] (0.69ns)   --->   "%buff_x_load_59 = load i6 %buff_x_addr_59" [atax.cpp:33]   --->   Operation 287 'load' 'buff_x_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 0.69>
ST_33 : Operation 288 [1/2] (0.69ns)   --->   "%buff_x_load_58 = load i6 %buff_x_addr_58" [atax.cpp:33]   --->   Operation 288 'load' 'buff_x_load_58' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 289 [1/2] (0.69ns)   --->   "%buff_x_load_59 = load i6 %buff_x_addr_59" [atax.cpp:33]   --->   Operation 289 'load' 'buff_x_load_59' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 290 [1/1] (0.00ns)   --->   "%buff_x_addr_60 = getelementptr i32 %buff_x, i64 0, i64 60" [atax.cpp:33]   --->   Operation 290 'getelementptr' 'buff_x_addr_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 291 [2/2] (0.69ns)   --->   "%buff_x_load_60 = load i6 %buff_x_addr_60" [atax.cpp:33]   --->   Operation 291 'load' 'buff_x_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 292 [1/1] (0.00ns)   --->   "%buff_x_addr_61 = getelementptr i32 %buff_x, i64 0, i64 61" [atax.cpp:33]   --->   Operation 292 'getelementptr' 'buff_x_addr_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 293 [2/2] (0.69ns)   --->   "%buff_x_load_61 = load i6 %buff_x_addr_61" [atax.cpp:33]   --->   Operation 293 'load' 'buff_x_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 0.69>
ST_34 : Operation 294 [1/2] (0.69ns)   --->   "%buff_x_load_60 = load i6 %buff_x_addr_60" [atax.cpp:33]   --->   Operation 294 'load' 'buff_x_load_60' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 295 [1/2] (0.69ns)   --->   "%buff_x_load_61 = load i6 %buff_x_addr_61" [atax.cpp:33]   --->   Operation 295 'load' 'buff_x_load_61' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 296 [1/1] (0.00ns)   --->   "%buff_x_addr_62 = getelementptr i32 %buff_x, i64 0, i64 62" [atax.cpp:33]   --->   Operation 296 'getelementptr' 'buff_x_addr_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 297 [2/2] (0.69ns)   --->   "%buff_x_load_62 = load i6 %buff_x_addr_62" [atax.cpp:33]   --->   Operation 297 'load' 'buff_x_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%buff_x_addr_63 = getelementptr i32 %buff_x, i64 0, i64 63" [atax.cpp:33]   --->   Operation 298 'getelementptr' 'buff_x_addr_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 299 [2/2] (0.69ns)   --->   "%buff_x_load_63 = load i6 %buff_x_addr_63" [atax.cpp:33]   --->   Operation 299 'load' 'buff_x_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 0.69>
ST_35 : Operation 300 [1/2] (0.69ns)   --->   "%buff_x_load_62 = load i6 %buff_x_addr_62" [atax.cpp:33]   --->   Operation 300 'load' 'buff_x_load_62' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 301 [1/2] (0.69ns)   --->   "%buff_x_load_63 = load i6 %buff_x_addr_63" [atax.cpp:33]   --->   Operation 301 'load' 'buff_x_load_63' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 302 [2/2] (0.00ns)   --->   "%call_ln33 = call void @atax_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63" [atax.cpp:33]   --->   Operation 302 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 303 [1/2] (0.00ns)   --->   "%call_ln33 = call void @atax_Pipeline_lp1, i32 %tmp1, i32 %buff_A_0, i32 %buff_x_load, i32 %buff_A_1, i32 %buff_x_load_1, i32 %buff_A_2, i32 %buff_x_load_2, i32 %buff_A_3, i32 %buff_x_load_3, i32 %buff_A_4, i32 %buff_x_load_4, i32 %buff_A_5, i32 %buff_x_load_5, i32 %buff_A_6, i32 %buff_x_load_6, i32 %buff_A_7, i32 %buff_x_load_7, i32 %buff_A_8, i32 %buff_x_load_8, i32 %buff_A_9, i32 %buff_x_load_9, i32 %buff_A_10, i32 %buff_x_load_10, i32 %buff_A_11, i32 %buff_x_load_11, i32 %buff_A_12, i32 %buff_x_load_12, i32 %buff_A_13, i32 %buff_x_load_13, i32 %buff_A_14, i32 %buff_x_load_14, i32 %buff_A_15, i32 %buff_x_load_15, i32 %buff_A_16, i32 %buff_x_load_16, i32 %buff_A_17, i32 %buff_x_load_17, i32 %buff_A_18, i32 %buff_x_load_18, i32 %buff_A_19, i32 %buff_x_load_19, i32 %buff_A_20, i32 %buff_x_load_20, i32 %buff_A_21, i32 %buff_x_load_21, i32 %buff_A_22, i32 %buff_x_load_22, i32 %buff_A_23, i32 %buff_x_load_23, i32 %buff_A_24, i32 %buff_x_load_24, i32 %buff_A_25, i32 %buff_x_load_25, i32 %buff_A_26, i32 %buff_x_load_26, i32 %buff_A_27, i32 %buff_x_load_27, i32 %buff_A_28, i32 %buff_x_load_28, i32 %buff_A_29, i32 %buff_x_load_29, i32 %buff_A_30, i32 %buff_x_load_30, i32 %buff_A_31, i32 %buff_x_load_31, i32 %buff_A_32, i32 %buff_x_load_32, i32 %buff_A_33, i32 %buff_x_load_33, i32 %buff_A_34, i32 %buff_x_load_34, i32 %buff_A_35, i32 %buff_x_load_35, i32 %buff_A_36, i32 %buff_x_load_36, i32 %buff_A_37, i32 %buff_x_load_37, i32 %buff_A_38, i32 %buff_x_load_38, i32 %buff_A_39, i32 %buff_x_load_39, i32 %buff_A_40, i32 %buff_x_load_40, i32 %buff_A_41, i32 %buff_x_load_41, i32 %buff_A_42, i32 %buff_x_load_42, i32 %buff_A_43, i32 %buff_x_load_43, i32 %buff_A_44, i32 %buff_x_load_44, i32 %buff_A_45, i32 %buff_x_load_45, i32 %buff_A_46, i32 %buff_x_load_46, i32 %buff_A_47, i32 %buff_x_load_47, i32 %buff_A_48, i32 %buff_x_load_48, i32 %buff_A_49, i32 %buff_x_load_49, i32 %buff_A_50, i32 %buff_x_load_50, i32 %buff_A_51, i32 %buff_x_load_51, i32 %buff_A_52, i32 %buff_x_load_52, i32 %buff_A_53, i32 %buff_x_load_53, i32 %buff_A_54, i32 %buff_x_load_54, i32 %buff_A_55, i32 %buff_x_load_55, i32 %buff_A_56, i32 %buff_x_load_56, i32 %buff_A_57, i32 %buff_x_load_57, i32 %buff_A_58, i32 %buff_x_load_58, i32 %buff_A_59, i32 %buff_x_load_59, i32 %buff_A_60, i32 %buff_x_load_60, i32 %buff_A_61, i32 %buff_x_load_61, i32 %buff_A_62, i32 %buff_x_load_62, i32 %buff_A_63, i32 %buff_x_load_63" [atax.cpp:33]   --->   Operation 303 'call' 'call_ln33' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 304 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63"   --->   Operation 304 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 305 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lp3, i32 %buff_y_out, i32 %tmp1, i32 %buff_A_0, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_A_4, i32 %buff_A_5, i32 %buff_A_6, i32 %buff_A_7, i32 %buff_A_8, i32 %buff_A_9, i32 %buff_A_10, i32 %buff_A_11, i32 %buff_A_12, i32 %buff_A_13, i32 %buff_A_14, i32 %buff_A_15, i32 %buff_A_16, i32 %buff_A_17, i32 %buff_A_18, i32 %buff_A_19, i32 %buff_A_20, i32 %buff_A_21, i32 %buff_A_22, i32 %buff_A_23, i32 %buff_A_24, i32 %buff_A_25, i32 %buff_A_26, i32 %buff_A_27, i32 %buff_A_28, i32 %buff_A_29, i32 %buff_A_30, i32 %buff_A_31, i32 %buff_A_32, i32 %buff_A_33, i32 %buff_A_34, i32 %buff_A_35, i32 %buff_A_36, i32 %buff_A_37, i32 %buff_A_38, i32 %buff_A_39, i32 %buff_A_40, i32 %buff_A_41, i32 %buff_A_42, i32 %buff_A_43, i32 %buff_A_44, i32 %buff_A_45, i32 %buff_A_46, i32 %buff_A_47, i32 %buff_A_48, i32 %buff_A_49, i32 %buff_A_50, i32 %buff_A_51, i32 %buff_A_52, i32 %buff_A_53, i32 %buff_A_54, i32 %buff_A_55, i32 %buff_A_56, i32 %buff_A_57, i32 %buff_A_58, i32 %buff_A_59, i32 %buff_A_60, i32 %buff_A_61, i32 %buff_A_62, i32 %buff_A_63"   --->   Operation 305 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 306 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out"   --->   Operation 306 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 307 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [atax.cpp:14]   --->   Operation 307 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 308 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 308 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 309 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 309 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 310 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 310 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 311 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 311 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 312 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 312 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 313 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out"   --->   Operation 313 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 314 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %y_out"   --->   Operation 314 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 315 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [atax.cpp:46]   --->   Operation 315 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('buff_x_addr', atax.cpp:33) [79]  (0 ns)
	'load' operation ('buff_x_load', atax.cpp:33) on array 'buff_x', atax.cpp:18 [80]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load', atax.cpp:33) on array 'buff_x', atax.cpp:18 [80]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_2', atax.cpp:33) on array 'buff_x', atax.cpp:18 [84]  (0.699 ns)

 <State 6>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_4', atax.cpp:33) on array 'buff_x', atax.cpp:18 [88]  (0.699 ns)

 <State 7>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_6', atax.cpp:33) on array 'buff_x', atax.cpp:18 [92]  (0.699 ns)

 <State 8>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_8', atax.cpp:33) on array 'buff_x', atax.cpp:18 [96]  (0.699 ns)

 <State 9>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_10', atax.cpp:33) on array 'buff_x', atax.cpp:18 [100]  (0.699 ns)

 <State 10>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_12', atax.cpp:33) on array 'buff_x', atax.cpp:18 [104]  (0.699 ns)

 <State 11>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_14', atax.cpp:33) on array 'buff_x', atax.cpp:18 [108]  (0.699 ns)

 <State 12>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_16', atax.cpp:33) on array 'buff_x', atax.cpp:18 [112]  (0.699 ns)

 <State 13>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_18', atax.cpp:33) on array 'buff_x', atax.cpp:18 [116]  (0.699 ns)

 <State 14>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_20', atax.cpp:33) on array 'buff_x', atax.cpp:18 [120]  (0.699 ns)

 <State 15>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_22', atax.cpp:33) on array 'buff_x', atax.cpp:18 [124]  (0.699 ns)

 <State 16>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_24', atax.cpp:33) on array 'buff_x', atax.cpp:18 [128]  (0.699 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_26', atax.cpp:33) on array 'buff_x', atax.cpp:18 [132]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_28', atax.cpp:33) on array 'buff_x', atax.cpp:18 [136]  (0.699 ns)

 <State 19>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_30', atax.cpp:33) on array 'buff_x', atax.cpp:18 [140]  (0.699 ns)

 <State 20>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_32', atax.cpp:33) on array 'buff_x', atax.cpp:18 [144]  (0.699 ns)

 <State 21>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_34', atax.cpp:33) on array 'buff_x', atax.cpp:18 [148]  (0.699 ns)

 <State 22>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_36', atax.cpp:33) on array 'buff_x', atax.cpp:18 [152]  (0.699 ns)

 <State 23>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_38', atax.cpp:33) on array 'buff_x', atax.cpp:18 [156]  (0.699 ns)

 <State 24>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_40', atax.cpp:33) on array 'buff_x', atax.cpp:18 [160]  (0.699 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_42', atax.cpp:33) on array 'buff_x', atax.cpp:18 [164]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_44', atax.cpp:33) on array 'buff_x', atax.cpp:18 [168]  (0.699 ns)

 <State 27>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_46', atax.cpp:33) on array 'buff_x', atax.cpp:18 [172]  (0.699 ns)

 <State 28>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_48', atax.cpp:33) on array 'buff_x', atax.cpp:18 [176]  (0.699 ns)

 <State 29>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_50', atax.cpp:33) on array 'buff_x', atax.cpp:18 [180]  (0.699 ns)

 <State 30>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_52', atax.cpp:33) on array 'buff_x', atax.cpp:18 [184]  (0.699 ns)

 <State 31>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_54', atax.cpp:33) on array 'buff_x', atax.cpp:18 [188]  (0.699 ns)

 <State 32>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_56', atax.cpp:33) on array 'buff_x', atax.cpp:18 [192]  (0.699 ns)

 <State 33>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_58', atax.cpp:33) on array 'buff_x', atax.cpp:18 [196]  (0.699 ns)

 <State 34>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_60', atax.cpp:33) on array 'buff_x', atax.cpp:18 [200]  (0.699 ns)

 <State 35>: 0.699ns
The critical path consists of the following:
	'load' operation ('buff_x_load_62', atax.cpp:33) on array 'buff_x', atax.cpp:18 [204]  (0.699 ns)

 <State 36>: 0ns
The critical path consists of the following:

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0ns
The critical path consists of the following:

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
