

================================================================
== Vitis HLS Report for 'conv1_Pipeline_RELU7'
================================================================
* Date:           Sat Nov  4 18:07:10 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.049 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  5.120 us|  5.120 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      510|      510|         2|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%bw_3 = alloca i32 1"   --->   Operation 5 'alloca' 'bw_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln140_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln140"   --->   Operation 6 'read' 'sext_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln137_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sext_ln137"   --->   Operation 7 'read' 'sext_ln137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_301_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_301"   --->   Operation 8 'read' 'tmp_301_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln140_cast = sext i14 %sext_ln140_read"   --->   Operation 9 'sext' 'sext_ln140_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln137_cast = sext i14 %sext_ln137_read"   --->   Operation 10 'sext' 'sext_ln137_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_3"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i1099"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 13 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln137 = icmp_eq  i8 %bw, i8 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 14 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln137 = add i8 %bw, i8 1" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 15 'add' 'add_ln137' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %icmp_ln137, void %for.body8.1.i1099.split, void %for.end.1.i.exitStub" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 16 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i8 %bw" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 17 'trunc' 'trunc_ln137' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_301_read, i7 %trunc_ln137" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i14 %tmp_s" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 19 'zext' 'zext_ln140' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i64 0, i64 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 20 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6 = getelementptr i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln140" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 21 'getelementptr' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw, i32 7" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 23 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 24 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8' <Predicate = (!icmp_ln137)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.04>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln138 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_21" [src/conv1.cpp:138->src/conv1.cpp:63]   --->   Operation 25 'specpipeline' 'specpipeline_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln137 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 27 'specloopname' 'specloopname_ln137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 28 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8 = load i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 29 'load' 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%tmp_126 = mux i16 @_ssdm_op_Mux.ap_auto.2i16.i1, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7, i16 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_8, i1 %tmp" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 30 'mux' 'tmp_126' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i16 %tmp_126" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 31 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.85ns)   --->   "%value = add i16 %tmp_126, i16 %sext_ln137_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 32 'add' 'value' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.84ns)   --->   "%add_ln140_1 = add i15 %trunc_ln140, i15 %sext_ln140_cast" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 33 'add' 'add_ln140_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %value, i32 15" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 34 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.29ns)   --->   "%value_1 = select i1 %tmp_113, i15 0, i15 %add_ln140_1" [src/conv1.cpp:142->src/conv1.cpp:63]   --->   Operation 35 'select' 'value_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i15 %value_1" [src/conv1.cpp:140->src/conv1.cpp:63]   --->   Operation 36 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %tmp, void %V32.i.i.i43.1.i.case.0, void %V32.i.i.i43.1.i.case.1" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 37 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 38 'store' 'store_ln146' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.1.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 39 'br' 'br_ln146' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln146 = store i16 %zext_ln140_1, i14 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 40 'store' 'store_ln146' <Predicate = (tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 15360> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln146 = br void %V32.i.i.i43.1.i.exit" [src/conv1.cpp:146->src/conv1.cpp:63]   --->   Operation 41 'br' 'br_ln146' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln137 = store i8 %add_ln137, i8 %bw_3" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 42 'store' 'store_ln137' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln137 = br void %for.body8.1.i1099" [src/conv1.cpp:137->src/conv1.cpp:63]   --->   Operation 43 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.237ns
The critical path consists of the following:
	'alloca' operation ('bw') [6]  (0.000 ns)
	'load' operation ('bw', src/conv1.cpp:137->src/conv1.cpp:63) on local variable 'bw' [15]  (0.000 ns)
	'getelementptr' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5', src/conv1.cpp:140->src/conv1.cpp:63) [26]  (0.000 ns)
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7', src/conv1.cpp:140->src/conv1.cpp:63) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [29]  (1.237 ns)

 <State 2>: 4.049ns
The critical path consists of the following:
	'load' operation ('conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7', src/conv1.cpp:140->src/conv1.cpp:63) on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1' [29]  (1.237 ns)
	'mux' operation ('tmp_126', src/conv1.cpp:140->src/conv1.cpp:63) [31]  (0.427 ns)
	'add' operation ('value', src/conv1.cpp:140->src/conv1.cpp:63) [33]  (0.853 ns)
	'select' operation ('value', src/conv1.cpp:142->src/conv1.cpp:63) [36]  (0.294 ns)
	'store' operation ('store_ln146', src/conv1.cpp:146->src/conv1.cpp:63) of variable 'zext_ln140_1', src/conv1.cpp:140->src/conv1.cpp:63 on array 'conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2' [43]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
