// Seed: 452101651
module module_0 (
    input  tri  id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri1 id_3
);
  id_5 :
  assert property (@(id_0) -1) id_5 <= -1'b0;
  assign module_1.id_3 = 0;
  logic id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd22,
    parameter id_16 = 32'd65,
    parameter id_3  = 32'd8
) (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wor _id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8,
    output supply1 id_9,
    input wor id_10,
    output tri id_11,
    output tri0 id_12,
    input uwire _id_13
);
  logic id_15;
  byte  _id_16 = "";
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_2
  );
  logic id_17[id_13 : id_16];
  ;
  wire id_18;
  tri  id_19, id_20 = -1;
  logic id_21 = id_4 && (id_17), id_22 = -1'b0;
  localparam id_23 = "" - 1;
  wire [id_3 : -1] id_24;
endmodule
