module Storage_8bit (
    input wire CLK,
    input wire EN_work,
    input wire EN_setalarm,
    input wire hour_or_min,
    input wire [3:0] set0,
    input wire [3:0] set1,
    output reg [3:0] out0,
    output reg [3:0] out1
);

always @(posedge CLK) begin
    if (EN_work == 1'b1 && EN_setalarm == 1'b0 && hour_or_min == 1'b0) begin
        out0 <= set0;
        out1 <= set1;
    end
end

endmodule

