#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x284a250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2854110 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x283a270 .functor NOT 1, L_0x2890410, C4<0>, C4<0>, C4<0>;
L_0x2890120 .functor XOR 2, L_0x288ff30, L_0x2890080, C4<00>, C4<00>;
L_0x2890300 .functor XOR 2, L_0x2890120, L_0x2890230, C4<00>, C4<00>;
v0x288dc70_0 .net *"_ivl_10", 1 0, L_0x2890230;  1 drivers
v0x288dd70_0 .net *"_ivl_12", 1 0, L_0x2890300;  1 drivers
v0x288de50_0 .net *"_ivl_2", 1 0, L_0x288fe70;  1 drivers
v0x288df10_0 .net *"_ivl_4", 1 0, L_0x288ff30;  1 drivers
v0x288dff0_0 .net *"_ivl_6", 1 0, L_0x2890080;  1 drivers
v0x288e120_0 .net *"_ivl_8", 1 0, L_0x2890120;  1 drivers
v0x288e200_0 .net "a", 0 0, v0x288ca40_0;  1 drivers
v0x288e2a0_0 .net "b", 0 0, v0x288cae0_0;  1 drivers
v0x288e340_0 .net "c", 0 0, v0x288cb80_0;  1 drivers
v0x288e470_0 .var "clk", 0 0;
v0x288e510_0 .net "d", 0 0, v0x288ccc0_0;  1 drivers
v0x288e5b0_0 .net "out_pos_dut", 0 0, v0x288d800_0;  1 drivers
v0x288e650_0 .net "out_pos_ref", 0 0, L_0x288fcc0;  1 drivers
v0x288e6f0_0 .net "out_sop_dut", 0 0, v0x288d8f0_0;  1 drivers
v0x288e790_0 .net "out_sop_ref", 0 0, L_0x2866e30;  1 drivers
v0x288e860_0 .var/2u "stats1", 223 0;
v0x288e900_0 .var/2u "strobe", 0 0;
v0x288eab0_0 .net "tb_match", 0 0, L_0x2890410;  1 drivers
v0x288eb80_0 .net "tb_mismatch", 0 0, L_0x283a270;  1 drivers
v0x288ec20_0 .net "wavedrom_enable", 0 0, v0x288cf90_0;  1 drivers
v0x288ecf0_0 .net "wavedrom_title", 511 0, v0x288d030_0;  1 drivers
L_0x288fe70 .concat [ 1 1 0 0], L_0x288fcc0, L_0x2866e30;
L_0x288ff30 .concat [ 1 1 0 0], L_0x288fcc0, L_0x2866e30;
L_0x2890080 .concat [ 1 1 0 0], v0x288d800_0, v0x288d8f0_0;
L_0x2890230 .concat [ 1 1 0 0], L_0x288fcc0, L_0x2866e30;
L_0x2890410 .cmp/eeq 2, L_0x288fe70, L_0x2890300;
S_0x28542a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2854110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x283a650 .functor AND 1, v0x288cb80_0, v0x288ccc0_0, C4<1>, C4<1>;
L_0x283aa30 .functor NOT 1, v0x288ca40_0, C4<0>, C4<0>, C4<0>;
L_0x283ae10 .functor NOT 1, v0x288cae0_0, C4<0>, C4<0>, C4<0>;
L_0x283b090 .functor AND 1, L_0x283aa30, L_0x283ae10, C4<1>, C4<1>;
L_0x2854df0 .functor AND 1, L_0x283b090, v0x288cb80_0, C4<1>, C4<1>;
L_0x2866e30 .functor OR 1, L_0x283a650, L_0x2854df0, C4<0>, C4<0>;
L_0x288f140 .functor NOT 1, v0x288cae0_0, C4<0>, C4<0>, C4<0>;
L_0x288f1b0 .functor OR 1, L_0x288f140, v0x288ccc0_0, C4<0>, C4<0>;
L_0x288f2c0 .functor AND 1, v0x288cb80_0, L_0x288f1b0, C4<1>, C4<1>;
L_0x288f380 .functor NOT 1, v0x288ca40_0, C4<0>, C4<0>, C4<0>;
L_0x288f450 .functor OR 1, L_0x288f380, v0x288cae0_0, C4<0>, C4<0>;
L_0x288f4c0 .functor AND 1, L_0x288f2c0, L_0x288f450, C4<1>, C4<1>;
L_0x288f640 .functor NOT 1, v0x288cae0_0, C4<0>, C4<0>, C4<0>;
L_0x288f6b0 .functor OR 1, L_0x288f640, v0x288ccc0_0, C4<0>, C4<0>;
L_0x288f5d0 .functor AND 1, v0x288cb80_0, L_0x288f6b0, C4<1>, C4<1>;
L_0x288f840 .functor NOT 1, v0x288ca40_0, C4<0>, C4<0>, C4<0>;
L_0x288f940 .functor OR 1, L_0x288f840, v0x288ccc0_0, C4<0>, C4<0>;
L_0x288fa00 .functor AND 1, L_0x288f5d0, L_0x288f940, C4<1>, C4<1>;
L_0x288fbb0 .functor XNOR 1, L_0x288f4c0, L_0x288fa00, C4<0>, C4<0>;
v0x2839ba0_0 .net *"_ivl_0", 0 0, L_0x283a650;  1 drivers
v0x2839fa0_0 .net *"_ivl_12", 0 0, L_0x288f140;  1 drivers
v0x283a380_0 .net *"_ivl_14", 0 0, L_0x288f1b0;  1 drivers
v0x283a760_0 .net *"_ivl_16", 0 0, L_0x288f2c0;  1 drivers
v0x283ab40_0 .net *"_ivl_18", 0 0, L_0x288f380;  1 drivers
v0x283af20_0 .net *"_ivl_2", 0 0, L_0x283aa30;  1 drivers
v0x283b1a0_0 .net *"_ivl_20", 0 0, L_0x288f450;  1 drivers
v0x288afb0_0 .net *"_ivl_24", 0 0, L_0x288f640;  1 drivers
v0x288b090_0 .net *"_ivl_26", 0 0, L_0x288f6b0;  1 drivers
v0x288b170_0 .net *"_ivl_28", 0 0, L_0x288f5d0;  1 drivers
v0x288b250_0 .net *"_ivl_30", 0 0, L_0x288f840;  1 drivers
v0x288b330_0 .net *"_ivl_32", 0 0, L_0x288f940;  1 drivers
v0x288b410_0 .net *"_ivl_36", 0 0, L_0x288fbb0;  1 drivers
L_0x7f83b50bf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x288b4d0_0 .net *"_ivl_38", 0 0, L_0x7f83b50bf018;  1 drivers
v0x288b5b0_0 .net *"_ivl_4", 0 0, L_0x283ae10;  1 drivers
v0x288b690_0 .net *"_ivl_6", 0 0, L_0x283b090;  1 drivers
v0x288b770_0 .net *"_ivl_8", 0 0, L_0x2854df0;  1 drivers
v0x288b850_0 .net "a", 0 0, v0x288ca40_0;  alias, 1 drivers
v0x288b910_0 .net "b", 0 0, v0x288cae0_0;  alias, 1 drivers
v0x288b9d0_0 .net "c", 0 0, v0x288cb80_0;  alias, 1 drivers
v0x288ba90_0 .net "d", 0 0, v0x288ccc0_0;  alias, 1 drivers
v0x288bb50_0 .net "out_pos", 0 0, L_0x288fcc0;  alias, 1 drivers
v0x288bc10_0 .net "out_sop", 0 0, L_0x2866e30;  alias, 1 drivers
v0x288bcd0_0 .net "pos0", 0 0, L_0x288f4c0;  1 drivers
v0x288bd90_0 .net "pos1", 0 0, L_0x288fa00;  1 drivers
L_0x288fcc0 .functor MUXZ 1, L_0x7f83b50bf018, L_0x288f4c0, L_0x288fbb0, C4<>;
S_0x288bf10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2854110;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x288ca40_0 .var "a", 0 0;
v0x288cae0_0 .var "b", 0 0;
v0x288cb80_0 .var "c", 0 0;
v0x288cc20_0 .net "clk", 0 0, v0x288e470_0;  1 drivers
v0x288ccc0_0 .var "d", 0 0;
v0x288cdb0_0 .var/2u "fail", 0 0;
v0x288ce50_0 .var/2u "fail1", 0 0;
v0x288cef0_0 .net "tb_match", 0 0, L_0x2890410;  alias, 1 drivers
v0x288cf90_0 .var "wavedrom_enable", 0 0;
v0x288d030_0 .var "wavedrom_title", 511 0;
E_0x2848970/0 .event negedge, v0x288cc20_0;
E_0x2848970/1 .event posedge, v0x288cc20_0;
E_0x2848970 .event/or E_0x2848970/0, E_0x2848970/1;
S_0x288c240 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x288bf10;
 .timescale -12 -12;
v0x288c480_0 .var/2s "i", 31 0;
E_0x2848810 .event posedge, v0x288cc20_0;
S_0x288c580 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x288bf10;
 .timescale -12 -12;
v0x288c780_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x288c860 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x288bf10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x288d210 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2854110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
v0x288d400_0 .net "a", 0 0, v0x288ca40_0;  alias, 1 drivers
v0x288d510_0 .net "b", 0 0, v0x288cae0_0;  alias, 1 drivers
v0x288d620_0 .net "c", 0 0, v0x288cb80_0;  alias, 1 drivers
v0x288d710_0 .net "d", 0 0, v0x288ccc0_0;  alias, 1 drivers
v0x288d800_0 .var "out_pos", 0 0;
v0x288d8f0_0 .var "out_sop", 0 0;
E_0x286d2e0 .event anyedge, v0x288b850_0, v0x288b910_0, v0x288b9d0_0, v0x288ba90_0;
S_0x288da50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2854110;
 .timescale -12 -12;
E_0x282f9f0 .event anyedge, v0x288e900_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x288e900_0;
    %nor/r;
    %assign/vec4 v0x288e900_0, 0;
    %wait E_0x282f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x288bf10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288cdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288ce50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x288bf10;
T_4 ;
    %wait E_0x2848970;
    %load/vec4 v0x288cef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288cdb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x288bf10;
T_5 ;
    %wait E_0x2848810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %wait E_0x2848810;
    %load/vec4 v0x288cdb0_0;
    %store/vec4 v0x288ce50_0, 0, 1;
    %fork t_1, S_0x288c240;
    %jmp t_0;
    .scope S_0x288c240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x288c480_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x288c480_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2848810;
    %load/vec4 v0x288c480_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288c480_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x288c480_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x288bf10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2848970;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x288ccc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cb80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x288cae0_0, 0;
    %assign/vec4 v0x288ca40_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x288cdb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x288ce50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x288d210;
T_6 ;
    %wait E_0x286d2e0;
    %load/vec4 v0x288d400_0;
    %load/vec4 v0x288d510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x288d620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x288d710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.12 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.13 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.14 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d8f0_0, 0, 1;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %load/vec4 v0x288d400_0;
    %load/vec4 v0x288d510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x288d620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x288d710_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %jmp T_6.34;
T_6.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.32 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.33 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x288d800_0, 0, 1;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2854110;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288e470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x288e900_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x2854110;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x288e470_0;
    %inv;
    %store/vec4 v0x288e470_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x2854110;
T_9 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x288cc20_0, v0x288eb80_0, v0x288e200_0, v0x288e2a0_0, v0x288e340_0, v0x288e510_0, v0x288e790_0, v0x288e6f0_0, v0x288e650_0, v0x288e5b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x2854110;
T_10 ;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_10.1 ;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_10.3 ;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x288e860_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x2854110;
T_11 ;
    %wait E_0x2848970;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288e860_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
    %load/vec4 v0x288eab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x288e860_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x288e790_0;
    %load/vec4 v0x288e790_0;
    %load/vec4 v0x288e6f0_0;
    %xor;
    %load/vec4 v0x288e790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x288e650_0;
    %load/vec4 v0x288e650_0;
    %load/vec4 v0x288e5b0_0;
    %xor;
    %load/vec4 v0x288e650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x288e860_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x288e860_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter4/response3/top_module.sv";
