{
  "design": {
    "design_info": {
      "boundary_crc": "0x5A1F22005A1F22",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../project_1.gen/sources_1/bd/Schema",
      "name": "Schema",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "sumator_complet_1bit_0": "",
      "sumator_complet_1bit_1": "",
      "sumator_complet_1bit_2": "",
      "sumator_complet_1bit_3": "",
      "sumator_complet_1bit_4": "",
      "sumator_complet_1bit_5": "",
      "sumator_complet_1bit_6": "",
      "sumator_complet_1bit_7": "",
      "sumator_complet_1bit_8": "",
      "sumator_complet_1bit_9": "",
      "sumator_complet_1bit_10": "",
      "sumator_complet_1bit_11": "",
      "sumator_complet_1bit_12": "",
      "sumator_complet_1bit_13": "",
      "sumator_complet_1bit_14": "",
      "sumator_complet_1bit_15": "",
      "UAT_0": "",
      "UAT_1": "",
      "UAT_2": "",
      "UAT_3": "",
      "Convertor2_32_0": "",
      "GUAT_0": "",
      "Convertor16_1_0": "",
      "Convertor4_1_0": "",
      "Convertor4_1_1": "",
      "Convertor4_1_2": "",
      "Convertor4_1_3": "",
      "Convertor4_1_4": "",
      "Convertor4_1_5": "",
      "Convertor4_1_6": "",
      "Convertor4_1_7": "",
      "Convertor4_1_8": "",
      "Convertor4_1_9": "",
      "Convertor1_4_0": "",
      "EliminareBit_0": "",
      "EliminareBit_1": "",
      "EliminareBit_2": "",
      "EliminareBit_3": ""
    },
    "ports": {
      "a_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "b_0": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "cin_0": {
        "direction": "I"
      },
      "GUAT_G_0": {
        "direction": "O"
      },
      "GUAT_P_0": {
        "direction": "O"
      },
      "o4_0": {
        "direction": "O"
      },
      "a_1": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "sumator_complet_1bit_0": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_0_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_0_0\\Schema_sumator_complet_1bit_0_0.xci",
        "inst_hier_path": "sumator_complet_1bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_1": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_1_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_1_0\\Schema_sumator_complet_1bit_1_0.xci",
        "inst_hier_path": "sumator_complet_1bit_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_2": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_2_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_2_0\\Schema_sumator_complet_1bit_2_0.xci",
        "inst_hier_path": "sumator_complet_1bit_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_3": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_3_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_3_0\\Schema_sumator_complet_1bit_3_0.xci",
        "inst_hier_path": "sumator_complet_1bit_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_4": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_4_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_4_0\\Schema_sumator_complet_1bit_4_0.xci",
        "inst_hier_path": "sumator_complet_1bit_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_5": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_5_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_5_0\\Schema_sumator_complet_1bit_5_0.xci",
        "inst_hier_path": "sumator_complet_1bit_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_6": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_6_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_6_0\\Schema_sumator_complet_1bit_6_0.xci",
        "inst_hier_path": "sumator_complet_1bit_6",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_7": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_7_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_7_0\\Schema_sumator_complet_1bit_7_0.xci",
        "inst_hier_path": "sumator_complet_1bit_7",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_8": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_8_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_8_0\\Schema_sumator_complet_1bit_8_0.xci",
        "inst_hier_path": "sumator_complet_1bit_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_9": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_9_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_9_0\\Schema_sumator_complet_1bit_9_0.xci",
        "inst_hier_path": "sumator_complet_1bit_9",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_10": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_10_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_10_0\\Schema_sumator_complet_1bit_10_0.xci",
        "inst_hier_path": "sumator_complet_1bit_10",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_11": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_11_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_11_0\\Schema_sumator_complet_1bit_11_0.xci",
        "inst_hier_path": "sumator_complet_1bit_11",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_12": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_12_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_12_0\\Schema_sumator_complet_1bit_12_0.xci",
        "inst_hier_path": "sumator_complet_1bit_12",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_13": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_13_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_13_0\\Schema_sumator_complet_1bit_13_0.xci",
        "inst_hier_path": "sumator_complet_1bit_13",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_14": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_14_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_14_0\\Schema_sumator_complet_1bit_14_0.xci",
        "inst_hier_path": "sumator_complet_1bit_14",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "sumator_complet_1bit_15": {
        "vlnv": "xilinx.com:module_ref:sumator_complet_1bit:1.0",
        "xci_name": "Schema_sumator_complet_1bit_15_0",
        "xci_path": "ip\\Schema_sumator_complet_1bit_15_0\\Schema_sumator_complet_1bit_15_0.xci",
        "inst_hier_path": "sumator_complet_1bit_15",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "sumator_complet_1bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "p": {
            "direction": "O"
          },
          "g": {
            "direction": "O"
          },
          "sum": {
            "direction": "O"
          }
        }
      },
      "UAT_0": {
        "vlnv": "xilinx.com:module_ref:UAT:1.0",
        "xci_name": "Schema_UAT_0_0",
        "xci_path": "ip\\Schema_UAT_0_0\\Schema_UAT_0_0.xci",
        "inst_hier_path": "UAT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UAT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c_in": {
            "direction": "I"
          },
          "g_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "p_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UAT_G": {
            "direction": "O"
          },
          "UAT_P": {
            "direction": "O"
          },
          "carry_UAT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "UAT_1": {
        "vlnv": "xilinx.com:module_ref:UAT:1.0",
        "xci_name": "Schema_UAT_1_0",
        "xci_path": "ip\\Schema_UAT_1_0\\Schema_UAT_1_0.xci",
        "inst_hier_path": "UAT_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UAT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c_in": {
            "direction": "I"
          },
          "g_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "p_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UAT_G": {
            "direction": "O"
          },
          "UAT_P": {
            "direction": "O"
          },
          "carry_UAT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "UAT_2": {
        "vlnv": "xilinx.com:module_ref:UAT:1.0",
        "xci_name": "Schema_UAT_2_0",
        "xci_path": "ip\\Schema_UAT_2_0\\Schema_UAT_2_0.xci",
        "inst_hier_path": "UAT_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UAT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c_in": {
            "direction": "I"
          },
          "g_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "p_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UAT_G": {
            "direction": "O"
          },
          "UAT_P": {
            "direction": "O"
          },
          "carry_UAT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "UAT_3": {
        "vlnv": "xilinx.com:module_ref:UAT:1.0",
        "xci_name": "Schema_UAT_3_0",
        "xci_path": "ip\\Schema_UAT_3_0\\Schema_UAT_3_0.xci",
        "inst_hier_path": "UAT_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UAT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c_in": {
            "direction": "I"
          },
          "g_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "p_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UAT_G": {
            "direction": "O"
          },
          "UAT_P": {
            "direction": "O"
          },
          "carry_UAT": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor2_32_0": {
        "vlnv": "xilinx.com:module_ref:Convertor2_32:1.0",
        "xci_name": "Schema_Convertor2_32_0_0",
        "xci_path": "ip\\Schema_Convertor2_32_0_0\\Schema_Convertor2_32_0_0.xci",
        "inst_hier_path": "Convertor2_32_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor2_32",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "cin": {
            "direction": "I"
          },
          "a0": {
            "direction": "O"
          },
          "a1": {
            "direction": "O"
          },
          "a2": {
            "direction": "O"
          },
          "a3": {
            "direction": "O"
          },
          "a4": {
            "direction": "O"
          },
          "a5": {
            "direction": "O"
          },
          "a6": {
            "direction": "O"
          },
          "a7": {
            "direction": "O"
          },
          "a8": {
            "direction": "O"
          },
          "a9": {
            "direction": "O"
          },
          "a10": {
            "direction": "O"
          },
          "a11": {
            "direction": "O"
          },
          "a12": {
            "direction": "O"
          },
          "a13": {
            "direction": "O"
          },
          "a14": {
            "direction": "O"
          },
          "a15": {
            "direction": "O"
          },
          "b0": {
            "direction": "O"
          },
          "b1": {
            "direction": "O"
          },
          "b2": {
            "direction": "O"
          },
          "b3": {
            "direction": "O"
          },
          "b4": {
            "direction": "O"
          },
          "b5": {
            "direction": "O"
          },
          "b6": {
            "direction": "O"
          },
          "b7": {
            "direction": "O"
          },
          "b8": {
            "direction": "O"
          },
          "b9": {
            "direction": "O"
          },
          "b10": {
            "direction": "O"
          },
          "b11": {
            "direction": "O"
          },
          "b12": {
            "direction": "O"
          },
          "b13": {
            "direction": "O"
          },
          "b14": {
            "direction": "O"
          },
          "b15": {
            "direction": "O"
          }
        }
      },
      "GUAT_0": {
        "vlnv": "xilinx.com:module_ref:GUAT:1.0",
        "xci_name": "Schema_GUAT_0_0",
        "xci_path": "ip\\Schema_GUAT_0_0\\Schema_GUAT_0_0.xci",
        "inst_hier_path": "GUAT_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "GUAT",
          "boundary_crc": "0x0"
        },
        "ports": {
          "c_in": {
            "direction": "I"
          },
          "UAT_G": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "UAT_P": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GUAT_G": {
            "direction": "O"
          },
          "GUAT_P": {
            "direction": "O"
          },
          "carry_GUAT": {
            "direction": "O",
            "left": "4",
            "right": "1"
          }
        }
      },
      "Convertor16_1_0": {
        "vlnv": "xilinx.com:module_ref:Convertor16_1:1.0",
        "xci_name": "Schema_Convertor16_1_0_1",
        "xci_path": "ip\\Schema_Convertor16_1_0_1\\Schema_Convertor16_1_0_1.xci",
        "inst_hier_path": "Convertor16_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor16_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "a0": {
            "direction": "I"
          },
          "a1": {
            "direction": "I"
          },
          "a2": {
            "direction": "I"
          },
          "a3": {
            "direction": "I"
          },
          "a4": {
            "direction": "I"
          },
          "a5": {
            "direction": "I"
          },
          "a6": {
            "direction": "I"
          },
          "a7": {
            "direction": "I"
          },
          "a8": {
            "direction": "I"
          },
          "a9": {
            "direction": "I"
          },
          "a10": {
            "direction": "I"
          },
          "a11": {
            "direction": "I"
          },
          "a12": {
            "direction": "I"
          },
          "a13": {
            "direction": "I"
          },
          "a14": {
            "direction": "I"
          },
          "a15": {
            "direction": "I"
          }
        }
      },
      "Convertor4_1_0": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_0_0",
        "xci_path": "ip\\Schema_Convertor4_1_0_0\\Schema_Convertor4_1_0_0.xci",
        "inst_hier_path": "Convertor4_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_1": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_1_0",
        "xci_path": "ip\\Schema_Convertor4_1_1_0\\Schema_Convertor4_1_1_0.xci",
        "inst_hier_path": "Convertor4_1_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_2": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_2_0",
        "xci_path": "ip\\Schema_Convertor4_1_2_0\\Schema_Convertor4_1_2_0.xci",
        "inst_hier_path": "Convertor4_1_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_3": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_3_0",
        "xci_path": "ip\\Schema_Convertor4_1_3_0\\Schema_Convertor4_1_3_0.xci",
        "inst_hier_path": "Convertor4_1_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_4": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_4_0",
        "xci_path": "ip\\Schema_Convertor4_1_4_0\\Schema_Convertor4_1_4_0.xci",
        "inst_hier_path": "Convertor4_1_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_5": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_5_0",
        "xci_path": "ip\\Schema_Convertor4_1_5_0\\Schema_Convertor4_1_5_0.xci",
        "inst_hier_path": "Convertor4_1_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_6": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_6_0",
        "xci_path": "ip\\Schema_Convertor4_1_6_0\\Schema_Convertor4_1_6_0.xci",
        "inst_hier_path": "Convertor4_1_6",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_7": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_7_0",
        "xci_path": "ip\\Schema_Convertor4_1_7_0\\Schema_Convertor4_1_7_0.xci",
        "inst_hier_path": "Convertor4_1_7",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_8": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_8_0",
        "xci_path": "ip\\Schema_Convertor4_1_8_0\\Schema_Convertor4_1_8_0.xci",
        "inst_hier_path": "Convertor4_1_8",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor4_1_9": {
        "vlnv": "xilinx.com:module_ref:Convertor4_1:1.0",
        "xci_name": "Schema_Convertor4_1_9_0",
        "xci_path": "ip\\Schema_Convertor4_1_9_0\\Schema_Convertor4_1_9_0.xci",
        "inst_hier_path": "Convertor4_1_9",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor4_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "var1": {
            "direction": "I"
          },
          "var2": {
            "direction": "I"
          },
          "var3": {
            "direction": "I"
          },
          "var4": {
            "direction": "I"
          },
          "iesire": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "Convertor1_4_0": {
        "vlnv": "xilinx.com:module_ref:Convertor1_4:1.0",
        "xci_name": "Schema_Convertor1_4_0_0",
        "xci_path": "ip\\Schema_Convertor1_4_0_0\\Schema_Convertor1_4_0_0.xci",
        "inst_hier_path": "Convertor1_4_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Convertor1_4",
          "boundary_crc": "0x0"
        },
        "ports": {
          "intrare": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "o1": {
            "direction": "O"
          },
          "o2": {
            "direction": "O"
          },
          "o3": {
            "direction": "O"
          },
          "o4": {
            "direction": "O"
          }
        }
      },
      "EliminareBit_0": {
        "vlnv": "xilinx.com:module_ref:EliminareBit:1.0",
        "xci_name": "Schema_EliminareBit_0_1",
        "xci_path": "ip\\Schema_EliminareBit_0_1\\Schema_EliminareBit_0_1.xci",
        "inst_hier_path": "EliminareBit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EliminareBit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "carry": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b0": {
            "direction": "O"
          },
          "b1": {
            "direction": "O"
          },
          "b2": {
            "direction": "O"
          }
        }
      },
      "EliminareBit_1": {
        "vlnv": "xilinx.com:module_ref:EliminareBit:1.0",
        "xci_name": "Schema_EliminareBit_1_1",
        "xci_path": "ip\\Schema_EliminareBit_1_1\\Schema_EliminareBit_1_1.xci",
        "inst_hier_path": "EliminareBit_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EliminareBit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "carry": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b0": {
            "direction": "O"
          },
          "b1": {
            "direction": "O"
          },
          "b2": {
            "direction": "O"
          }
        }
      },
      "EliminareBit_2": {
        "vlnv": "xilinx.com:module_ref:EliminareBit:1.0",
        "xci_name": "Schema_EliminareBit_2_1",
        "xci_path": "ip\\Schema_EliminareBit_2_1\\Schema_EliminareBit_2_1.xci",
        "inst_hier_path": "EliminareBit_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EliminareBit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "carry": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b0": {
            "direction": "O"
          },
          "b1": {
            "direction": "O"
          },
          "b2": {
            "direction": "O"
          }
        }
      },
      "EliminareBit_3": {
        "vlnv": "xilinx.com:module_ref:EliminareBit:1.0",
        "xci_name": "Schema_EliminareBit_3_0",
        "xci_path": "ip\\Schema_EliminareBit_3_0\\Schema_EliminareBit_3_0.xci",
        "inst_hier_path": "EliminareBit_3",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "EliminareBit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "carry": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "b0": {
            "direction": "O"
          },
          "b1": {
            "direction": "O"
          },
          "b2": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "sumator_complet_1bit_4_p": {
        "ports": [
          "sumator_complet_1bit_4/p",
          "Convertor4_1_0/var1"
        ]
      },
      "sumator_complet_1bit_5_p": {
        "ports": [
          "sumator_complet_1bit_5/p",
          "Convertor4_1_0/var2"
        ]
      },
      "sumator_complet_1bit_6_p": {
        "ports": [
          "sumator_complet_1bit_6/p",
          "Convertor4_1_0/var3"
        ]
      },
      "sumator_complet_1bit_7_p": {
        "ports": [
          "sumator_complet_1bit_7/p",
          "Convertor4_1_0/var4"
        ]
      },
      "sumator_complet_1bit_4_g": {
        "ports": [
          "sumator_complet_1bit_4/g",
          "Convertor4_1_1/var1"
        ]
      },
      "sumator_complet_1bit_5_g": {
        "ports": [
          "sumator_complet_1bit_5/g",
          "Convertor4_1_1/var2"
        ]
      },
      "sumator_complet_1bit_6_g": {
        "ports": [
          "sumator_complet_1bit_6/g",
          "Convertor4_1_1/var3"
        ]
      },
      "sumator_complet_1bit_7_g": {
        "ports": [
          "sumator_complet_1bit_7/g",
          "Convertor4_1_1/var4"
        ]
      },
      "Convertor4_1_1_out": {
        "ports": [
          "Convertor4_1_1/iesire",
          "UAT_1/g_in"
        ]
      },
      "Convertor4_1_0_out": {
        "ports": [
          "Convertor4_1_0/iesire",
          "UAT_1/p_in"
        ]
      },
      "sumator_complet_1bit_8_p": {
        "ports": [
          "sumator_complet_1bit_8/p",
          "Convertor4_1_2/var1"
        ]
      },
      "sumator_complet_1bit_9_p": {
        "ports": [
          "sumator_complet_1bit_9/p",
          "Convertor4_1_2/var2"
        ]
      },
      "sumator_complet_1bit_10_p": {
        "ports": [
          "sumator_complet_1bit_10/p",
          "Convertor4_1_2/var3"
        ]
      },
      "sumator_complet_1bit_11_p": {
        "ports": [
          "sumator_complet_1bit_11/p",
          "Convertor4_1_2/var4"
        ]
      },
      "sumator_complet_1bit_8_g": {
        "ports": [
          "sumator_complet_1bit_8/g",
          "Convertor4_1_3/var1"
        ]
      },
      "sumator_complet_1bit_9_g": {
        "ports": [
          "sumator_complet_1bit_9/g",
          "Convertor4_1_3/var2"
        ]
      },
      "sumator_complet_1bit_10_g": {
        "ports": [
          "sumator_complet_1bit_10/g",
          "Convertor4_1_3/var3"
        ]
      },
      "sumator_complet_1bit_11_g": {
        "ports": [
          "sumator_complet_1bit_11/g",
          "Convertor4_1_3/var4"
        ]
      },
      "Convertor4_1_2_out": {
        "ports": [
          "Convertor4_1_2/iesire",
          "UAT_2/p_in"
        ]
      },
      "Convertor4_1_3_out": {
        "ports": [
          "Convertor4_1_3/iesire",
          "UAT_2/g_in"
        ]
      },
      "sumator_complet_1bit_0_p": {
        "ports": [
          "sumator_complet_1bit_0/p",
          "Convertor4_1_4/var1"
        ]
      },
      "sumator_complet_1bit_1_p": {
        "ports": [
          "sumator_complet_1bit_1/p",
          "Convertor4_1_4/var2"
        ]
      },
      "sumator_complet_1bit_2_p": {
        "ports": [
          "sumator_complet_1bit_2/p",
          "Convertor4_1_4/var3"
        ]
      },
      "sumator_complet_1bit_3_p": {
        "ports": [
          "sumator_complet_1bit_3/p",
          "Convertor4_1_4/var4"
        ]
      },
      "Convertor4_1_4_out": {
        "ports": [
          "Convertor4_1_4/iesire",
          "UAT_0/p_in"
        ]
      },
      "sumator_complet_1bit_0_g": {
        "ports": [
          "sumator_complet_1bit_0/g",
          "Convertor4_1_5/var1"
        ]
      },
      "sumator_complet_1bit_1_g": {
        "ports": [
          "sumator_complet_1bit_1/g",
          "Convertor4_1_5/var2"
        ]
      },
      "sumator_complet_1bit_2_g": {
        "ports": [
          "sumator_complet_1bit_2/g",
          "Convertor4_1_5/var3"
        ]
      },
      "sumator_complet_1bit_3_g": {
        "ports": [
          "sumator_complet_1bit_3/g",
          "Convertor4_1_5/var4"
        ]
      },
      "Convertor4_1_5_out": {
        "ports": [
          "Convertor4_1_5/iesire",
          "UAT_0/g_in"
        ]
      },
      "sumator_complet_1bit_12_p": {
        "ports": [
          "sumator_complet_1bit_12/p",
          "Convertor4_1_6/var1"
        ]
      },
      "sumator_complet_1bit_13_p": {
        "ports": [
          "sumator_complet_1bit_13/p",
          "Convertor4_1_6/var2"
        ]
      },
      "sumator_complet_1bit_14_p": {
        "ports": [
          "sumator_complet_1bit_14/p",
          "Convertor4_1_6/var3"
        ]
      },
      "sumator_complet_1bit_15_p": {
        "ports": [
          "sumator_complet_1bit_15/p",
          "Convertor4_1_6/var4"
        ]
      },
      "Convertor4_1_6_out": {
        "ports": [
          "Convertor4_1_6/iesire",
          "UAT_3/p_in"
        ]
      },
      "sumator_complet_1bit_12_g": {
        "ports": [
          "sumator_complet_1bit_12/g",
          "Convertor4_1_7/var1"
        ]
      },
      "sumator_complet_1bit_13_g": {
        "ports": [
          "sumator_complet_1bit_13/g",
          "Convertor4_1_7/var2"
        ]
      },
      "sumator_complet_1bit_14_g": {
        "ports": [
          "sumator_complet_1bit_14/g",
          "Convertor4_1_7/var3"
        ]
      },
      "sumator_complet_1bit_15_g": {
        "ports": [
          "sumator_complet_1bit_15/g",
          "Convertor4_1_7/var4"
        ]
      },
      "Convertor4_1_7_out": {
        "ports": [
          "Convertor4_1_7/iesire",
          "UAT_3/g_in"
        ]
      },
      "Convertor2_32_0_a0": {
        "ports": [
          "Convertor2_32_0/a0",
          "sumator_complet_1bit_0/a"
        ]
      },
      "Convertor2_32_0_a1": {
        "ports": [
          "Convertor2_32_0/a1",
          "sumator_complet_1bit_1/a"
        ]
      },
      "Convertor2_32_0_a2": {
        "ports": [
          "Convertor2_32_0/a2",
          "sumator_complet_1bit_2/a"
        ]
      },
      "Convertor2_32_0_a3": {
        "ports": [
          "Convertor2_32_0/a3",
          "sumator_complet_1bit_3/a"
        ]
      },
      "Convertor2_32_0_a4": {
        "ports": [
          "Convertor2_32_0/a4",
          "sumator_complet_1bit_4/a"
        ]
      },
      "Convertor2_32_0_a5": {
        "ports": [
          "Convertor2_32_0/a5",
          "sumator_complet_1bit_5/a"
        ]
      },
      "Convertor2_32_0_a6": {
        "ports": [
          "Convertor2_32_0/a6",
          "sumator_complet_1bit_6/a"
        ]
      },
      "Convertor2_32_0_a7": {
        "ports": [
          "Convertor2_32_0/a7",
          "sumator_complet_1bit_7/a"
        ]
      },
      "Convertor2_32_0_a8": {
        "ports": [
          "Convertor2_32_0/a8",
          "sumator_complet_1bit_8/a"
        ]
      },
      "Convertor2_32_0_a9": {
        "ports": [
          "Convertor2_32_0/a9",
          "sumator_complet_1bit_9/a"
        ]
      },
      "Convertor2_32_0_a10": {
        "ports": [
          "Convertor2_32_0/a10",
          "sumator_complet_1bit_10/a"
        ]
      },
      "Convertor2_32_0_a11": {
        "ports": [
          "Convertor2_32_0/a11",
          "sumator_complet_1bit_11/a"
        ]
      },
      "Convertor2_32_0_a12": {
        "ports": [
          "Convertor2_32_0/a12",
          "sumator_complet_1bit_12/a"
        ]
      },
      "Convertor2_32_0_a13": {
        "ports": [
          "Convertor2_32_0/a13",
          "sumator_complet_1bit_13/a"
        ]
      },
      "Convertor2_32_0_a14": {
        "ports": [
          "Convertor2_32_0/a14",
          "sumator_complet_1bit_14/a"
        ]
      },
      "Convertor2_32_0_a15": {
        "ports": [
          "Convertor2_32_0/a15",
          "sumator_complet_1bit_15/a"
        ]
      },
      "Convertor2_32_0_b0": {
        "ports": [
          "Convertor2_32_0/b0",
          "sumator_complet_1bit_0/b"
        ]
      },
      "Convertor2_32_0_b1": {
        "ports": [
          "Convertor2_32_0/b1",
          "sumator_complet_1bit_1/b"
        ]
      },
      "Convertor2_32_0_b2": {
        "ports": [
          "Convertor2_32_0/b2",
          "sumator_complet_1bit_2/b"
        ]
      },
      "Convertor2_32_0_b3": {
        "ports": [
          "Convertor2_32_0/b3",
          "sumator_complet_1bit_3/b"
        ]
      },
      "Convertor2_32_0_b4": {
        "ports": [
          "Convertor2_32_0/b4",
          "sumator_complet_1bit_4/b"
        ]
      },
      "Convertor2_32_0_b5": {
        "ports": [
          "Convertor2_32_0/b5",
          "sumator_complet_1bit_5/b"
        ]
      },
      "Convertor2_32_0_b6": {
        "ports": [
          "Convertor2_32_0/b6",
          "sumator_complet_1bit_6/b"
        ]
      },
      "Convertor2_32_0_b7": {
        "ports": [
          "Convertor2_32_0/b7",
          "sumator_complet_1bit_7/b"
        ]
      },
      "Convertor2_32_0_b8": {
        "ports": [
          "Convertor2_32_0/b8",
          "sumator_complet_1bit_8/b"
        ]
      },
      "Convertor2_32_0_b9": {
        "ports": [
          "Convertor2_32_0/b9",
          "sumator_complet_1bit_9/b"
        ]
      },
      "Convertor2_32_0_b10": {
        "ports": [
          "Convertor2_32_0/b10",
          "sumator_complet_1bit_10/b"
        ]
      },
      "Convertor2_32_0_b11": {
        "ports": [
          "Convertor2_32_0/b11",
          "sumator_complet_1bit_11/b"
        ]
      },
      "Convertor2_32_0_b12": {
        "ports": [
          "Convertor2_32_0/b12",
          "sumator_complet_1bit_12/b"
        ]
      },
      "Convertor2_32_0_b13": {
        "ports": [
          "Convertor2_32_0/b13",
          "sumator_complet_1bit_13/b"
        ]
      },
      "Convertor2_32_0_b14": {
        "ports": [
          "Convertor2_32_0/b14",
          "sumator_complet_1bit_14/b"
        ]
      },
      "Convertor2_32_0_b15": {
        "ports": [
          "Convertor2_32_0/b15",
          "sumator_complet_1bit_15/b"
        ]
      },
      "a_0_1": {
        "ports": [
          "a_0",
          "Convertor2_32_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "b_0",
          "Convertor2_32_0/b"
        ]
      },
      "cin_0_1": {
        "ports": [
          "cin_0",
          "Convertor2_32_0/cin",
          "UAT_0/c_in",
          "sumator_complet_1bit_0/c_in",
          "GUAT_0/c_in"
        ]
      },
      "GUAT_0_GUAT_G": {
        "ports": [
          "GUAT_0/GUAT_G",
          "GUAT_G_0"
        ]
      },
      "GUAT_0_GUAT_P": {
        "ports": [
          "GUAT_0/GUAT_P",
          "GUAT_P_0"
        ]
      },
      "GUAT_0_carry_GUAT": {
        "ports": [
          "GUAT_0/carry_GUAT",
          "Convertor1_4_0/intrare"
        ]
      },
      "Convertor1_4_0_o4": {
        "ports": [
          "Convertor1_4_0/o4",
          "o4_0"
        ]
      },
      "Convertor1_4_0_o1": {
        "ports": [
          "Convertor1_4_0/o1",
          "UAT_1/c_in",
          "sumator_complet_1bit_4/c_in"
        ]
      },
      "Convertor1_4_0_o2": {
        "ports": [
          "Convertor1_4_0/o2",
          "UAT_2/c_in",
          "sumator_complet_1bit_8/c_in"
        ]
      },
      "Convertor1_4_0_o3": {
        "ports": [
          "Convertor1_4_0/o3",
          "UAT_3/c_in",
          "sumator_complet_1bit_12/c_in"
        ]
      },
      "sumator_complet_1bit_0_sum": {
        "ports": [
          "sumator_complet_1bit_0/sum",
          "Convertor16_1_0/a0"
        ]
      },
      "sumator_complet_1bit_1_sum": {
        "ports": [
          "sumator_complet_1bit_1/sum",
          "Convertor16_1_0/a1"
        ]
      },
      "sumator_complet_1bit_2_sum": {
        "ports": [
          "sumator_complet_1bit_2/sum",
          "Convertor16_1_0/a2"
        ]
      },
      "sumator_complet_1bit_3_sum": {
        "ports": [
          "sumator_complet_1bit_3/sum",
          "Convertor16_1_0/a3"
        ]
      },
      "sumator_complet_1bit_4_sum": {
        "ports": [
          "sumator_complet_1bit_4/sum",
          "Convertor16_1_0/a4"
        ]
      },
      "sumator_complet_1bit_5_sum": {
        "ports": [
          "sumator_complet_1bit_5/sum",
          "Convertor16_1_0/a5"
        ]
      },
      "sumator_complet_1bit_6_sum": {
        "ports": [
          "sumator_complet_1bit_6/sum",
          "Convertor16_1_0/a6"
        ]
      },
      "sumator_complet_1bit_7_sum": {
        "ports": [
          "sumator_complet_1bit_7/sum",
          "Convertor16_1_0/a7"
        ]
      },
      "sumator_complet_1bit_8_sum": {
        "ports": [
          "sumator_complet_1bit_8/sum",
          "Convertor16_1_0/a8"
        ]
      },
      "sumator_complet_1bit_9_sum": {
        "ports": [
          "sumator_complet_1bit_9/sum",
          "Convertor16_1_0/a9"
        ]
      },
      "sumator_complet_1bit_10_sum": {
        "ports": [
          "sumator_complet_1bit_10/sum",
          "Convertor16_1_0/a10"
        ]
      },
      "sumator_complet_1bit_11_sum": {
        "ports": [
          "sumator_complet_1bit_11/sum",
          "Convertor16_1_0/a11"
        ]
      },
      "sumator_complet_1bit_12_sum": {
        "ports": [
          "sumator_complet_1bit_12/sum",
          "Convertor16_1_0/a12"
        ]
      },
      "sumator_complet_1bit_13_sum": {
        "ports": [
          "sumator_complet_1bit_13/sum",
          "Convertor16_1_0/a13"
        ]
      },
      "sumator_complet_1bit_14_sum": {
        "ports": [
          "sumator_complet_1bit_14/sum",
          "Convertor16_1_0/a14"
        ]
      },
      "sumator_complet_1bit_15_sum": {
        "ports": [
          "sumator_complet_1bit_15/sum",
          "Convertor16_1_0/a15"
        ]
      },
      "Convertor16_1_0_a": {
        "ports": [
          "Convertor16_1_0/a",
          "a_1"
        ]
      },
      "UAT_0_carry_UAT": {
        "ports": [
          "UAT_0/carry_UAT",
          "EliminareBit_0/carry"
        ]
      },
      "EliminareBit_0_b0": {
        "ports": [
          "EliminareBit_0/b0",
          "sumator_complet_1bit_1/c_in"
        ]
      },
      "EliminareBit_0_b1": {
        "ports": [
          "EliminareBit_0/b1",
          "sumator_complet_1bit_2/c_in"
        ]
      },
      "EliminareBit_0_b3": {
        "ports": [
          "EliminareBit_0/b2",
          "sumator_complet_1bit_3/c_in"
        ]
      },
      "UAT_1_carry_UAT": {
        "ports": [
          "UAT_1/carry_UAT",
          "EliminareBit_1/carry"
        ]
      },
      "EliminareBit_1_b0": {
        "ports": [
          "EliminareBit_1/b0",
          "sumator_complet_1bit_5/c_in"
        ]
      },
      "EliminareBit_1_b1": {
        "ports": [
          "EliminareBit_1/b1",
          "sumator_complet_1bit_6/c_in"
        ]
      },
      "EliminareBit_1_b3": {
        "ports": [
          "EliminareBit_1/b2",
          "sumator_complet_1bit_7/c_in"
        ]
      },
      "EliminareBit_2_b0": {
        "ports": [
          "EliminareBit_2/b0",
          "sumator_complet_1bit_9/c_in"
        ]
      },
      "EliminareBit_2_b1": {
        "ports": [
          "EliminareBit_2/b1",
          "sumator_complet_1bit_10/c_in"
        ]
      },
      "EliminareBit_2_b3": {
        "ports": [
          "EliminareBit_2/b2",
          "sumator_complet_1bit_11/c_in"
        ]
      },
      "EliminareBit_3_b0": {
        "ports": [
          "EliminareBit_3/b0",
          "sumator_complet_1bit_13/c_in"
        ]
      },
      "EliminareBit_3_b1": {
        "ports": [
          "EliminareBit_3/b1",
          "sumator_complet_1bit_14/c_in"
        ]
      },
      "EliminareBit_3_b3": {
        "ports": [
          "EliminareBit_3/b2",
          "sumator_complet_1bit_15/c_in"
        ]
      },
      "UAT_2_carry_UAT": {
        "ports": [
          "UAT_2/carry_UAT",
          "EliminareBit_2/carry"
        ]
      },
      "UAT_3_carry_UAT": {
        "ports": [
          "UAT_3/carry_UAT",
          "EliminareBit_3/carry"
        ]
      },
      "UAT_0_UAT_G": {
        "ports": [
          "UAT_0/UAT_G",
          "Convertor4_1_8/var1"
        ]
      },
      "UAT_1_UAT_G": {
        "ports": [
          "UAT_1/UAT_G",
          "Convertor4_1_8/var2"
        ]
      },
      "UAT_2_UAT_G": {
        "ports": [
          "UAT_2/UAT_G",
          "Convertor4_1_8/var3"
        ]
      },
      "UAT_3_UAT_G": {
        "ports": [
          "UAT_3/UAT_G",
          "Convertor4_1_8/var4"
        ]
      },
      "Convertor4_1_8_out": {
        "ports": [
          "Convertor4_1_8/iesire",
          "GUAT_0/UAT_G"
        ]
      },
      "UAT_0_UAT_P": {
        "ports": [
          "UAT_0/UAT_P",
          "Convertor4_1_9/var1"
        ]
      },
      "UAT_1_UAT_P": {
        "ports": [
          "UAT_1/UAT_P",
          "Convertor4_1_9/var2"
        ]
      },
      "UAT_2_UAT_P": {
        "ports": [
          "UAT_2/UAT_P",
          "Convertor4_1_9/var3"
        ]
      },
      "UAT_3_UAT_P": {
        "ports": [
          "UAT_3/UAT_P",
          "Convertor4_1_9/var4"
        ]
      },
      "Convertor4_1_9_out": {
        "ports": [
          "Convertor4_1_9/iesire",
          "GUAT_0/UAT_P"
        ]
      }
    }
  }
}