$comment
	File created using the following command:
		vcd file FSM.msim.vcd -direction
$end
$date
	Sat Sep 18 00:27:04 2021
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module FSM_vlg_vec_tst $end
$var reg 1 ! in $end
$var reg 3 " state_C [2:0] $end
$var wire 1 # out [4] $end
$var wire 1 $ out [3] $end
$var wire 1 % out [2] $end
$var wire 1 & out [1] $end
$var wire 1 ' out [0] $end
$var wire 1 ( state_N [2] $end
$var wire 1 ) state_N [1] $end
$var wire 1 * state_N [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 state_N[0]~output_o $end
$var wire 1 2 state_N[1]~output_o $end
$var wire 1 3 state_N[2]~output_o $end
$var wire 1 4 out[0]~output_o $end
$var wire 1 5 out[1]~output_o $end
$var wire 1 6 out[2]~output_o $end
$var wire 1 7 out[3]~output_o $end
$var wire 1 8 out[4]~output_o $end
$var wire 1 9 state_C[1]~input_o $end
$var wire 1 : in~input_o $end
$var wire 1 ; state_C[2]~input_o $end
$var wire 1 < state_C[0]~input_o $end
$var wire 1 = s[0]~0_combout $end
$var wire 1 > s[2]~1_combout $end
$var wire 1 ? s[1]~2_combout $end
$var wire 1 @ s[2]~3_combout $end
$var wire 1 A s[1]~4_combout $end
$var wire 1 B o[2]~0_combout $end
$var wire 1 C s [31] $end
$var wire 1 D s [30] $end
$var wire 1 E s [29] $end
$var wire 1 F s [28] $end
$var wire 1 G s [27] $end
$var wire 1 H s [26] $end
$var wire 1 I s [25] $end
$var wire 1 J s [24] $end
$var wire 1 K s [23] $end
$var wire 1 L s [22] $end
$var wire 1 M s [21] $end
$var wire 1 N s [20] $end
$var wire 1 O s [19] $end
$var wire 1 P s [18] $end
$var wire 1 Q s [17] $end
$var wire 1 R s [16] $end
$var wire 1 S s [15] $end
$var wire 1 T s [14] $end
$var wire 1 U s [13] $end
$var wire 1 V s [12] $end
$var wire 1 W s [11] $end
$var wire 1 X s [10] $end
$var wire 1 Y s [9] $end
$var wire 1 Z s [8] $end
$var wire 1 [ s [7] $end
$var wire 1 \ s [6] $end
$var wire 1 ] s [5] $end
$var wire 1 ^ s [4] $end
$var wire 1 _ s [3] $end
$var wire 1 ` s [2] $end
$var wire 1 a s [1] $end
$var wire 1 b s [0] $end
$var wire 1 c o [31] $end
$var wire 1 d o [30] $end
$var wire 1 e o [29] $end
$var wire 1 f o [28] $end
$var wire 1 g o [27] $end
$var wire 1 h o [26] $end
$var wire 1 i o [25] $end
$var wire 1 j o [24] $end
$var wire 1 k o [23] $end
$var wire 1 l o [22] $end
$var wire 1 m o [21] $end
$var wire 1 n o [20] $end
$var wire 1 o o [19] $end
$var wire 1 p o [18] $end
$var wire 1 q o [17] $end
$var wire 1 r o [16] $end
$var wire 1 s o [15] $end
$var wire 1 t o [14] $end
$var wire 1 u o [13] $end
$var wire 1 v o [12] $end
$var wire 1 w o [11] $end
$var wire 1 x o [10] $end
$var wire 1 y o [9] $end
$var wire 1 z o [8] $end
$var wire 1 { o [7] $end
$var wire 1 | o [6] $end
$var wire 1 } o [5] $end
$var wire 1 ~ o [4] $end
$var wire 1 !! o [3] $end
$var wire 1 "! o [2] $end
$var wire 1 #! o [1] $end
$var wire 1 $! o [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 "
0'
1&
1%
0$
0#
1*
0)
0(
0+
1,
x-
1.
1/
10
11
02
03
04
15
16
07
08
19
0:
0;
0<
1=
1>
0?
0@
0A
0B
1b
0a
0`
z_
z^
z]
z\
z[
zZ
zY
zX
zW
zV
zU
zT
zS
zR
zQ
zP
zO
zN
zM
zL
zK
zJ
zI
zH
zG
zF
zE
zD
zC
0$!
1#!
z"!
z!!
z~
z}
z|
z{
zz
zy
zx
zw
zv
zu
zt
zs
zr
zq
zp
zo
zn
zm
zl
zk
zj
zi
zh
zg
zf
ze
zd
zc
$end
#100000
1!
1:
1B
1@
1?
0=
0#!
1`
1a
0b
01
12
13
18
05
06
0%
0&
1#
1(
1)
0*
#200000
b0 "
b1 "
0!
1<
09
0:
1A
0@
1$!
0`
03
08
14
17
1$
1'
0#
0(
#300000
1!
1:
0A
1@
0?
1=
0$!
1`
0a
1b
11
02
13
18
04
07
0$
0'
1#
1(
0)
1*
#400000
b101 "
b111 "
b110 "
0!
0<
19
1;
0:
0B
0@
1#!
0`
03
08
15
16
1%
1&
0#
0(
#500000
1!
1:
#600000
b100 "
b101 "
0!
1<
09
0:
1B
1A
1?
0=
0#!
1$!
1a
0b
01
12
14
17
05
06
0%
0&
1$
1'
1)
0*
#700000
1!
1:
#800000
bx01 "
bx1 "
bx "
x!
x<
x9
x;
x:
xB
xA
x@
x?
x>
x=
x#!
x$!
x`
xa
xb
x1
x2
x3
x8
x4
x7
x5
x6
x%
x&
x$
x'
x#
x(
x)
x*
#1000000
