module top_module( 
    input [2:0] in,
    output [1:0] out );
    
    integer i;
    reg[2:0] in_temp;
    always @(*)
        begin
            in_temp=in;
            out=2'b0;
            for(i=0;i<3;i++)
            	begin
                	if(in_temp[0]) out++;
            		in_temp=in_temp>>1;
            	end
            
        end
    

endmodule
