// Seed: 2503900834
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wand id_4;
  assign id_1 = id_4 == id_3 & 1;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
  assign module_0.id_3 = 0;
endmodule
