// C# helper headers

#include <csharp/enum.h>



// Commonly used headers
#include <cstdint>
#include <format>
#include <functional>
#include <memory>
#include <stdexcept>
#include <string>
#include <vector>

#pragma once

// Code generated from Iced. Do not edit.
// Commit tag: badb6147c0994a4954fa27645aba2b02c2bb9502.
// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors
namespace Iced::Intel::EncoderInternal
{
	// GENERATOR-BEGIN: DisplSize
	// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
	enum class DisplSize
	{
		None,
		Size1,
		Size2,
		Size4,
		Size8,
		RipRelSize4_Target32,
		RipRelSize4_Target64
	};

	DEFINE_COMP(DisplSize)
		DEFINE_ARITH(DisplSize)

		// GENERATOR-END: DisplSize
		// GENERATOR-BEGIN: ImmSize
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class ImmSize
	{
		None,
		Size1,
		Size2,
		Size4,
		Size8,
		/// <summary><c>ENTER xxxx,yy</c></summary>
		Size2_1,
		/// <summary><c>EXTRQ/INSERTQ xx,yy</c></summary>
		Size1_1,
		/// <summary><c>CALL16 FAR x:y</c></summary>
		Size2_2,
		/// <summary><c>CALL32 FAR x:y</c></summary>
		Size4_2,
		RipRelSize1_Target16,
		RipRelSize1_Target32,
		RipRelSize1_Target64,
		RipRelSize2_Target16,
		RipRelSize2_Target32,
		RipRelSize2_Target64,
		RipRelSize4_Target32,
		RipRelSize4_Target64,
		SizeIbReg,
		Size1OpCode
	};

	DEFINE_COMP(ImmSize)
		DEFINE_ARITH(ImmSize)

		// GENERATOR-END: ImmSize
		// GENERATOR-BEGIN: EncoderFlags
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class EncoderFlags : std::uint32_t
	{
		None = 0x00000000,
		B = 0x00000001,
		X = 0x00000002,
		R = 0x00000004,
		W = 0x00000008,
		ModRM = 0x00000010,
		Sib = 0x00000020,
		REX = 0x00000040,
		P66 = 0x00000080,
		P67 = 0x00000100,
		/// <summary><c>EVEX.R&apos;</c></summary>
		R2 = 0x00000200,
		Broadcast = 0x00000400,
		HighLegacy8BitRegs = 0x00000800,
		Displ = 0x00001000,
		PF0 = 0x00002000,
		RegIsMemory = 0x00004000,
		MustUseSib = 0x00008000,
		VvvvvShift = 0x0000001B,
		VvvvvMask = 0x0000001F
	};
	DEFINE_FLAGS(EncoderFlags)
		DEFINE_COMP(EncoderFlags)
		DEFINE_ARITH(EncoderFlags)

		// GENERATOR-END: EncoderFlags
		// GENERATOR-BEGIN: LegacyOpCodeTable
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class LegacyOpCodeTable
	{
		MAP0,
		MAP0F,
		MAP0F38,
		MAP0F3A
	};

	DEFINE_COMP(LegacyOpCodeTable)
		DEFINE_ARITH(LegacyOpCodeTable)

		// GENERATOR-END: LegacyOpCodeTable
		// GENERATOR-BEGIN: VexOpCodeTable
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class VexOpCodeTable
	{
		MAP0,
		MAP0F,
		MAP0F38,
		MAP0F3A
	};

	DEFINE_COMP(VexOpCodeTable)
		DEFINE_ARITH(VexOpCodeTable)

		// GENERATOR-END: VexOpCodeTable
		// GENERATOR-BEGIN: XopOpCodeTable
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class XopOpCodeTable
	{
		MAP8,
		MAP9,
		MAP10
	};

	DEFINE_COMP(XopOpCodeTable)
		DEFINE_ARITH(XopOpCodeTable)

		// GENERATOR-END: XopOpCodeTable
		// GENERATOR-BEGIN: EvexOpCodeTable
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class EvexOpCodeTable
	{
		MAP0F = 1,
		MAP0F38,
		MAP0F3A,
		MAP5 = 5,
		MAP6
	};

	DEFINE_COMP(EvexOpCodeTable)
		DEFINE_ARITH(EvexOpCodeTable)

		// GENERATOR-END: EvexOpCodeTable
		// GENERATOR-BEGIN: MvexOpCodeTable
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class MvexOpCodeTable
	{
		MAP0F = 1,
		MAP0F38,
		MAP0F3A
	};

	DEFINE_COMP(MvexOpCodeTable)
		DEFINE_ARITH(MvexOpCodeTable)

		// GENERATOR-END: MvexOpCodeTable
		// GENERATOR-BEGIN: EncFlags1
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class EncFlags1 : std::uint32_t
	{
		None = 0x00000000,
		Legacy_OpMask = 0x0000007F,
		Legacy_Op0Shift = 0x00000000,
		Legacy_Op1Shift = 0x00000007,
		Legacy_Op2Shift = 0x0000000E,
		Legacy_Op3Shift = 0x00000015,
		VEX_OpMask = 0x0000003F,
		VEX_Op0Shift = 0x00000000,
		VEX_Op1Shift = 0x00000006,
		VEX_Op2Shift = 0x0000000C,
		VEX_Op3Shift = 0x00000012,
		VEX_Op4Shift = 0x00000018,
		XOP_OpMask = 0x0000001F,
		XOP_Op0Shift = 0x00000000,
		XOP_Op1Shift = 0x00000005,
		XOP_Op2Shift = 0x0000000A,
		XOP_Op3Shift = 0x0000000F,
		EVEX_OpMask = 0x0000001F,
		EVEX_Op0Shift = 0x00000000,
		EVEX_Op1Shift = 0x00000005,
		EVEX_Op2Shift = 0x0000000A,
		EVEX_Op3Shift = 0x0000000F,
		MVEX_OpMask = 0x0000000F,
		MVEX_Op0Shift = 0x00000000,
		MVEX_Op1Shift = 0x00000004,
		MVEX_Op2Shift = 0x00000008,
		MVEX_Op3Shift = 0x0000000C,
		IgnoresRoundingControl = 0x40000000,
		AmdLockRegBit = 0x80000000
	};
	DEFINE_FLAGS(EncFlags1)
		DEFINE_COMP(EncFlags1)
		DEFINE_ARITH(EncFlags1)

		// GENERATOR-END: EncFlags1
		// GENERATOR-BEGIN: EncFlags2
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class EncFlags2 : std::uint32_t
	{
		None = 0x00000000,
		OpCodeShift = 0x00000000,
		OpCodeIs2Bytes = 0x00010000,
		TableShift = 0x00000011,
		TableMask = 0x00000007,
		MandatoryPrefixShift = 0x00000014,
		MandatoryPrefixMask = 0x00000003,
		WBitShift = 0x00000016,
		WBitMask = 0x00000003,
		LBitShift = 0x00000018,
		LBitMask = 0x00000007,
		GroupIndexShift = 0x0000001B,
		GroupIndexMask = 0x00000007,
		HasMandatoryPrefix = 0x40000000,
		HasGroupIndex = 0x80000000
	};
	DEFINE_FLAGS(EncFlags2)
		DEFINE_COMP(EncFlags2)
		DEFINE_ARITH(EncFlags2)

		// GENERATOR-END: EncFlags2
		// GENERATOR-BEGIN: EncFlags3
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class EncFlags3 : std::uint32_t
	{
		None = 0x00000000,
		EncodingShift = 0x00000000,
		EncodingMask = 0x00000007,
		OperandSizeShift = 0x00000003,
		OperandSizeMask = 0x00000003,
		AddressSizeShift = 0x00000005,
		AddressSizeMask = 0x00000003,
		TupleTypeShift = 0x00000007,
		TupleTypeMask = 0x0000001F,
		DefaultOpSize64 = 0x00001000,
		HasRmGroupIndex = 0x00002000,
		IntelForceOpSize64 = 0x00004000,
		Fwait = 0x00008000,
		Bit16or32 = 0x00010000,
		Bit64 = 0x00020000,
		Lock = 0x00040000,
		Xacquire = 0x00080000,
		Xrelease = 0x00100000,
		Rep = 0x00200000,
		Repne = 0x00400000,
		Bnd = 0x00800000,
		HintTaken = 0x01000000,
		Notrack = 0x02000000,
		Broadcast = 0x04000000,
		RoundingControl = 0x08000000,
		SuppressAllExceptions = 0x10000000,
		OpMaskRegister = 0x20000000,
		ZeroingMasking = 0x40000000,
		RequireOpMaskRegister = 0x80000000
	};
	DEFINE_FLAGS(EncFlags3)
		DEFINE_COMP(EncFlags3)
		DEFINE_ARITH(EncFlags3)

		// GENERATOR-END: EncFlags3
		// GENERATOR-BEGIN: WBit
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class WBit : std::uint32_t
	{
		W0,
		W1,
		WIG,
		WIG32
	};

	DEFINE_COMP(WBit)
		DEFINE_ARITH(WBit)

		// GENERATOR-END: WBit
		// GENERATOR-BEGIN: LBit
		// ‚ö†Ô∏èThis was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è
		enum class LBit : std::uint32_t
	{
		L0,
		L1,
		LIG,
		LZ,
		L128,
		L256,
		L512
	};

	DEFINE_COMP(LBit)
		DEFINE_ARITH(LBit)

		// GENERATOR-END: LBit
}
