/*
 * Copyright (C) 2012 Spreadtrum Communications Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/device.h>
#include <linux/list.h>
#include <linux/errno.h>
#include <linux/delay.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/bitops.h>
#include <linux/slab.h>
#include <linux/seq_file.h>
#include <linux/clkdev.h>

#include "clock_common.h"
#include "clock_sc8810.h"

#define CLK_FW_ERR(fmt, ...)    printk(KERN_ERR fmt, ##__VA_ARGS__)
#define CLK_FW_INFO(fmt, ...)	printk(KERN_INFO fmt, ##__VA_ARGS__)

#define GREG_BASE		SPRD_GREG_BASE
#define AHB_REG_BASE		(SPRD_AHB_BASE+0x200)

#define GR_PLL_SCR		(GREG_BASE + 0x0070)
#define GR_GEN0			(GREG_BASE + 0x0008)
#define GR_GEN3			(GREG_BASE + 0x001C)

#define AHB_CA5_CFG		(AHB_REG_BASE + 0x38)
#define AHB_CTL0		(AHB_REG_BASE + 0x00)
#define AHB_CTL1		(AHB_REG_BASE + 0x04)
#define AHB_CTL2		(AHB_REG_BASE + 0x08)
#define AHB_CTL3		(AHB_REG_BASE + 0x0C)
#ifdef CONFIG_ARCH_SC7710
#define AHB_CTL6		(AHB_REG_BASE + 0x3C)
#endif
#define AHB_ARM_CLK		(AHB_REG_BASE + 0x24)

#define GR_GEN4			(GREG_BASE + 0x0060)
#define GR_CLK_GEN5		(GREG_BASE + 0x007C)
#ifdef CONFIG_ARCH_SC7710
#define GR_CLK_GEN6		(GREG_BASE + 0x00A4)
#define GR_CLK_GEN7		(GREG_BASE + 0x00B4)
#endif
#define GR_CLK_DLY		(GREG_BASE + 0x005C)
#define GR_GEN2			(GREG_BASE + 0x002C)
#define GR_GEN1			(GREG_BASE + 0x0018)
#define GR_PCTL			(GREG_BASE + 0x000C)
#define GR_CLK_EN		(GREG_BASE + 0x0074)
#define GR_MPLL_MN		(GREG_BASE + 0x0024)
#define GR_DPLL_CTRL		(GREG_BASE + 0x0040)

/* control registers. */
#define PLL_SCR		GR_PLL_SCR
#define GEN0		GR_GEN0
#define GEN1		GR_GEN1
#define GEN2		GR_GEN2
#define GEN3		GR_GEN3
#define GEN4		GR_GEN4
#define GEN5		GR_CLK_GEN5
#define	PLLMN_CTRL	GR_MPLL_MN
#define	CLK_DLY		GR_CLK_DLY
#define	PCTRL		GR_PCTL
#define	CLK_EN		GR_CLK_EN


struct sc88xx_clk {
	u32 cpu;
	struct clk_lookup lk;
};

#define	CLK(dev, con, ck , cp)	\
	{	\
		.cpu = cp,	\
		.lk = {	\
			.dev_id = dev,	\
			.con_id = con,	\
			.clk = ck,	\
		},	\
	}

#define 	CK_SC8800G2	(0x1UL << 0)


static void sc8800g2_mpllcore_init(struct clk *clk);
static unsigned long sc8800g2_mpllcore_recalc(struct clk *clk);
static int sc8800g2_mpllcore_reprogram(struct clk *clk, unsigned long rate);

static unsigned long sc8800g2_dpllcore_recalc(struct clk *clk);


static int clkll_enable_null(struct clk *clk)
{
	return 0;
}

static void clkll_disable_null(struct clk *clk)
{
}



const struct clkops clkops_null = {
	.enable = clkll_enable_null,
	.disable = clkll_disable_null,

};


static int sc88xx_clk_enable_generic(struct clk *clk)
{
	u32 v;

	if (unlikely(clk->enable_reg == NULL)) {
		CLK_FW_ERR("clock: clock [%s]'s enable_reg is NULL\n", clk->name);
		return -EINVAL;
	}

	v = __raw_readl(clk->enable_reg);
	if (clk->flags & INVERT_ENABLE)
		v &= ~(0x1UL << clk->enable_bit);
	else
		v |= (0x1UL << clk->enable_bit);

	__raw_writel(v, clk->enable_reg);
	v = __raw_readl(clk->enable_reg);

	return 0;
}

static void sc88xx_clk_disable_generic(struct clk *clk)
{
	u32 v;

	if (unlikely(clk->enable_reg == NULL)) {
		CLK_FW_ERR("clock: clock [%s]'s enable_reg is NULL\n", clk->name);
		return;
	}

	v = __raw_readl(clk->enable_reg);
	if (clk->flags & INVERT_ENABLE)
		v |= (0x1UL << clk->enable_bit);
	else
		v &= ~(0x1UL << clk->enable_bit);

	__raw_writel(v, clk->enable_reg);
	v = __raw_readl(clk->enable_reg);
}


const struct clkops sc88xx_clk_ops_generic = {
	.enable = sc88xx_clk_enable_generic,
	.disable = sc88xx_clk_disable_generic,
};

/* first level. */
static struct clk ext_32k = {
	.name = "ext_32k",
	.ops = &clkops_null,
	.rate = 32000,
	.flags = RATE_FIXED | ENABLE_ON_INIT,
	.divisor = 1,
	.clkdm_name = "ext_clkdm",
};

static struct clk ext_26m = {
	.name = "ext_26m",
	.ops = &clkops_null,
	.rate = 26000000,
	.flags = RATE_FIXED | ENABLE_ON_INIT,
	.divisor = 1,
	.clkdm_name = "ext_clkdm",
};

static struct clk clk_iis_pad = {
	.name = "clk_iis_pad",
	.ops = &clkops_null,
	.rate = 13000000,
	.set_rate = NULL,
	.flags = RATE_FIXED,
	.divisor = 1,
	.clkdm_name = "ext_clkdm",
};


static struct clk clk_ccir_pad = {
	.name = "clk_ccir_pad",
	.ops = &clkops_null,
	.rate = 13000000,
	.set_rate = NULL,
	.flags = RATE_FIXED,
	.divisor = 1,
	.clkdm_name = "ext_clkdm",
};

/* second level. */
static struct clk mpll_ck = {
	.name = "mpll_ck",
	.ops = &clkops_null,
	.parent = &ext_26m,
	.flags = ENABLE_ON_INIT,
	.clkdm_name = "pll_clkdm",
	.rate = 1000000000,
	.init = &sc8800g2_mpllcore_init,
	.recalc = &sc8800g2_mpllcore_recalc,
	.set_rate = &sc8800g2_mpllcore_reprogram,
};

static struct clk dpll_ck = {
	.name = "dpll_ck",
	.ops = &clkops_null,
	.parent = &ext_26m,
	.flags = ENABLE_ON_INIT,
	.clkdm_name = "pll_clkdm",
	//.recalc = &sc8800g2_dpllcore_recalc,
	.set_rate = 0,
};

static struct clk tdpll_ck = {
	.name = "tdpll_ck",
	.rate = 768000000,
	.flags = RATE_FIXED,
	.ops = &clkops_null,
	.parent = &ext_26m,
	.clkdm_name = "pll_clkdm",
};

/* third level.*/
static struct clk l3_400m = {
	.name = "l3_400m",
	.flags = RATE_FIXED,
	.rate = 400000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &mpll_ck,
	.clkdm_name = "l3_clkdm",
};

static struct clk l3_384m = {
	.name = "l3_384m",
	.flags = RATE_FIXED,
	.rate = 384000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &tdpll_ck,
	.clkdm_name = "l3_clkdm",
};

static struct clk l3_256m = {
	.name = "l3_256m",
	.flags = RATE_FIXED,
	.rate = 256000000,
	.ops = &clkops_null,
	.divisor = 3,
	.parent = &tdpll_ck,
	.clkdm_name = "l3_clkdm",
};

static struct clk l3_192m = {
	.name = "l3_192m",
	.flags = RATE_FIXED,
	.rate = 192000000,
	.ops = &clkops_null,
	.divisor = 4,
	.parent = &tdpll_ck,
	.clkdm_name = "l3_clkdm",
};

static struct clk l3_153m600k = {
	.name = "l3_153m600k",
	.flags = RATE_FIXED,
	.rate = 153600000,
	.ops = &clkops_null,
	.divisor = 5,
	.parent = &tdpll_ck,
	.clkdm_name = "l3_clkdm",
};

/* derived from l3_256m clock. */
static struct clk clk_128m = {
	.name = "clk_128m",
	.flags = RATE_FIXED,
	.rate = 128000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &l3_256m,
	.clkdm_name = "from_l3_256m",
};

static struct clk clk_64m = {
	.name = "clk_64m",
	.flags = RATE_FIXED,
	.rate = 64000000,
	.ops = &clkops_null,
	.divisor = 4,
	.parent = &clk_128m,
	.clkdm_name = "from_l3_256m",
};

/* derived from l3_192m clock. */
static struct clk clk_96m = {
	.name = "clk_96m",
	.flags = RATE_FIXED,
	.rate = 96000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &l3_192m,
	.clkdm_name = "from_l3_192m",
};

static struct clk clk_48m = {
	.name = "clk_48m",
	.flags = RATE_FIXED,
	.rate = 48000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_96m,
	.clkdm_name = "from_l3_192m",
};

static struct clk clk_24m = {
	.name = "clk_24m",
	.flags = RATE_FIXED,
	.rate = 24000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_48m,
	.clkdm_name = "from_l3_192m",
};

static struct clk clk_12m = {
	.name = "clk_12m",
	.flags = RATE_FIXED,
	.rate = 12000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_24m,
	.clkdm_name = "from_l3_192m",
};

/* derived from l3_153m600k clock. */
static struct clk clk_76m800k = {
	.name = "clk_76m800k",
	.flags = RATE_FIXED,
	.rate = 76800000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &l3_153m600k,
	.clkdm_name = "from_l3_153m600k",
};

static struct clk clk_51m200k = {
	.name = "clk_51m200k",
	.flags = RATE_FIXED,
	.rate = 51200000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &l3_153m600k,
	.clkdm_name = "from_l3_153m600k",
};

static struct clk clk_10m240k = {
	.name = "clk_10m240k",
	.flags = RATE_FIXED,
	.rate = 10240000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_51m200k,
	.clkdm_name = "from_l3_153m600k",
};

static struct clk clk_5m120k = {
	.name = "clk_5m120k",
	.flags = RATE_FIXED,
	.rate = 5120000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_10m240k,
	.clkdm_name = "from_l3_153m600k",
};


/* derived from ext_26m clock. */
static struct clk clk_13m = {
	.name = "clk_13m",
	.flags = RATE_FIXED,
	.rate = 13000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &ext_26m,
	.clkdm_name = "from_ext_26m",
};

static struct clk clk_6m500k = {
	.name = "clk_6m500k",
	.flags = RATE_FIXED,
	.rate = 65000000,
	.ops = &clkops_null,
	.divisor = 2,
	.parent = &clk_13m,
	.clkdm_name = "from_ext_26m",
};


/* for source-selectable clock. */
static const struct clksel_rate rates_clk_800m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_384m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

#ifdef CONFIG_ARCH_SC7710
static const struct clksel_rate rates_clk_384m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};
#endif

static const struct clksel_rate rates_clk_333m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_256m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

#ifdef CONFIG_ARCH_SC7710
static const struct clksel_rate rates_clk_256m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};
#endif

static const struct clksel_rate rates_clk_48m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_76m800k_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_ext_26m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_96m_4div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 0},
};



static const struct clksel_rate rates_clk_192m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

#ifdef CONFIG_ARCH_SC7710
static const struct clksel_rate rates_clk_192m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};
#endif

static const struct clksel_rate rates_clk_153m600k_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_128m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};


static const struct clksel_rate rates_clk_96m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_64m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_51m200k_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_48m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_26m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_12m_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_iis_clk_pad_8div[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 2, .val = 1, .flags = RATE_IN_SC8810},
		{.div = 3, .val = 2, .flags = RATE_IN_SC8810},
		{.div = 4, .val = 3, .flags = RATE_IN_SC8810},
		{.div = 5, .val = 4, .flags = RATE_IN_SC8810},
		{.div = 6, .val = 5, .flags = RATE_IN_SC8810},
		{.div = 7, .val = 6, .flags = RATE_IN_SC8810},
		{.div = 8, .val = 7, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel ccir_mclk_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_4div},
		{.parent = &clk_76m800k,	.val = 1,	.rates = rates_clk_76m800k_4div},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_4div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_ext_26m_4div},
		{.parent = NULL}
};

static struct clk ccir_mclk = {
	.name = "ccir_mclk",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "top_module",

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = ccir_mclk_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CCIR_MCLK_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CCIR_MCLK_EN_SHIFT,

	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
};

static const struct clksel_rate rates_clk_ccir_pad_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};


static const struct clksel clk_ccir_clksel[] = {
		{.parent = &clk_ccir_pad,	.val = 2,	.rates = rates_clk_ccir_pad_nodiv},
		{.parent = NULL}
};


static struct clk clk_ccir = {
	.name = "clk_ccir",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_ccir_pad,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,


	.clksel = clk_ccir_clksel,
	/*
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_IIS_CLKSEL_MASK,
	*/
	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_CCIR_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN2),
	.clkdiv_mask = CLK_IIS_CLKDIV_MASK,
	*/
};

static const struct clksel_rate rates_clk_153m600k_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_128m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_96m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_76m800k_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_64m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_51m200k_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};


static const struct clksel_rate rates_clk_48m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_26m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_24m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_12m_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};

static const struct clksel_rate rates_clk_32k_nodiv[] = {
		{.div = 1, .val = 0, .flags = RATE_IN_SC8810},
		{.div = 0},
};



static const struct clksel clk_dcam_clksel[] = {
		{.parent = &clk_128m,		.val = 0,	.rates = rates_clk_128m_nodiv},
		{.parent = &clk_76m800k,	.val = 1,	.rates = rates_clk_76m800k_nodiv},
		{.parent = &clk_64m,		.val = 2,	.rates = rates_clk_64m_nodiv},
		{.parent = &clk_48m,		.val = 3,	.rates = rates_clk_48m_nodiv},
		{.parent = NULL}
};

static struct clk clk_dcam = {
	.name = "clk_dcam",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_128m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_dcam_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_DCAM_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_DCAM_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_vsp_clksel[] = {
		{.parent = &l3_153m600k,	.val = 0,	.rates = rates_clk_153m600k_nodiv},
		{.parent = &clk_128m,		.val = 1,	.rates = rates_clk_128m_nodiv},
		{.parent = &clk_64m,		.val = 2,	.rates = rates_clk_64m_nodiv},
		{.parent = &clk_48m,		.val = 3,	.rates = rates_clk_48m_nodiv},
		{.parent = NULL}
};

static struct clk clk_vsp = {
	.name = "clk_vsp",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &l3_153m600k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_vsp_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_VSP_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_VSP_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_lcdc_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_8div},
		{.parent = &clk_64m,		.val = 1,	.rates = rates_clk_64m_8div},
		{.parent = &clk_12m,		.val = 2,	.rates = rates_clk_12m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_lcdc = {
	.name = "clk_lcdc",
	.flags = 0,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_lcdc_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_LCDC_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_LCDC_EN_SHIFT,

	.clkdiv_reg = __io(GEN4),
	.clkdiv_mask = CLK_LCDC_CLKDIV_MASK,
};

static const struct clksel clk_sdio0_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_nodiv},
		{.parent = &clk_64m,		.val = 1,	.rates = rates_clk_64m_nodiv},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_nodiv},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_sdio0 = {
	.name = "clk_sdio0",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_sdio0_clksel,
	.clksel_reg = __io(GEN5),
	.clksel_mask = CLK_SDIO0_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_SDIO0_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_sdio1_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_nodiv},
		{.parent = &clk_64m,		.val = 1,	.rates = rates_clk_64m_nodiv},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_nodiv},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_sdio1 = {
	.name = "clk_sdio1",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_sdio1_clksel,
	.clksel_reg = __io(GEN5),
	.clksel_mask = CLK_SDIO1_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_SDIO1_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

#ifdef CONFIG_ARCH_SC7710
static const struct clksel clk_sdio2_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_nodiv},
		{.parent = &l3_192m,		.val = 1,	.rates = rates_clk_192m_nodiv},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_nodiv},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_sdio2 = {
	.name = "clk_sdio2",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_sdio2_clksel,
	.clksel_reg = __io(GR_CLK_GEN7),
	.clksel_mask = CLK_SDIO2_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL6),
	.enable_bit = CLK_SDIO2_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_emmc0_clksel[] = {
		{.parent = &ext_26m,		.val = 0,	.rates = rates_clk_26m_nodiv},
		{.parent = &l3_384m,		.val = 1,	.rates = rates_clk_384m_nodiv},
		{.parent = &l3_256m,		.val = 2,	.rates = rates_clk_256m_nodiv},
		{.parent = &l3_153m600k,.val = 3,	.rates = rates_clk_153m600k_nodiv},
		{.parent = NULL}
};

static struct clk clk_emmc0 = {
	.name = "clk_emmc0",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_26m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_emmc0_clksel,
	.clksel_reg = __io(GR_CLK_GEN7),
	.clksel_mask = CLK_EMMC0_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL6),
	.enable_bit = CLK_EMMC0_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};
#endif

static const struct clksel clk_uart0_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_8div},
		{.parent = &clk_51m200k,	.val = 1,	.rates = rates_clk_51m200k_8div},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_uart0 = {
	.name = "clk_uart0",
	/*
	.flags = DEVICE_APB,
	*/
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_uart0_clksel,
	.clksel_reg = __io(CLK_DLY),
	.clksel_mask = CLK_UART0_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CLK_UART0_EN_SHIFT,

	.clkdiv_reg = __io(GEN5),
	.clkdiv_mask = CLK_UART0_CLKDIV_MASK,
};

static const struct clksel clk_uart1_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_8div},
		{.parent = &clk_51m200k,	.val = 1,	.rates = rates_clk_51m200k_8div},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_uart1 = {
	.name = "clk_uart1",
/*
	.flags = DEVICE_APB,
*/
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_uart1_clksel,
	.clksel_reg = __io(CLK_DLY),
	.clksel_mask = CLK_UART1_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CLK_UART1_EN_SHIFT,

	.clkdiv_reg = __io(GEN5),
	.clkdiv_mask = CLK_UART1_CLKDIV_MASK,
};

static const struct clksel clk_uart2_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_8div},
		{.parent = &clk_51m200k,	.val = 1,	.rates = rates_clk_51m200k_8div},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_uart2 = {
	.name = "clk_uart2",
/*
	.flags = DEVICE_APB,
*/
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_uart2_clksel,
	.clksel_reg = __io(CLK_DLY),
	.clksel_mask = CLK_UART2_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CLK_UART2_EN_SHIFT,

	.clkdiv_reg = __io(GEN5),
	.clkdiv_mask = CLK_UART2_CLKDIV_MASK,
};

#ifdef CONFIG_ARCH_SC7710
static const struct clksel clk_uart3_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_8div},
		{.parent = &clk_51m200k,	.val = 1,	.rates = rates_clk_51m200k_8div},
		{.parent = &clk_48m,		.val = 2,	.rates = rates_clk_48m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_uart3 = {
	.name = "clk_uart3",
/*
	.flags = DEVICE_APB,
*/
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_uart3_clksel,
	.clksel_reg = __io(GR_CLK_GEN6),
	.clksel_mask = CLK_UART3_CLKSEL_MASK,

	.enable_reg = __io(GR_CLK_GEN7),
	.enable_bit = CLK_UART3_EN_SHIFT,

	.clkdiv_reg = __io(GR_CLK_GEN7),
	.clkdiv_mask = CLK_UART3_CLKDIV_MASK,
};
#endif

static const struct clksel clk_spi_clksel[] = {
		{.parent = &l3_192m,		.val = 0,	.rates = rates_clk_192m_8div},
		{.parent = &l3_153m600k,	.val = 1,	.rates = rates_clk_153m600k_8div},
		{.parent = &clk_96m,		.val = 2,	.rates = rates_clk_96m_8div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_8div},
		{.parent = NULL}
};

static struct clk clk_spi = {
	.name = "clk_spi",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &l3_192m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_spi_clksel,
	.clksel_reg = __io(CLK_DLY),
	.clksel_mask = CLK_SPI_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CLK_SPI_EN_SHIFT,

	.clkdiv_reg = __io(GEN2),
	.clkdiv_mask = CLK_SPI_CLKDIV_MASK,
};

static const struct clksel clk_adi_m_clksel[] = {
		{.parent = &clk_76m800k,		.val = 0,	.rates = rates_clk_76m800k_nodiv},
		{.parent = &clk_51m200k,		.val = 1,	.rates = rates_clk_51m200k_nodiv},
		{.parent = NULL}
};

static struct clk clk_adi_m = {
	.name = "clk_adi_m",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_76m800k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_adi_m_clksel,
	.clksel_reg = __io(CLK_DLY),
	.clksel_mask = CLK_ADI_M_CLKSEL_MASK,

	.enable_reg = __io(CLK_DLY),
	.enable_bit = CLK_ADI_M_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static struct clksel_rate rates_clk_128m_256div[256 + 1];
static struct clksel_rate rates_clk_96m_256div[256 + 1];
static struct clksel_rate rates_clk_76m800k_256div[256 + 1];
static struct clksel_rate rates_clk_51m200k_256div[256 + 1];
static struct clksel_rate rates_clk_iis_pad_256div[256 + 1];
static struct clksel_rate rates_clk_32k_256div[256 + 1];
static struct clksel_rate rates_clk_26m_256div[256 + 1];


static void rates_init(void)
{
	int i;
	for (i = 0; i < 256; i++) {
		rates_clk_128m_256div[i].div = i + 1;
		rates_clk_128m_256div[i].val = i;
		rates_clk_128m_256div[i].flags = RATE_IN_SC8810;

		rates_clk_96m_256div[i].div = i + 1;
		rates_clk_96m_256div[i].val = i;
		rates_clk_96m_256div[i].flags = RATE_IN_SC8810;

		rates_clk_76m800k_256div[i].div = i + 1;
		rates_clk_76m800k_256div[i].val = i;
		rates_clk_76m800k_256div[i].flags = RATE_IN_SC8810;

		rates_clk_51m200k_256div[i].div = i + 1;
		rates_clk_51m200k_256div[i].val = i;
		rates_clk_51m200k_256div[i].flags = RATE_IN_SC8810;

		rates_clk_iis_pad_256div[i].div = i + 1;
		rates_clk_iis_pad_256div[i].val = i;
		rates_clk_iis_pad_256div[i].flags = RATE_IN_SC8810;

		rates_clk_32k_256div[i].div = i + 1;
		rates_clk_32k_256div[i].val = i;
		rates_clk_32k_256div[i].flags = RATE_IN_SC8810;

		rates_clk_26m_256div[i].div = i + 1;
		rates_clk_26m_256div[i].val = i;
		rates_clk_26m_256div[i].flags = RATE_IN_SC8810;

	}
	rates_clk_128m_256div[i].div = 0;
	rates_clk_128m_256div[i].val = 0;
	rates_clk_128m_256div[i].flags = 0;


	rates_clk_96m_256div[i].div = 0;
	rates_clk_96m_256div[i].val = 0;
	rates_clk_96m_256div[i].flags = 0;

	rates_clk_76m800k_256div[i].div = 0;
	rates_clk_76m800k_256div[i].val = 0;
	rates_clk_76m800k_256div[i].flags = 0;

	rates_clk_51m200k_256div[i].div = 0;
	rates_clk_51m200k_256div[i].val = 0;
	rates_clk_51m200k_256div[i].flags = 0;

	rates_clk_iis_pad_256div[i].div = 0;
	rates_clk_iis_pad_256div[i].val = 0;
	rates_clk_iis_pad_256div[i].flags = 0;

	rates_clk_32k_256div[i].div = 0;
	rates_clk_32k_256div[i].val = 0;
	rates_clk_32k_256div[i].flags = 0;

	rates_clk_26m_256div[i].div = 0;
	rates_clk_26m_256div[i].val = 0;
	rates_clk_26m_256div[i].flags = 0;
}

static const struct clksel clk_aux0_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_256div},
		{.parent = &clk_76m800k,	.val = 1,	.rates = rates_clk_76m800k_256div},
		{.parent = &ext_32k,		.val = 2,	.rates = rates_clk_32k_256div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_256div},
		{.parent = NULL}
};

static struct clk clk_aux0 = {
	.name = "clk_aux0",
#if 0
	.flags = DEVICE_APB,
#endif
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_aux0_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_AUX0_CLKSEL_MASK,

	.enable_reg = __io(GEN1),
	.enable_bit = CLK_AUX0_EN_SHIFT,

	.clkdiv_reg = __io(GEN1),
	.clkdiv_mask = CLK_AUX0_CLKDIV_MASK,
};


static const struct clksel clk_aux1_clksel[] = {
		{.parent = &clk_96m,		.val = 0,	.rates = rates_clk_96m_256div},
		{.parent = &clk_76m800k,	.val = 1,	.rates = rates_clk_76m800k_256div},
		{.parent = &ext_32k,		.val = 2,	.rates = rates_clk_32k_256div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_256div},
		{.parent = NULL}
};

static struct clk clk_aux1 = {
	.name = "clk_aux1",
//	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_96m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_aux1_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_AUX1_CLKSEL_MASK,

	.enable_reg = __io(GEN1),
	.enable_bit = CLK_AUX1_EN_SHIFT,

	.clkdiv_reg = __io(PCTRL),
	.clkdiv_mask = CLK_AUX1_CLKDIV_MASK,
};


static const struct clksel clk_iis_clksel[] = {
		{.parent = &clk_128m,		.val = 0,	.rates = rates_clk_128m_256div},
		{.parent = &clk_51m200k,	.val = 1,	.rates = rates_clk_51m200k_256div},
		{.parent = &clk_iis_pad,	.val = 2,	.rates = rates_clk_iis_pad_256div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_256div},
		{.parent = NULL}
};

static struct clk clk_iis = {
	.name = "clk_iis",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_128m,
	.clkdm_name = "peripheral",

	.recalc = &sc88xx_recalc_generic,

	.set_rate = &sc88xx_set_rate_generic,

	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_iis_clksel,
	.clksel_reg = __io(PLL_SCR),
	.clksel_mask = CLK_IIS_CLKSEL_MASK,

	.enable_reg = __io(GEN0),
	.enable_bit = CLK_IIS_EN_SHIFT,

	.clkdiv_reg = __io(GEN2),
	.clkdiv_mask = CLK_IIS_CLKDIV_MASK,
};

static const struct clksel clk_pwm0_clksel[] = {
		{.parent = &ext_32k,		.val = 0,	.rates = rates_clk_32k_nodiv},
		{.parent = &ext_26m,		.val = 1,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_pwm0 = {
	.name = "clk_pwm0",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_32k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_pwm0_clksel,
	.clksel_reg = __io(CLK_EN),
	.clksel_mask = CLK_PWM0_CLKSEL_MASK,

	.enable_reg = __io(CLK_EN),
	.enable_bit = CLK_PWM0_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_pwm1_clksel[] = {
		{.parent = &ext_32k,		.val = 0,	.rates = rates_clk_32k_nodiv},
		{.parent = &ext_26m,		.val = 1,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_pwm1 = {
	.name = "clk_pwm1",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_32k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_pwm1_clksel,
	.clksel_reg = __io(CLK_EN),
	.clksel_mask = CLK_PWM1_CLKSEL_MASK,

	.enable_reg = __io(CLK_EN),
	.enable_bit = CLK_PWM1_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_pwm2_clksel[] = {
		{.parent = &ext_32k,		.val = 0,	.rates = rates_clk_32k_nodiv},
		{.parent = &ext_26m,		.val = 1,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_pwm2 = {
	.name = "clk_pwm2",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_32k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_pwm2_clksel,
	.clksel_reg = __io(CLK_EN),
	.clksel_mask = CLK_PWM2_CLKSEL_MASK,

	.enable_reg = __io(CLK_EN),
	.enable_bit = CLK_PWM2_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_pwm3_clksel[] = {
		{.parent = &ext_32k,		.val = 0,	.rates = rates_clk_32k_nodiv},
		{.parent = &ext_26m,		.val = 1,	.rates = rates_clk_26m_nodiv},
		{.parent = NULL}
};

static struct clk clk_pwm3 = {
	.name = "clk_pwm3",
	.flags = DEVICE_APB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_32k,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_pwm3_clksel,
	.clksel_reg = __io(CLK_EN),
	.clksel_mask = CLK_PWM3_CLKSEL_MASK,

	.enable_reg = __io(CLK_EN),
	.enable_bit = CLK_PWM3_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_usb_ref_clksel[] = {
		{.parent = &clk_12m,		.val = 0,	.rates = rates_clk_12m_nodiv},
		{.parent = &clk_24m,		.val = 1,	.rates = rates_clk_24m_nodiv},
		{.parent = NULL}
};

static struct clk clk_usb_ref = {
	.name = "clk_usb_ref",
	.flags = DEVICE_AWAKE | DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_12m,
	.clkdm_name = "peripheral",
	.divisor = 1,

	.recalc = &sc88xx_recalc_generic,
	.set_rate = &sc88xx_set_rate_generic,
	.init = &sc88xx_init_clksel_parent,

	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_usb_ref_clksel,
	.clksel_reg = __io(AHB_CTL3),
	.clksel_mask = CLK_USB_REF_CLKSEL_MASK,

	.enable_reg = __io(AHB_CTL0),
	.enable_bit = CLK_USB_REF_EN_SHIFT,
	/*
	.clkdiv_reg = __io(GEN3),
	.clkdiv_mask = CCIR_MCLK_CLKDIV_MASK,
	*/
};

static const struct clksel clk_mcu_clksel[] = {
		{.parent = &mpll_ck,		.val = 0,	.rates = rates_clk_800m_4div},
		{.parent = &l3_384m,		.val = 1,	.rates = rates_clk_384m_4div},
		{.parent = &l3_256m,		.val = 2,	.rates = rates_clk_256m_4div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_256div},
		{.parent = NULL}
};

static struct clk clk_mcu = {
	.name = "clk_mcu",
	.flags = ENABLE_ON_INIT,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &mpll_ck,
	.clkdm_name = "core",

	.recalc = &sc88xx_recalc_generic,
	/*
	.set_rate = &sc88xx_set_rate_generic,
	*/
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_mcu_clksel,
	.clksel_reg = __io(AHB_ARM_CLK),
	.clksel_mask = CLK_MCU_CLKSEL_MASK,
	/*
	.enable_reg = __io(GEN1),
	.enable_bit = CLK_MCU_EN_SHIFT,
	*/
	.clkdiv_reg = __io(AHB_ARM_CLK),
	.clkdiv_mask = CLK_MCU_CLKDIV_MASK,
};


static const struct clksel clk_axi_clksel[] = {
		{.parent = &clk_mcu,		.val = 0,	.rates = rates_clk_800m_4div},
		{.parent = NULL}
};


static struct clk clk_axi = {
	.name = "clk_axi",
	.flags = ENABLE_ON_INIT,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_mcu,
	.clkdm_name = "core",

	.recalc = &sc88xx_recalc_generic,
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_axi_clksel,
	.clkdiv_reg = __io(AHB_CA5_CFG),
	.clkdiv_mask = CLK_AXI_CLKDIV_MASK,

};


static const struct clksel clk_ahb_clksel[] = {
		{.parent = &clk_mcu,		.val = 0,	.rates = rates_clk_800m_4div},
		{.parent = NULL}
};

static struct clk clk_ahb = {
	.name = "clk_ahb",
	.flags = ENABLE_ON_INIT,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &clk_mcu,
	.clkdm_name = "core",

	.recalc = &sc88xx_recalc_generic,
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_ahb_clksel,
	.clkdiv_reg = __io(AHB_ARM_CLK),
	.clkdiv_mask = CLK_AHB_CLKDIV_MASK,

};


static const struct clksel clk_emc_clksel[] = {
		{.parent = &l3_400m,		.val = 0,	.rates = rates_clk_800m_4div},
		{.parent = &dpll_ck,		.val = 1,	.rates = rates_clk_333m_4div},
		{.parent = &l3_256m,		.val = 2,	.rates = rates_clk_256m_4div},
		{.parent = &ext_26m,		.val = 3,	.rates = rates_clk_26m_256div},
		{.parent = NULL}
};

static struct clk clk_emc = {
	.name = "clk_emc",
	.flags = DEVICE_AHB,
	.ops = &sc88xx_clk_ops_generic,
	.parent = &ext_26m,
	.clkdm_name = "core",

	.recalc = &sc88xx_recalc_generic,
	.init = &sc88xx_init_clksel_parent,
	.round_rate = &sc88xx_clksel_round_rate,

	.clksel = clk_emc_clksel,
	.clksel_reg = __io(AHB_ARM_CLK),
	.clksel_mask = CLK_EMC_CLKSEL_MASK,

	.clkdiv_reg = __io(AHB_ARM_CLK),
	.clkdiv_mask = CLK_EMC_CLKDIV_MASK,
};




static struct sc88xx_clk sc8800g2_clks[] = {
	/* 1. first level: external input clock. */
	CLK(NULL, "ext_32k", &ext_32k, CK_SC8800G2),
	CLK(NULL, "ext_26m", &ext_26m, CK_SC8800G2),
	CLK(NULL, "clk_iis_pad", &clk_iis_pad, CK_SC8800G2),
	CLK(NULL, "clk_ccir_pad", &clk_ccir_pad, CK_SC8800G2),


	/* 2. second level: PLL output clock. */
	CLK(NULL, "mpll_ck", &mpll_ck, CK_SC8800G2),
	CLK(NULL, "dpll_ck", &dpll_ck, CK_SC8800G2),
	CLK(NULL, "tdpll_ck", &tdpll_ck, CK_SC8800G2),

	CLK(NULL, "clk_mcu", &clk_mcu, CK_SC8800G2),
	CLK(NULL, "clk_axi", &clk_axi, CK_SC8800G2),
	CLK(NULL, "clk_ahb", &clk_ahb, CK_SC8800G2),
	CLK(NULL, "clk_emc", &clk_emc, CK_SC8800G2),

	/* third level: clock derived from top module. */
	CLK(NULL, "l3_256m", &l3_256m, CK_SC8800G2),
	CLK(NULL, "l3_192m", &l3_192m, CK_SC8800G2),
	CLK(NULL, "l3_153m600k", &l3_153m600k, CK_SC8800G2),

	/* 3. clocks from top module. */
	/* 3.1 from l3_256m */
	CLK(NULL, "clk_128m", &clk_128m, CK_SC8800G2),
	CLK(NULL, "clk_64m", &clk_64m, CK_SC8800G2),

	/* 3.2 from l3_192m */
	CLK(NULL, "clk_96m", &clk_96m, CK_SC8800G2),
	CLK(NULL, "clk_48m", &clk_48m, CK_SC8800G2),
	CLK(NULL, "clk_24m", &clk_24m, CK_SC8800G2),
	CLK(NULL, "clk_12m", &clk_12m, CK_SC8800G2),

	/* 3.3 from l3_153m600k */
	CLK(NULL, "clk_76m800k", &clk_76m800k, CK_SC8800G2),
	CLK(NULL, "clk_51m200k", &clk_51m200k, CK_SC8800G2),
	CLK(NULL, "clk_10m240k", &clk_10m240k, CK_SC8800G2),
	CLK(NULL, "clk_5m120k", &clk_5m120k, CK_SC8800G2),

	/* 3.4 from ext26m */
	CLK(NULL, "clk_13m", &clk_13m, CK_SC8800G2),
	CLK(NULL, "clk_6m500k", &clk_6m500k, CK_SC8800G2),

	/* 4. other clocks, source for peripherals. */
	CLK(NULL, "ccir_mclk", &ccir_mclk, CK_SC8800G2),
	CLK(NULL, "clk_ccir", &clk_ccir, CK_SC8800G2),
	CLK(NULL, "clk_dcam", &clk_dcam, CK_SC8800G2),
	CLK(NULL, "clk_vsp", &clk_vsp, CK_SC8800G2),
	CLK(NULL, "clk_lcdc", &clk_lcdc, CK_SC8800G2),
	CLK(NULL, "clk_sdio0", &clk_sdio0, CK_SC8800G2),
	CLK(NULL, "clk_sdio1", &clk_sdio1, CK_SC8800G2),
#ifdef CONFIG_ARCH_SC7710
	CLK(NULL, "clk_sdio2", &clk_sdio2, CK_SC8800G2),
	CLK(NULL, "clk_emmc0", &clk_emmc0, CK_SC8800G2),
#endif
	CLK(NULL, "clk_uart0", &clk_uart0, CK_SC8800G2),
	CLK(NULL, "clk_uart1", &clk_uart1, CK_SC8800G2),
	CLK(NULL, "clk_uart2", &clk_uart2, CK_SC8800G2),
#ifdef CONFIG_ARCH_SC7710
	CLK(NULL, "clk_uart3", &clk_uart3, CK_SC8800G2),
#endif
	CLK(NULL, "clk_spi", &clk_spi, CK_SC8800G2),
	CLK(NULL, "clk_iis", &clk_iis, CK_SC8800G2),
	CLK(NULL, "clk_adi_m", &clk_adi_m, CK_SC8800G2),
	CLK(NULL, "clk_aux0", &clk_aux0, CK_SC8800G2),
	CLK(NULL, "clk_aux1", &clk_aux1, CK_SC8800G2),
	CLK(NULL, "clk_pwm0", &clk_pwm0, CK_SC8800G2),
	CLK(NULL, "clk_pwm1", &clk_pwm1, CK_SC8800G2),
	CLK(NULL, "clk_pwm2", &clk_pwm2, CK_SC8800G2),
	CLK(NULL, "clk_pwm3", &clk_pwm3, CK_SC8800G2),
	CLK(NULL, "clk_usb_ref", &clk_usb_ref, CK_SC8800G2),
};

static void _sc88xx_clk_commit(struct clk *clk)
{
	/* nothing for now. */
}

static void sc8800g2_mpllcore_init(struct clk *clk){
	unsigned long rate = 0;
	if(clk->recalc)
		rate = clk->recalc(clk);
	else
		rate = 1000000000;

	return;
}

static unsigned long sc8800g2_mpllcore_recalc(struct clk *clk)
{
	u32 mpll_refin, mpll_n, mpll_cfg;
	mpll_cfg = __raw_readl(GR_MPLL_MN);
	mpll_refin = (mpll_cfg>>GR_MPLL_REFIN_SHIFT) & GR_MPLL_REFIN_MASK;
	switch(mpll_refin){
	case 0:
		mpll_refin = GR_MPLL_REFIN_2M;
		break;
	case 1:
	case 2:
		mpll_refin = GR_MPLL_REFIN_4M;
		break;
	case 3:
		mpll_refin = GR_MPLL_REFIN_13M;
		break;
	default:
		printk("%s ERROR mpll_refin:%d\n", __func__, mpll_refin);
	}
	mpll_n = mpll_cfg & GR_MPLL_N_MASK;
	clk->rate = mpll_refin * mpll_n;
	return (clk->rate);

}

static unsigned long sc8800g2_dpllcore_recalc(struct clk *clk)
{
	unsigned long refclk = 4000000;
	unsigned long v = __raw_readl(GR_DPLL_CTRL);
	return refclk * (v & 0x7ff);
}

static int sc8800g2_mpllcore_reprogram(struct clk *clk, unsigned long rate)
{
	u32 mpll_refin, mpll_n, mpll_cfg;
	clk->rate = rate;
	rate /= MHz;
	mpll_cfg = __raw_readl(GR_MPLL_MN);
	mpll_refin = (mpll_cfg>>GR_MPLL_REFIN_SHIFT) & GR_MPLL_REFIN_MASK;
	switch(mpll_refin){
		case 0:
			  mpll_refin = GR_MPLL_REFIN_2M;
			  break;
		case 1:
		case 2:
			  mpll_refin = GR_MPLL_REFIN_4M;
			  break;
		case 3:
			  mpll_refin = GR_MPLL_REFIN_13M;
			  break;
		default:
			  printk("%s ERROR mpll_refin:%d\n", __func__, mpll_refin);
	}
	mpll_refin /= MHz;
	mpll_n = rate / mpll_refin;
	mpll_cfg &= ~GR_MPLL_N_MASK;
	mpll_cfg |= mpll_n;

	u32 gr_gen1 = __raw_readl(GR_GEN1);
	gr_gen1 |= BIT(9);
	__raw_writel(gr_gen1, GR_GEN1);
	pr_debug("before, mpll_cfg:0x%x, mpll_n:%u, mpll_refin:%u\n", __raw_readl(GR_MPLL_MN), mpll_n, mpll_refin);
	__raw_writel(mpll_cfg, GR_MPLL_MN);
	gr_gen1 &= ~BIT(9);
	__raw_writel(gr_gen1, GR_GEN1);

	propagate_rate(clk);
	pr_debug("after, mpll_cfg:0x%x, mpll_n:%u, mpll_refin:%u\n", __raw_readl(GR_MPLL_MN), mpll_n, mpll_refin);

	return 0;
}

static int _sc88xx_clk_enable(struct clk *clk)
{
	return clk->ops->enable(clk);
}

static void _sc88xx_clk_disable(struct clk *clk)
{
	clk->ops->disable(clk);
}
static void sc88xx_clk_disable(struct clk *clk)
{
	if ((clk->usecount > 0) && !(--clk->usecount)) {
		_sc88xx_clk_disable(clk);
		if (clk->parent)
			sc88xx_clk_disable(clk->parent);
	}
}

static int sc88xx_clk_enable(struct clk *clk)
{
	int ret = 0;

	if (clk->usecount++ == 0) {
		if (clk->parent) {
			ret = sc88xx_clk_enable(clk->parent);
			if (ret)
				goto err;
		}
		ret = _sc88xx_clk_enable(clk);
		if (ret) {
			if (clk->parent)
				sc88xx_clk_disable(clk->parent);
			goto err;
		}
	}
	return ret;
err:
	clk->usecount--;
	return ret;
}


long sc88xx_clksel_round_rate(struct clk *clk, unsigned long target_rate)
{
	u32 valid_rate;
	const struct clksel_rate *clkr;
	int ret = -EINVAL;

	ret = sc88xx_clksel_rournd_rate_clkr(clk, target_rate, &clkr, &valid_rate);
	if (ret)
		return ret;

	return valid_rate;
}

static long	sc88xx_clk_round_rate(struct clk *clk, unsigned long rate)
{
	if (clk->round_rate)
		return clk->round_rate(clk, rate);

	if (clk->flags & RATE_FIXED)
		CLK_FW_ERR(KERN_ERR "clock: generic omap2_clk_round_rate called "
		       "on fixed-rate clock %s\n", clk->name);

	return clk->rate;

}

static int sc88xx_clk_set_rate(struct clk *clk, unsigned long rate)
{
	int ret = -EINVAL;
	if (clk->flags & CONFIG_PARTICIPANT)
		return -EINVAL;

	if (clk->set_rate)
		ret = clk->set_rate(clk, rate);
	return ret;
}

static const struct clksel *sc88xx_get_clksel_by_parent(struct clk *clk,
					struct clk *src_clk)
{
	const struct clksel *clks;

	if (!clk->parent) {
		CLK_FW_ERR("clock[%s]: parent is NULL, can't get parent!\n", clk->name);
		return NULL;
	}

	/*
	if (!clk->clksel_reg || !clk->clksel_mask)
		return NULL;
	*/

	for (clks = clk->clksel; clks->parent; clks++) {
		if (clks->parent == src_clk)
			break;
	}

	if (!clks->parent) {
		CLK_FW_ERR("clock: Can't find parent clock [%s] for clock [%s].\n",
				src_clk->name, clk->name);
		return NULL;
	}
	return clks;
}

static int sc88xx_clk_set_parent(struct clk *clk, struct clk *new_parent)
{
	u32 field_val, v;
	const struct clksel *clks;


	if (clk->flags & CONFIG_PARTICIPANT)
		return -EINVAL;

	if (!clk->clksel_reg || !clk->clksel_mask) {
		CLK_FW_ERR("clock[%s]: no clksel_reg, parent can't be changed!\n", clk->name);
		return -EINVAL;
	}

	clks = sc88xx_get_clksel_by_parent(clk, new_parent);
	if (!clks) {
		CLK_FW_ERR("clock[%s]: Can't find parent [%s]!\n", clk->name,
					new_parent->name);
		return -EPERM;
	}

	field_val = clks->val;

	WARN_ON(clk->clksel_mask == 0);

	v = __raw_readl(clk->clksel_reg);
	v &= (~clk->clksel_mask);
	v |= (field_val << __ffs(clk->clksel_mask));
	__raw_writel(v, clk->clksel_reg);
	v = __raw_readl(clk->clksel_reg);

	_sc88xx_clk_commit(clk);
	clk_reparent(clk, new_parent);

	if (clk->recalc)
		clk->rate = clk->recalc(clk);
	propagate_rate(clk);

	return 0;
}

static void sc88xx_clk_disable_unused(struct clk *clk)
{

}

unsigned long sc88xx_recalc_generic(struct clk *clk)
{
	const struct clksel_rate *clkr;
	const struct clksel *clks;

	u32 v;

	/*
	if ((!clk->clksel_reg) || (!clk->clksel_mask)) {
		return 0;
	}
	*/

	clks = sc88xx_get_clksel_by_parent(clk, clk->parent);
	if (!clks) {
		CLK_FW_ERR("clock: can't find parent for clock [%s].\n", clk->name);
		return 0;
	}

	if ((!clk->clkdiv_reg) || (!clk->clkdiv_mask)) {
		clkr = clks->rates;
		return clk->parent->rate / clkr->div;
	}
	else {
		v = __raw_readl(clk->clkdiv_reg);
		v &= clk->clkdiv_mask;
		v >>= __ffs(clk->clkdiv_mask);


		for (clkr = clks->rates; clkr->div; clkr++) {
			if (clkr->val == v)
				break;
		}

		if (!clkr->div) {
			pr_err("clock[%s]: can't find divisor, parent = [%s], "
					"v = %08x\n",
					clk->name, clks->parent->name, v);
			for (clkr = clks->rates; clkr->div; clkr++) {
				CLK_FW_ERR("clock[%s]: divisor = %d val = %d\n",
						clk->name, clkr->div, clkr->val);
			}

			return 0;
		}
	}
	clk->divisor = clkr->div;
	return (clk->parent->rate / clkr->div);
}

int sc88xx_clksel_rournd_rate_clkr(struct clk *clk, unsigned long target_rate,
					const struct clksel_rate **clkrp, u32 *valid_rate)
{
	const struct clksel_rate *clkr;
	const struct clksel *clks;
	u32 last_div = 0;
	unsigned long test_rate;


	clks = sc88xx_get_clksel_by_parent(clk, clk->parent);
	if (!clks)
		return -EINVAL;

	if ((!clk->clksel_reg) || (!clk->clksel_mask)) {
		if (target_rate < clk->parent->rate)
			return -EINVAL;
		else {
			*clkrp = clks->rates;
			*valid_rate = clk->parent->rate;
			return clk->parent->rate;
		}
	}


	for (clkr = clks->rates; clkr->div; clkr++) {
		if (clkr->div <= last_div) {
			pr_err("clock: clksel_rate table doesn't include item for clock [%s].\n",
					clk->name);
			return -EINVAL;
		}

		last_div = clkr->div;
		test_rate = clk->parent->rate / clkr->div;

		if (test_rate <= target_rate)
			break;
	}

	if (!clkr->div) {
		pr_err("clock: can't find divisor for clock [%s], rate = %ld\n",
				clk->name, target_rate);
		return -EINVAL;
	}
	*clkrp = clkr;
	*valid_rate = test_rate;
	return 0;
}

static struct clksel_rate *sc88xx_get_clksel_rate_by_divisor(struct clk *clk,
			int divisor)
{
	const struct clksel_rate *clkr;
	const struct clksel *clks;


	clks = sc88xx_get_clksel_by_parent(clk, clk->parent);
	if (!clks) {
		CLK_FW_ERR("clock: can't find parent for clock [%s].\n", clk->name);
		return 0;
	}

	for (clkr = clks->rates; clkr->div; clkr++) {
		if (clkr->div == divisor)
			break;
	}

	if (!clkr->div) {
		pr_err("clock[%s]: can't find divisor, parent = [%s], "
				"divisor = %08x\n",
				clk->name, clks->parent->name, divisor);
		/*
		for (clkr = clks->rates; clkr->div; clkr++) {
			CLK_FW_ERR("clock[%s]: divisor = %d val = %d\n",
					clk->name, clkr->div, clkr->val);

		}
		*/
		return NULL;
	}
	else  {
		return (struct clksel_rate *)clkr;
	}
}


int sc88xx_set_rate_generic(struct clk *clk, unsigned long rate)
{
	u32 valid_rate, v;
	const struct clksel_rate *clkr;
	int ret = -EINVAL;

	if ((!clk->clkdiv_reg) || (!clk->clkdiv_mask)) {
		if (rate == clk->parent->rate) {
			CLK_FW_INFO("clock[%s]: set same rate as parent[%s].\n",
				clk->name, clk->parent->name);
			return 0;
		}
		else {
			CLK_FW_ERR("clock[%s]: no divisor, rate can't be changed!\n",
				clk->name);
			return -EINVAL;
		}
	}

	ret = sc88xx_clksel_rournd_rate_clkr(clk, rate, &clkr, &valid_rate);
	if (ret)
		return ret;
	if (valid_rate != rate)
		return -EINVAL;

	v = __raw_readl(clk->clkdiv_reg);
	v &= (~clk->clkdiv_mask);
	v |= (clkr->val << __ffs(clk->clkdiv_mask));
	__raw_writel(v, clk->clkdiv_reg);
	v = __raw_readl(clk->clkdiv_reg);

	clk->rate = clk->parent->rate / clkr->div;
	clk->divisor = clkr->div;

	propagate_rate(clk);

	_sc88xx_clk_commit(clk);

	return 0;
}
static int sc88xx_set_divisor_generic(struct clk *clk, int divisor)
{
	struct clksel_rate *clkr;
	u32 v;


	clkr = sc88xx_get_clksel_rate_by_divisor(clk, divisor);
	if (!clkr) {
		CLK_FW_ERR("clock[%s]: Can't find divisor[%d]!\n", clk->name, divisor);
		return -EINVAL;
	}
	else {
		v = __raw_readl(clk->clkdiv_reg);
		v &= (~clk->clkdiv_mask);
		v |= (clkr->val << __ffs(clk->clkdiv_mask));
		__raw_writel(v, clk->clkdiv_reg);
		v = __raw_readl(clk->clkdiv_reg);

		clk->rate = clk->parent->rate / clkr->div;
		clk->divisor = clkr->div;

		propagate_rate(clk);

		_sc88xx_clk_commit(clk);

		return 0;
	}

}


static int sc88xx_clk_set_divisor(struct clk *clk, int divisor)
{
	int ret = -EINVAL;

	if ((!clk->clkdiv_reg) || (!clk->clkdiv_mask)) {
		CLK_FW_ERR("clock[%s]: no divisor, divisor can't be changed!\n", clk->name);
		return -EINVAL;
	}

	if (clk->set_divisor) {
		ret = clk->set_divisor(clk, divisor);
	}
	else {
		ret = sc88xx_set_divisor_generic(clk, divisor);
	}

	_sc88xx_clk_commit(clk);

	return ret;
}

static int sc88xx_clk_get_divisor(struct clk *clk)
{
	int ret = -EINVAL;

	if (clk->get_divisor) {
		ret = clk->get_divisor(clk);
	}
	else {
		return clk->divisor;
	}
	return ret;
}


void clk_enable_init_clocks(void)
{
	struct clk *clkp;
	struct sc88xx_clk *c;

	for (c = sc8800g2_clks; c < (sc8800g2_clks + ARRAY_SIZE(sc8800g2_clks)); c++) {
					clkp = c->lk.clk;
		if (clkp->flags & ENABLE_ON_INIT)
			clk_enable(clkp);
	}
}

static struct clk_functions sc8810_clk_functions = {
	.clk_enable 		= sc88xx_clk_enable,
	.clk_disable 		= sc88xx_clk_disable,
	.clk_round_rate 	= sc88xx_clk_round_rate,
	.clk_set_rate 		= sc88xx_clk_set_rate,
	.clk_set_divisor	= sc88xx_clk_set_divisor,
	.clk_get_divisor 	= sc88xx_clk_get_divisor,
	.clk_set_parent		= sc88xx_clk_set_parent,
	.clk_disable_unused	= sc88xx_clk_disable_unused,
};

struct clock_stub {
	unsigned char *name;
	unsigned int  flags;
	int usecount;
};

struct clock_stub *pstub_start;
char (*pname_start)[MAX_CLOCK_NAME_LEN];

struct clock_stub *pstub;
char (*pname)[MAX_CLOCK_NAME_LEN];

#define	RES_CLOCK_STUB_MEM	0
#define	RES_CLOCK_NAME_MEM	1

#ifdef CONFIG_NKERNEL

#include <nk/nkern.h>
const char vlink_name_clk_fw[] = "vclock_framework";
NkPhAddr    plink_clk_fw;
NkDevVlink* vlink_clk_fw;

static int clk_fw_vlink_init(void)
{
	plink_clk_fw = 0;
	while ((plink_clk_fw = nkops.nk_vlink_lookup(vlink_name_clk_fw, plink_clk_fw))) {
		if (0 == plink_clk_fw) {
			CLK_FW_ERR("#####: Can't find the vlink [%s]!\n", vlink_name_clk_fw);
			return -ENOMEM;
		}
		vlink_clk_fw = nkops.nk_ptov(plink_clk_fw);
		CLK_FW_INFO("#####: clock-framework: vlink info: s_id = %d, c_id = %d.\n",
				vlink_clk_fw->s_id, vlink_clk_fw->c_id);
	}
	return 0;
}

void *alloc_share_memory(unsigned int size, unsigned int res_id)
{
	void *pmem = NULL;

	NkPhAddr     paddr;

	/* Allocate persistent shared memory */
	paddr  = nkops.nk_pmem_alloc(nkops.nk_vtop(vlink_clk_fw), res_id, size);

	if (paddr == 0) {
		CLK_FW_ERR("OS#%d->OS#%d link=%d server pmem alloc failed.\n",
				vlink_clk_fw->c_id, vlink_clk_fw->s_id, vlink_clk_fw->link);
		return NULL;
	}

	pmem = (void *) nkops.nk_mem_map(paddr, size);
	if (pmem == 0) {
		CLK_FW_ERR("error while mapping\n");
	}
	return pmem;

}

#else /* !CONFIG_NKERNEL */

static int clk_fw_vlink_init(void)
{
	return 0;
}

void *alloc_share_memory(unsigned int size, unsigned int res_id)
{
	static char pmem[CLOCK_NUM * sizeof(struct clock_stub)];
	return pmem;
}

#endif

int __init sc8810_clock_init(void)
{
	struct sc88xx_clk *c;
	struct clk *p;

	/* modem clock begin*/
	int ret, index;
	ret = clk_fw_vlink_init();
	if (ret) {
		CLK_FW_ERR("######: clock-framework: vlink initialization failed!\n");
		return -ENOMEM;
	}

	/* allocate memory for shared clock information. */
	pstub_start= (struct clock_stub *)alloc_share_memory(CLOCK_NUM *
			sizeof(struct clock_stub), RES_CLOCK_STUB_MEM);
	if (NULL == pstub_start) {
		CLK_FW_ERR("Clock Framework: alloc_share_memory() failed!\n");
		return -ENOMEM;
	}

	/* allocate memory for clock name. */
	pname_start = alloc_share_memory(CLOCK_NUM * MAX_CLOCK_NAME_LEN,
			RES_CLOCK_NAME_MEM);
	if (NULL == pname_start) {
		CLK_FW_ERR("Clock Framework: alloc_share_memory() failed!\n");
		return -ENOMEM;
	}

	/* find first available block. */
	for (index = 0, pstub = pstub_start, pname = pname_start;
			NULL != pstub->name; pstub++, pname++, index++) {
/*		printk("PM clock: %s:%s\n", pstub->name, *pname); */
		continue;
	}
	/* modem clock end */

	rates_init();
	clk_init(&sc8810_clk_functions);

	for (c = sc8800g2_clks; c < (sc8800g2_clks + ARRAY_SIZE(sc8800g2_clks)); c++) {
		clk_preinit(c->lk.clk);
		clkdev_add(&c->lk);
		clk_register(c->lk.clk);
	}

	recalculate_root_clocks();

	clk_enable_init_clocks();
	CLK_FW_INFO("###: sc8810_clock_init() is done.\n");
/*
	for (c = sc8800g2_clks; c < (sc8800g2_clks + ARRAY_SIZE(sc8800g2_clks)); c++) {
		p = c->lk.clk;
		printk("clock: [%s], parent = [%s], usecount = %d, rate = %ld.\n",
				p->name, p->parent ? (const char *)p->parent->name : "NULL",
				p->usecount, p->rate);
	}
	sc8810_get_clock_info();
*/
	return 0;
}

#ifdef CONFIG_NKERNEL
extern int is_print_linux_clock;
extern int is_print_modem_clock;
#endif
/* modem clock begin*/
static int sc8810_get_clock_modem_status(void)
{
    int index = 0;
    int status = 0;

    /* check all clocks, both linux side and RTOS side. */
    for (index = 0, pstub = pstub_start; pstub[index].name != NULL; index++) {
        if (pstub[index].usecount) {
	      status |= pstub[index].flags;
#ifdef CONFIG_NKERNEL
		if(is_print_modem_clock){
#endif
		    if (pstub[index].flags & DEVICE_AHB)
		        printk("###: modem clcok[%s] is on AHB.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_APB)
		        printk("###: modem clcok[%s] is on APB.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_VIR)
		        printk("###: modem clcok[%s] is on VIR.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_AWAKE)
		        printk("###: modem clcok[%s] is on AWAKE.\n", pstub[index].name);
#ifdef CONFIG_NKERNEL
		}
#endif
        }
    }
    return status;
}

static int sc8810_get_clock_modem_info(void)
{
    int index = 0;
    int status = 0;

    /* check all clocks, both linux side and RTOS side. */
    for (index = 0, pstub = pstub_start; pstub[index].name != NULL; index++) {
	    if (pstub[index].usecount) {
		    status |= pstub[index].flags;
		    if (pstub[index].flags & DEVICE_AHB)
		        printk("###: modem clcok[%s] is on AHB.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_APB)
		        printk("###: modem clcok[%s] is on APB.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_VIR)
		        printk("###: modem clcok[%s] is on VIR.\n", pstub[index].name);
		    if (pstub[index].flags & DEVICE_AWAKE)
		        printk("###: modem clcok[%s] is on AWAKE.\n", pstub[index].name);
	    }
    }
    return status;
}
/* modem clcok end*/

int sc8810_get_clock_status(void)
{
	int status = 0;
	struct sc88xx_clk *c;
	struct clk *p;

	for (c = sc8800g2_clks; c < (sc8800g2_clks + ARRAY_SIZE(sc8800g2_clks)); c++) {
		p = c->lk.clk;
		if (p->usecount) {
			status |= p->flags;
#ifdef CONFIG_NKERNEL
			if(is_print_linux_clock){
#endif
				if (p->flags & DEVICE_AHB) {
					CLK_FW_INFO("###: clcok[%s] is on AHB.\n", p->name);
				}
				if (p->flags & DEVICE_APB) {
					CLK_FW_INFO("###: clcok[%s] is on APB.\n", p->name);
				}
				if (p->flags & DEVICE_VIR) {
					CLK_FW_INFO("###: clcok[%s] is on VIR.\n", p->name);
				}
				if (p->flags & DEVICE_AWAKE) {
					CLK_FW_INFO("###: clcok[%s] is on AWAKE.\n", p->name);
				}
#ifdef CONFIG_NKERNEL
			}
#endif
		}
	}
	return status | sc8810_get_clock_modem_status();
}

int sc8810_get_clock_info(void)
{
	int status = 0;
	struct sc88xx_clk *c;
	struct clk *p;

	for (c = sc8800g2_clks; c < (sc8800g2_clks + ARRAY_SIZE(sc8800g2_clks)); c++) {
		p = c->lk.clk;
		if (p->usecount) {
			CLK_FW_INFO("###: clock[%s] is active now, [flags = %08x] [usecount = %d].\n",
					p->name, p->flags, p->usecount);

			status |= p->flags;

			if (p->flags & DEVICE_AHB) {
				CLK_FW_INFO("###: clcok[%s] is on AHB.\n", p->name);
			}
			if (p->flags & DEVICE_APB) {
				CLK_FW_INFO("###: clcok[%s] is on APB.\n", p->name);
			}
			if (p->flags & DEVICE_VIR) {
				CLK_FW_INFO("###: clcok[%s] is on VIR.\n", p->name);
			}
			if (p->flags & DEVICE_AWAKE) {
				CLK_FW_INFO("###: clcok[%s] is on AWAKE.\n", p->name);
			}
		}
	}
	return status | sc8810_get_clock_modem_info();
}

void sc8810_clock_modem_dump(struct seq_file *s)
{
	int index = 0;
	seq_printf(s, "NAME            COUNT           FLAGS\n");
	for (index = 0, pstub = pstub_start; pstub[index].name != NULL; index++) {
		seq_printf(s, "%-16s%2d              %08x        \n",
			pstub[index].name, pstub[index].usecount, pstub[index].flags);
	}
	return ;
}

