performance
register file
cycle time
ideal 5-stage pipeline
pipeline hazards
delays
control hazards
hazard detection unit
fetching
stalled
bubble
processor pipelining
hdu
memory
clock
control signals
clock frequency
wb
pipelined parallelism
clocking
ins.decoder
frequency
pipelined
fetched
pipeline flush
mem
nop
data hazards
structural or data hazard
multi-cycle
pc
structural hazards
instruction fetch
ex
cycles
compiler
cycle
if
id
pipelining
flushed
hazard
structural
decoded
control hazard
memory wall
structural hazard
parallelism
pipeline
nops
cycles per instruction
flushes
cpi
pipeline hazard
alu
bubbles
data hazard
structural/data hazards
clock cycle time
hazards
stalls
flush
single-cycle
power wall
