Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: alles_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alles_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alles_test"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : alles_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\spiv2.v" into library work
Parsing module <spiv2>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\ipcore_dir\tx_fifo.v" into library work
Parsing module <tx_fifo>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\ipcore_dir\rx_fifo.v" into library work
Parsing module <rx_fifo>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\spi_interface.v" into library work
Parsing module <spi_interface>.
WARNING:HDLCompiler:751 - "C:\gitproject\rarchhazi\spi_rom_proba\spi_interface.v" Line 175: Redeclaration of ansi port sck is not allowed
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\amba.v" into library work
Parsing module <amba>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\top_module.v" into library work
Parsing module <top_module>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" into library work
Parsing module <M23A1024>.
Analyzing Verilog file "C:\gitproject\rarchhazi\spi_rom_proba\alles_test.v" into library work
Parsing module <alles_test>.
WARNING:HDLCompiler:572 - "C:\gitproject\rarchhazi\spi_rom_proba\alles_test.v" Line 72: Macro <IDLE> is redefined.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <alles_test>.
WARNING:HDLCompiler:872 - "C:\gitproject\rarchhazi\spi_rom_proba\alles_test.v" Line 31: Using initial value of address since it is never assigned

Elaborating module <top_module>.

Elaborating module <amba>.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\amba.v" Line 63: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\gitproject\rarchhazi\spi_rom_proba\top_module.v" Line 65: Assignment to prdata ignored, since the identifier is never used
ERROR:HDLCompiler:329 - "C:\gitproject\rarchhazi\spi_rom_proba\spi_interface.v" Line 204: Target <rx_fifo_datain> of concurrent assignment or output port connection should be a net type.
Module top_module remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\gitproject\rarchhazi\spi_rom_proba\top_module.v" Line 21: Empty module <top_module> remains a black box.

Elaborating module <M23A1024>.
WARNING:HDLCompiler:886 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 119: Vector size is larger than 2**16 bits
WARNING:HDLCompiler:1127 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 247: Assignment to InstructionEDIO ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 248: Assignment to InstructionEQIO ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 249: Assignment to InstructionRSTIO ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 338: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 339: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 348: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 349: Result of 18-bit expression is truncated to fit in 17-bit target.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 358: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\gitproject\rarchhazi\spi_rom_proba\23A1024.v" Line 359: Result of 18-bit expression is truncated to fit in 17-bit target.
ERROR:Portability:3 - This Xilinx application has run out of memory or has encountered a memory conflict.  Current memory usage is 11330308 kb.  You can try increasing your system's physical or virtual memory.  If you are using a Win32 system, you can increase your application memory from 2GB to 3GB using the /3G switch in your boot.ini file. For more information on this, please refer to Xilinx Answer Record #14932. For technical support on this issue, please visit http://www.xilinx.com/support. 
