\hypertarget{group__ADCEx__Common__mode}{}\doxysection{A\+DC Common Mode}
\label{group__ADCEx__Common__mode}\index{ADC Common Mode@{ADC Common Mode}}
A\+DC Common Mode 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__ADCEx__Common__mode}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_gaac07297889e931df4083427a99211638}{A\+D\+C\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+D\+E\+P\+E\+N\+D\+E\+NT}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0)
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga2667b75f8acb086aa6ab723466bb3f40}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG}}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1)
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga8e81364b24ed3c089bb6993b48a020e9}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga5318d363b48a4244335cdafaed0d179c}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+I\+N\+T\+E\+RL}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}{A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_gaf035650c27a3a4655c2ee42e96a277dd}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+Alter\+Trig}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga9d5e9c416713570aeecff01f6c006b35}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_gaa111c2e1827ffebceb3f22deefd951db}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+LT}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga7c1e457e958e4002726bb9187a5ffe22}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+I\+N\+T\+E\+RL}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\item 
\#define \mbox{\hyperlink{group__ADCEx__Common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}{A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG}}~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__ADCEx__Common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}\label{group__ADCEx__Common__mode_ga45e63dd5e2f36e62fa1b2cb9eff891ed}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}}
\index{ADC\_DUALMODE\_ALTERTRIG@{ADC\_DUALMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_ALTERTRIG}{ADC\_DUALMODE\_ALTERTRIG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 144 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga8e81364b24ed3c089bb6993b48a020e9}\label{group__ADCEx__Common__mode_ga8e81364b24ed3c089bb6993b48a020e9}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}}
\index{ADC\_DUALMODE\_INJECSIMULT@{ADC\_DUALMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INJECSIMULT}{ADC\_DUALMODE\_INJECSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 141 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}\label{group__ADCEx__Common__mode_ga29697d148e4ed75c3d2adaef0f3e1385}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}}
\index{ADC\_DUALMODE\_INTERL@{ADC\_DUALMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_INTERL}{ADC\_DUALMODE\_INTERL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+I\+N\+T\+E\+RL~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 143 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga5318d363b48a4244335cdafaed0d179c}\label{group__ADCEx__Common__mode_ga5318d363b48a4244335cdafaed0d179c}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT@{ADC\_DUALMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT}{ADC\_DUALMODE\_REGSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+LT~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 142 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga2667b75f8acb086aa6ab723466bb3f40}\label{group__ADCEx__Common__mode_ga2667b75f8acb086aa6ab723466bb3f40}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
\index{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG@{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}{ADC\_DUALMODE\_REGSIMULT\_ALTERTRIG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1)}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 140 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}\label{group__ADCEx__Common__mode_gac3ad57b1150ca7862fcc932cf19b2fb0}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT@{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}{ADC\_DUALMODE\_REGSIMULT\_INJECSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+U\+A\+L\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0)}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 139 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_gaac07297889e931df4083427a99211638}\label{group__ADCEx__Common__mode_gaac07297889e931df4083427a99211638}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}}
\index{ADC\_MODE\_INDEPENDENT@{ADC\_MODE\_INDEPENDENT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_MODE\_INDEPENDENT}{ADC\_MODE\_INDEPENDENT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+M\+O\+D\+E\+\_\+\+I\+N\+D\+E\+P\+E\+N\+D\+E\+NT~0x00000000U}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 138 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}\label{group__ADCEx__Common__mode_ga5ad65e0e5b27f2f72d4856b3651f0b8b}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}}
\index{ADC\_TRIPLEMODE\_ALTERTRIG@{ADC\_TRIPLEMODE\_ALTERTRIG}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_ALTERTRIG}{ADC\_TRIPLEMODE\_ALTERTRIG}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+A\+L\+T\+E\+R\+T\+R\+IG~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+3 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 150 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga9d5e9c416713570aeecff01f6c006b35}\label{group__ADCEx__Common__mode_ga9d5e9c416713570aeecff01f6c006b35}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_INJECSIMULT@{ADC\_TRIPLEMODE\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_INJECSIMULT}{ADC\_TRIPLEMODE\_INJECSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 147 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga7c1e457e958e4002726bb9187a5ffe22}\label{group__ADCEx__Common__mode_ga7c1e457e958e4002726bb9187a5ffe22}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}}
\index{ADC\_TRIPLEMODE\_INTERL@{ADC\_TRIPLEMODE\_INTERL}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_INTERL}{ADC\_TRIPLEMODE\_INTERL}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+I\+N\+T\+E\+RL~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 149 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_gaa111c2e1827ffebceb3f22deefd951db}\label{group__ADCEx__Common__mode_gaa111c2e1827ffebceb3f22deefd951db}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT}{ADC\_TRIPLEMODE\_REGSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+LT~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+2 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 148 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}\label{group__ADCEx__Common__mode_ga0aea7119339e4474cfdb7f3084c6dce5}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig@{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}{ADC\_TRIPLEMODE\_REGSIMULT\_AlterTrig}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+Alter\+Trig~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+1))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 146 行定义.

\mbox{\Hypertarget{group__ADCEx__Common__mode_gaf035650c27a3a4655c2ee42e96a277dd}\label{group__ADCEx__Common__mode_gaf035650c27a3a4655c2ee42e96a277dd}} 
\index{ADC Common Mode@{ADC Common Mode}!ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}}
\index{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT@{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}!ADC Common Mode@{ADC Common Mode}}
\doxysubsubsection{\texorpdfstring{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}{ADC\_TRIPLEMODE\_REGSIMULT\_INJECSIMULT}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+T\+R\+I\+P\+L\+E\+M\+O\+D\+E\+\_\+\+R\+E\+G\+S\+I\+M\+U\+L\+T\+\_\+\+I\+N\+J\+E\+C\+S\+I\+M\+U\+LT~((uint32\+\_\+t)(A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+4 $\vert$ A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+M\+U\+L\+T\+I\+\_\+0))}



在文件 stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h 第 145 行定义.

