

================================================================
== Vivado HLS Report for 'Block_Mat_exit27932_s'
================================================================
* Date:           Mon Apr  8 12:37:48 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        canny
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     3.890|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols_V)" [canny/canny_edge.cpp:296]   --->   Operation 5 'read' 'cols_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows_V)" [canny/canny_edge.cpp:296]   --->   Operation 6 'read' 'rows_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col_packets = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %cols_V_read, i32 2, i32 10)" [canny/canny_edge.cpp:296]   --->   Operation 7 'partselect' 'col_packets' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = zext i9 %col_packets to i20" [canny/canny_edge.cpp:297]   --->   Operation 8 'zext' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_128 = trunc i32 %rows_V_read to i20" [canny/canny_edge.cpp:297]   --->   Operation 9 'trunc' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [3/3] (3.89ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 10 'mul' 'packets_cast_i' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 11 [2/3] (3.89ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 11 'mul' 'packets_cast_i' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/3] (0.00ns) (root node of the DSP)   --->   "%packets_cast_i = mul i20 %tmp, %tmp_128" [canny/canny_edge.cpp:297]   --->   Operation 12 'mul' 'packets_cast_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %packets_cast_out_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str229, i32 0, i32 0, [1 x i8]* @p_str230, [1 x i8]* @p_str231, [1 x i8]* @p_str232, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str233, [1 x i8]* @p_str234)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (2.62ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i20P(i20* %packets_cast_out_out, i20 %packets_cast_i)" [canny/canny_edge.cpp:297]   --->   Operation 14 'write' <Predicate = true> <Delay = 2.62> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 0> <FIFO>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 15 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rows_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cols_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ packets_cast_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_V_read    (read         ) [ 00000]
rows_V_read    (read         ) [ 00000]
col_packets    (partselect   ) [ 00000]
tmp            (zext         ) [ 00110]
tmp_128        (trunc        ) [ 00110]
packets_cast_i (mul          ) [ 00001]
StgValue_13    (specinterface) [ 00000]
StgValue_14    (write        ) [ 00000]
StgValue_15    (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="packets_cast_out_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packets_cast_out_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str229"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str230"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str231"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str232"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str233"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str234"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i20P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="cols_V_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_V_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="rows_V_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_V_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="StgValue_14_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="20" slack="0"/>
<pin id="51" dir="0" index="2" bw="20" slack="1"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_14/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="col_packets_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="9" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="3" slack="0"/>
<pin id="59" dir="0" index="3" bw="5" slack="0"/>
<pin id="60" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="col_packets/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="tmp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="9" slack="0"/>
<pin id="67" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_128_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_128/1 "/>
</bind>
</comp>

<comp id="73" class="1007" name="grp_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="0" index="1" bw="20" slack="0"/>
<pin id="76" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="packets_cast_i/1 "/>
</bind>
</comp>

<comp id="79" class="1005" name="tmp_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="20" slack="1"/>
<pin id="81" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="84" class="1005" name="tmp_128_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="20" slack="1"/>
<pin id="86" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_128 "/>
</bind>
</comp>

<comp id="89" class="1005" name="packets_cast_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="20" slack="1"/>
<pin id="91" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="packets_cast_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="55" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="55" pin=3"/></net>

<net id="68"><net_src comp="55" pin="4"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="42" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="65" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="69" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="65" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="87"><net_src comp="69" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="92"><net_src comp="73" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: packets_cast_out_out | {4 }
 - Input state : 
	Port: Block_Mat.exit27932_ : rows_V | {1 }
	Port: Block_Mat.exit27932_ : cols_V | {1 }
  - Chain level:
	State 1
		tmp : 1
		packets_cast_i : 2
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|
| Operation|     Functional Unit     |  DSP48E |
|----------|-------------------------|---------|
|    mul   |        grp_fu_73        |    1    |
|----------|-------------------------|---------|
|   read   |  cols_V_read_read_fu_36 |    0    |
|          |  rows_V_read_read_fu_42 |    0    |
|----------|-------------------------|---------|
|   write  | StgValue_14_write_fu_48 |    0    |
|----------|-------------------------|---------|
|partselect|    col_packets_fu_55    |    0    |
|----------|-------------------------|---------|
|   zext   |        tmp_fu_65        |    0    |
|----------|-------------------------|---------|
|   trunc  |      tmp_128_fu_69      |    0    |
|----------|-------------------------|---------|
|   Total  |                         |    1    |
|----------|-------------------------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|packets_cast_i_reg_89|   20   |
|    tmp_128_reg_84   |   20   |
|      tmp_reg_79     |   20   |
+---------------------+--------+
|        Total        |   60   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_73 |  p0  |   2  |   9  |   18   ||    9    |
| grp_fu_73 |  p1  |   2  |  20  |   40   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   58   ||  3.538  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   60   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   60   |   18   |
+-----------+--------+--------+--------+--------+
