
synpwrap -prj "SBret10_SBret10_synplify.tcl" -log "SBret10_SBret10.srf"
Copyright (C) 1992-2013 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 2.2.0.101

==contents of SBret10_SBret10.srf
#Build: Synplify Pro G-2012.09L-SP1 , Build 029R, Mar 11 2013
#install: D:\lscc\diamond\2.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: ZECHARIAH

#Implementation: SBret10

$ Start of Compile
#Fri May 30 18:49:55 2014

Synopsys VHDL Compiler, version comp201209rcp1, Build 271R, built Mar 11 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@N: CD720 :"D:\lscc\diamond\2.2_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
File C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd changed - recompiling
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":26:7:26:22|Synthesizing work.usbaer_top_level.structural 
@W: CD276 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":59:7:59:12|Map for port intr_l of component i2c_top not found
@W: CD730 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":737:1:737:9|Component declaration has 10 ports but entity declares 11 ports
@W: CD326 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":737:1:737:9|Port intr_l of entity work.i2c_top is unconnected
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":25:7:25:27|Synthesizing work.cdvsresetstatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":38:13:38:14|Using sequential encoding for type state
Post processing for work.cdvsresetstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":49:7:49:13|Synthesizing work.i2c_top.behave 
@W: CD276 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":63:7:63:23|Map for port upper_address_reg of component mpu_to_i2c not found
@W: CD730 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":332:0:332:11|Component declaration has 19 ports but entity declares 20 ports
@W: CD326 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":332:0:332:11|Port upper_address_reg of entity work.mpu_to_i2c is unconnected
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":70:7:70:22|Signal interrupt_enable is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":80:7:80:13|Signal sclh_ck is undriven 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 0 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 1 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":104:7:104:16|Bit 2 of signal status_reg is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":46:7:46:15|Synthesizing work.delay_sda.delay_behave 
Post processing for work.delay_sda.delay_behave
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t3 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t2 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Feedback mux created for signal t1 -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":290:7:290:17|Synthesizing work.stop_detect.stop_det_behave 
Post processing for work.stop_detect.stop_det_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":207:7:207:20|Synthesizing work.stop_generator.stop_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":271:3:271:16|OTHERS clause is not synthesized 
@W: CD434 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":237:75:237:77|Signal sda in the sensitivity list is not used in the process
Post processing for work.stop_generator.stop_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":132:7:132:18|Synthesizing work.start_detect.start_det_behave 
Post processing for work.start_detect.start_det_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":48:7:48:21|Synthesizing work.start_generator.start_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":113:3:113:16|OTHERS clause is not synthesized 
Post processing for work.start_generator.start_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_INT_Blk.vhd":46:7:46:20|Synthesizing work.int_ctrl_block.int_behave 
Post processing for work.int_ctrl_block.int_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":47:7:47:16|Synthesizing work.arbitrator.arch_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":119:4:119:17|OTHERS clause is not synthesized 
Post processing for work.arbitrator.arch_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":49:7:49:19|Synthesizing work.counter_block.count_behave 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":134:5:134:18|OTHERS clause is not synthesized 
@W: CD604 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Cnt_Blk.vhd":208:5:208:18|OTHERS clause is not synthesized 
Post processing for work.counter_block.count_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Clk_Blk.vhd":48:7:48:25|Synthesizing work.i2c_clock_generator.clk_gen_behave 
Post processing for work.i2c_clock_generator.clk_gen_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Synch_Blk.vhd":61:7:61:17|Synthesizing work.synch_block.synch_behave 
Post processing for work.synch_block.synch_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":49:7:49:14|Synthesizing work.i2c_main.i2c_main_behave 
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":313:11:313:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":320:9:320:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":364:7:364:10|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":370:7:370:10|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":398:7:398:13|Removed redundant assignment
Post processing for work.i2c_main.i2c_main_behave
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":47:7:47:16|Synthesizing work.mpu_to_i2c.mpu_to_i2c_behave 
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":142:11:142:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":143:11:143:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":144:11:144:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":145:11:145:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":146:11:146:14|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":148:11:148:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":149:11:149:15|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":150:11:150:16|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":151:11:151:13|Removed redundant assignment
@N: CD364 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":152:11:152:14|Removed redundant assignment
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":78:7:78:9|Signal mcr is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":94:7:94:12|Signal count1 is undriven 
@W: CD638 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":95:7:95:12|Signal count2 is undriven 
Post processing for work.mpu_to_i2c.mpu_to_i2c_behave
Post processing for work.i2c_top.behave
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":485:0:485:6|Pruning instance delay_3 -- not in use ... 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":479:0:479:6|Pruning instance delay_2 -- not in use ... 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Top.vhd":473:0:473:6|Pruning instance delay_1 -- not in use ... 
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":21:7:21:21|Synthesizing work.imustatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":54:14:54:15|Using onehot encoding for type staterw (stidle="100000000")
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":64:15:64:16|Using onehot encoding for type stateimu (stidle="100000000000000000000000000000000000000")
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":87:20:87:21|Using sequential encoding for type stateimuwrite
@W: CD274 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":369:2:369:5|Incomplete case statement - add more cases or a when others
Post processing for work.imustatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":25:7:25:19|Synthesizing work.adcvalueready.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":37:13:37:14|Using sequential encoding for type state
Post processing for work.adcvalueready.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":25:7:25:21|Synthesizing work.adcstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":56:16:56:17|Using onehot encoding for type colstate (stidle="100000000000")
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":57:16:57:17|Using onehot encoding for type rowstate (stidle="10000000")
Post processing for work.adcstatemachine.behavioral
@W: CL117 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":140:4:140:7|Latch generated from process for signal NoBxS; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":268:4:268:7|Latch generated from process for signal StartRowxSN; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":25:7:25:25|Synthesizing work.monitorstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":82:12:82:13|Using onehot encoding for type state (stidle="100000000000000")
Post processing for work.monitorstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":25:7:25:22|Synthesizing work.fifostatemachine.behavioral 
@N: CD233 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":60:12:60:13|Using sequential encoding for type state
Post processing for work.fifostatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":19:7:19:30|Synthesizing work.synchronizerstatemachine.behavioral 
@N: CD231 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":69:13:69:14|Using onehot encoding for type state (stidle="100000")
Post processing for work.synchronizerstatemachine.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\timestampCounter.vhd":25:7:25:22|Synthesizing work.timestampcounter.behavioral 
Post processing for work.timestampcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\eventCounter.vhd":26:7:26:18|Synthesizing work.eventcounter.behavioral 
Post processing for work.eventcounter.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\earlyPaketTimer.vhd":25:7:25:21|Synthesizing work.earlypakettimer.behavioral 
Post processing for work.earlypakettimer.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\wordRegister.vhd":30:7:30:18|Synthesizing work.wordregister.behavioral 
Post processing for work.wordregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\AERfifo.vhd":14:7:14:13|Synthesizing work.aerfifo.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1597:10:1597:16|Synthesizing work.fifo8ka.syn_black_box 
Post processing for work.fifo8ka.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1278:10:1278:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1270:10:1270:12|Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
Post processing for work.aerfifo.structure
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\shiftRegister.vhd":30:7:30:19|Synthesizing work.shiftregister.behavioral 
Post processing for work.shiftregister.behavioral
@N: CD630 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\clockgen.vhd":14:7:14:14|Synthesizing work.clockgen.structure 
@N: CD630 :"D:\lscc\diamond\2.2_x64\cae_library\synthesis\vhdl\machxo.vhd":1630:10:1630:16|Synthesizing work.ehxpllc.syn_black_box 
Post processing for work.ehxpllc.syn_black_box
Post processing for work.clockgen.structure
Post processing for work.usbaer_top_level.structural
@W: CL240 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":49:2:49:13|SyncOutSWxEI is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":48:2:48:15|SyncOutSIGxSBI is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL168 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":752:1:752:23|Pruning instance cDVSResetStateMachine_1 -- not in use ... 
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\synchronizerStateMachine.vhd":245:4:245:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\fifoStatemachine.vhd":158:2:158:3|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\monitorStateMachine.vhd":375:2:375:3|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 15 reachable states with original encodings of:
   000000000000001
   000000000000010
   000000000000100
   000000000001000
   000000000010000
   000000000100000
   000000001000000
   000000010000000
   000000100000000
   000001000000000
   000010000000000
   000100000000000
   001000000000000
   010000000000000
   100000000000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateRowxDP
Extracted state machine for register StateRowxDP
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateColxDP
Extracted state machine for register StateColxDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":35:1:35:9|Input ADCovrxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCStateMachine.vhd":37:4:37:13|Input SRLatchxEI is unused
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\ADCvalueReady.vhd":80:4:80:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1043:2:1043:3|Trying to extract state machine for register StateIMUWritexDP
Extracted state machine for register StateIMUWritexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1043:2:1043:3|Trying to extract state machine for register StateRWxDP
Extracted state machine for register StateRWxDP
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\IMUStateMachine.vhd":1043:2:1043:3|Trying to extract state machine for register StateIMUxDP
Extracted state machine for register StateIMUxDP
State machine has 38 reachable states with original encodings of:
   000000000000000000000000000000000000001
   000000000000000000000000000000000000010
   000000000000000000000000000000000000100
   000000000000000000000000000000000001000
   000000000000000000000000000000000010000
   000000000000000000000000000000000100000
   000000000000000000000000000000001000000
   000000000000000000000000000000010000000
   000000000000000000000000000000100000000
   000000000000000000000000000001000000000
   000000000000000000000000000010000000000
   000000000000000000000000000100000000000
   000000000000000000000000001000000000000
   000000000000000000000000010000000000000
   000000000000000000000000100000000000000
   000000000000000000000001000000000000000
   000000000000000000000100000000000000000
   000000000000000000001000000000000000000
   000000000000000000010000000000000000000
   000000000000000000100000000000000000000
   000000000000000001000000000000000000000
   000000000000000010000000000000000000000
   000000000000000100000000000000000000000
   000000000000001000000000000000000000000
   000000000000010000000000000000000000000
   000000000000100000000000000000000000000
   000000000001000000000000000000000000000
   000000000010000000000000000000000000000
   000000000100000000000000000000000000000
   000000001000000000000000000000000000000
   000000010000000000000000000000000000000
   000000100000000000000000000000000000000
   000001000000000000000000000000000000000
   000010000000000000000000000000000000000
   000100000000000000000000000000000000000
   001000000000000000000000000000000000000
   010000000000000000000000000000000000000
   100000000000000000000000000000000000000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Mpu_Blk.vhd":167:3:167:4|Trying to extract state machine for register ns
Extracted state machine for register ns
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":535:3:535:4|Trying to extract state machine for register MCS
Extracted state machine for register MCS
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":464:3:464:4|Trying to extract state machine for register RCS
Extracted state machine for register RCS
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Main_Blk.vhd":405:3:405:4|Trying to extract state machine for register WCS
Extracted state machine for register WCS
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_Arb_Blk.vhd":73:4:73:5|Trying to extract state machine for register Current_State
Extracted state machine for register Current_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":72:2:72:3|Trying to extract state machine for register Current_Start_Gen_State
Extracted state machine for register Current_Start_Gen_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":152:3:152:4|Trying to extract state machine for register Current_Start_Det_State
Extracted state machine for register Current_Start_Det_State
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":230:2:230:3|Trying to extract state machine for register Current_Stop_Gen_State
Extracted state machine for register Current_Stop_Gen_State
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":212:7:212:9|Input SDA is unused
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_SS_Blk.vhd":310:3:310:4|Trying to extract state machine for register Current_Stop_Det_State
Extracted state machine for register Current_Stop_Det_State
State machine has 2 reachable states with original encodings of:
   00
   01
@N: CL135 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\I2C_delay.vhd":61:3:61:4|Found seqShift t3, depth=3, width=1
@N: CL201 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":107:4:107:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\cDVSResetStateMachine.vhd":31:4:31:12|Input RxcolGxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":45:2:45:14|Input SyncInSIGxSBO is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":46:2:46:12|Input SyncInSWxEI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":66:2:66:9|Input FXLEDxSI is unused
@W: CL159 :"C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\sourcecode\USBAER_top_level.vhd":93:2:93:22|Input CDVSTestBiasBitOutxSI is unused
@END
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Fri May 30 18:49:57 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@L: C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10_scck.rpt 
Printing clock  summary report in "C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 109MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

@W: FX469 :|Found undriven nets DebugxSIO[15] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[14] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[13] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[12] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[11] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[10] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[9] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[8] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[7] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[6] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[5] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[4] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[3] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[2] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[1] to be optimized by the mapper. 


Clock Summary
**************

Start                                             Requested      Requested     Clock                                          Clock                
Clock                                             Frequency      Period        Type                                           Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
clockgen|CLKOP_inferred_clock                     140.7 MHz      7.108         inferred                                       Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI                       4.1 MHz        241.465       inferred                                       Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                          1000.0 MHz     1.000         inferred                                       Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO                          1.0 MHz        1000.000      inferred                                       Autoconstr_clkgroup_3
ADCStateMachine|StateColxDP_derived_clock[11]     4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      4.1 MHz        241.465       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
===================================================================================================================================================

@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock clockgen|CLKOP_inferred_clock which controls 146 sequential elements including uMonitorAddressRegister.StatexDP[9:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\wordregister.vhd":63:4:63:5|Found inferred clock USBAER_top_level|IfClockxCI which controls 604 sequential elements including uADCRegister.StatexDP[13:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":65:4:65:5|Found inferred clock USBAER_top_level|PC1xSIO which controls 80 sequential elements including shiftRegister_1.StatexD[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\shiftregister.vhd":52:4:52:5|Found inferred clock USBAER_top_level|PC2xSIO which controls 80 sequential elements including shiftRegister_1.DataOutxDO[79:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

syn_allowed_resources : blockrams=3  set on top level netlist USBAER_top_level
Finished Pre Mapping Phase.Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri May 30 18:49:59 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 618R, Built Mar 14 2013 09:58:16
Copyright (C) 1994-2012, Synopsys Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version G-2012.09L-SP1 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 106MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 108MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MO111 :|Tristate driver tri0_inst on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri1_inst on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri2_inst on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri3_inst on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri4_inst on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri5_inst on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri6_inst on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri7_inst on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri8_inst on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri9_inst on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri10_inst on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri11_inst on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri12_inst on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri13_inst on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri14_inst on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (view:work.synchronizerStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\synchronizerstatemachine.vhd":245:4:245:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\synchronizerstatemachine.vhd":245:4:245:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (view:work.fifoStatemachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\fifostatemachine.vhd":158:2:158:3|Found updn counter in view:work.fifoStatemachine(behavioral) inst FifoCountxDP[9:0] 
Encoding state machine StatexDP[0:14] (view:work.monitorStateMachine(behavioral))
original code -> new code
   000000000000001 -> 000000000000001
   000000000000010 -> 000000000000010
   000000000000100 -> 000000000000100
   000000000001000 -> 000000000001000
   000000000010000 -> 000000000010000
   000000000100000 -> 000000000100000
   000000001000000 -> 000000001000000
   000000010000000 -> 000000010000000
   000000100000000 -> 000000100000000
   000001000000000 -> 000001000000000
   000010000000000 -> 000010000000000
   000100000000000 -> 000100000000000
   001000000000000 -> 001000000000000
   010000000000000 -> 010000000000000
   100000000000000 -> 100000000000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":375:2:375:3|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":375:2:375:3|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StateColxDP[0:11] (view:work.ADCStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine StateRowxDP[0:6] (view:work.ADCStateMachine(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerColxDP[32:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountRowxDP[7:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerRowxDP[16:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountColxDP[17:0]
@N: MF179 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\adcstatemachine.vhd":226:15:226:39|Found 18 bit by 18 bit '==' comparator, 'p_col\.un1_countcolxdp'
Encoding state machine StatexDP[0:3] (view:work.ADCvalueReady(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StateIMUWritexDP[0:3] (view:work.IMUStateMachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StateIMUxDP[0:37] (view:work.IMUStateMachine(behavioral))
original code -> new code
   000000000000000000000000000000000000001 -> 00000000000000000000000000000000000001
   000000000000000000000000000000000000010 -> 00000000000000000000000000000000000010
   000000000000000000000000000000000000100 -> 00000000000000000000000000000000000100
   000000000000000000000000000000000001000 -> 00000000000000000000000000000000001000
   000000000000000000000000000000000010000 -> 00000000000000000000000000000000010000
   000000000000000000000000000000000100000 -> 00000000000000000000000000000000100000
   000000000000000000000000000000001000000 -> 00000000000000000000000000000001000000
   000000000000000000000000000000010000000 -> 00000000000000000000000000000010000000
   000000000000000000000000000000100000000 -> 00000000000000000000000000000100000000
   000000000000000000000000000001000000000 -> 00000000000000000000000000001000000000
   000000000000000000000000000010000000000 -> 00000000000000000000000000010000000000
   000000000000000000000000000100000000000 -> 00000000000000000000000000100000000000
   000000000000000000000000001000000000000 -> 00000000000000000000000001000000000000
   000000000000000000000000010000000000000 -> 00000000000000000000000010000000000000
   000000000000000000000000100000000000000 -> 00000000000000000000000100000000000000
   000000000000000000000001000000000000000 -> 00000000000000000000001000000000000000
   000000000000000000000100000000000000000 -> 00000000000000000000010000000000000000
   000000000000000000001000000000000000000 -> 00000000000000000000100000000000000000
   000000000000000000010000000000000000000 -> 00000000000000000001000000000000000000
   000000000000000000100000000000000000000 -> 00000000000000000010000000000000000000
   000000000000000001000000000000000000000 -> 00000000000000000100000000000000000000
   000000000000000010000000000000000000000 -> 00000000000000001000000000000000000000
   000000000000000100000000000000000000000 -> 00000000000000010000000000000000000000
   000000000000001000000000000000000000000 -> 00000000000000100000000000000000000000
   000000000000010000000000000000000000000 -> 00000000000001000000000000000000000000
   000000000000100000000000000000000000000 -> 00000000000010000000000000000000000000
   000000000001000000000000000000000000000 -> 00000000000100000000000000000000000000
   000000000010000000000000000000000000000 -> 00000000001000000000000000000000000000
   000000000100000000000000000000000000000 -> 00000000010000000000000000000000000000
   000000001000000000000000000000000000000 -> 00000000100000000000000000000000000000
   000000010000000000000000000000000000000 -> 00000001000000000000000000000000000000
   000000100000000000000000000000000000000 -> 00000010000000000000000000000000000000
   000001000000000000000000000000000000000 -> 00000100000000000000000000000000000000
   000010000000000000000000000000000000000 -> 00001000000000000000000000000000000000
   000100000000000000000000000000000000000 -> 00010000000000000000000000000000000000
   001000000000000000000000000000000000000 -> 00100000000000000000000000000000000000
   010000000000000000000000000000000000000 -> 01000000000000000000000000000000000000
   100000000000000000000000000000000000000 -> 10000000000000000000000000000000000000
Encoding state machine StateRWxDP[0:8] (view:work.IMUStateMachine(behavioral))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":1043:2:1043:3|Found counter in view:work.IMUStateMachine(behavioral) inst I2CWaitCountxDP[15:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":1043:2:1043:3|Found counter in view:work.IMUStateMachine(behavioral) inst IMUInitByteCountxDP[3:0]
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":1043:2:1043:3|Found counter in view:work.IMUStateMachine(behavioral) inst IMUMeasByteCountxDP[3:0]
Encoding state machine ns[0:2] (view:work.MPU_to_I2C(mpu_to_i2c_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance upaddr[2] in hierarchy view:work.MPU_to_I2C(mpu_to_i2c_behave) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance upaddr[1] in hierarchy view:work.MPU_to_I2C(mpu_to_i2c_behave) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance upaddr[0] in hierarchy view:work.MPU_to_I2C(mpu_to_i2c_behave) because there are no references to its outputs 
Encoding state machine WCS[0:4] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine RCS[0:5] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
Encoding state machine MCS[0:4] (view:work.I2C_Main(i2c_main_behave))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@W: BN132 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_main_blk.vhd":298:3:298:4|Removing instance I2C_Top_1.I2C_Main_1.I2C_Load_SR_Process.Trans_Buffer_SR[0],  because it is equivalent to instance I2C_Top_1.I2C_Main_1.Value
@N:"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":151:3:151:4|Found counter in view:work.Counter_Block(count_behave) inst Byte_Counter[7:0]
@N: MF179 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":179:8:179:36|Found 8 bit by 8 bit '==' comparator, 'Byte_Comparitor\.un22_byte_counter'
Encoding state machine Current_State[0:3] (view:work.Arbitrator(arch_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Start_Gen_State[0:3] (view:work.Start_Generator(start_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Start_Det_State[0:1] (view:work.Start_Detect(start_det_behave))
original code -> new code
   00 -> 0
   01 -> 1
Encoding state machine Current_Stop_Gen_State[0:3] (view:work.Stop_Generator(stop_behave))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine Current_Stop_Det_State[0:1] (view:work.Stop_Detect(stop_det_behave))
original code -> new code
   00 -> 0
   01 -> 1
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_int_blk.vhd":71:4:71:5|Removing sequential instance I2C_Top_1.Int_Ctrl_1.Iack_Clear in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_int_blk.vhd":71:4:71:5|Removing sequential instance I2C_Top_1.Int_Ctrl_1.INTR_L in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[5] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[3] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[2] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[1] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 
@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_mpu_blk.vhd":121:3:121:4|Removing sequential instance I2C_Top_1.MPU_to_I2C_1.cmd[0] in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 153MB peak: 162MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 162MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 162MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 162MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 162MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 146MB peak: 162MB)

@N: BN362 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\i2c_cnt_blk.vhd":176:3:176:4|Removing sequential instance I2C_Top_1.Counter_Blk_1.Byte_Cmpr in hierarchy view:work.USBAER_top_level(structural) because there are no references to its outputs 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 162MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 173MB peak: 176MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.45ns		 791 /       883
   2		0h:00m:04s		    -3.20ns		 791 /       883
------------------------------------------------------------

@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":226:3:226:26|Instance "monitorStateMachine_1.StatexDP[9]" with 20 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\monitorstatemachine.vhd":213:3:213:20|Instance "monitorStateMachine_1.StatexDP[10]" with 18 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\timestampcounter.vhd":67:4:67:5|Instance "uTimestampCounter.CountxDP[14]" with 4 loads replicated 1 times to improve timing 
@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":252:3:252:26|Instance "IMUStateMachine_1.StateRWxDP[5]" with 41 loads replicated 2 times to improve timing 
Timing driven replication report
Added 5 Registers via timing driven replication
Added 4 LUTs via timing driven replication

@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":230:3:230:26|Instance "IMUStateMachine_1.StateRWxDP[7]" with 15 loads replicated 1 times to improve timing 
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

@N: FX271 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\imustatemachine.vhd":821:3:821:35|Instance "IMUStateMachine_1.StateIMUxDP[5]" with 4 loads replicated 1 times to improve timing 
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -2.80ns		 806 /       890
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -2.80ns		 806 /       890
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 151MB peak: 176MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_1_.un1[0] on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_2_.un1[0] on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_3_.un1[0] on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_4_.un1[0] on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_5_.un1[0] on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_6_.un1[0] on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_7_.un1[0] on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_8_.un1[0] on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_9_.un1[0] on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_10_.un1[0] on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_11_.un1[0] on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_12_.un1[0] on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_13_.un1[0] on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_14_.un1[0] on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\usbaer_top_level.vhd":102:2:102:10|Tristate driver DebugxSIO_obuft_15_.un1[0] on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MT453 |clock period is too long for clock ADCStateMachine|StateColxDP_derived_clock[11], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock ADCStateMachine|StateRowxDP_derived_clock[5], changing period from 10000000.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 5000000.0 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 176MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 743 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 149 clock pin(s) of sequential element(s)
0 instances converted, 149 sequential instances remain driven by gated/generated clocks

====================================== Non-Gated/Non-Generated Clocks ======================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                     
------------------------------------------------------------------------------------------------------------
@K:CKID0004       IfClockxCI          port                   583        IMUStateMachine_1.StateRWxDP_fast[7]
@K:CKID0005       PC1xSIO             port                   80         shiftRegister_1.StatexD[79]         
@K:CKID0006       PC2xSIO             port                   80         shiftRegister_1.DataOutxDO[0]       
============================================================================================================
================================================================================================================= Gated/Generated Clocks =================================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                   Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       uClockGen.PLLCInst_0                  EHXPLLC                147        AERREQxSB                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       ADCStateMachine_1.StateRowxDP[5]      FD1S3DX                1          ADCStateMachine_1.StartRowxSN     Inferred clock from port                                                                                                      
@K:CKID0003       ADCStateMachine_1.StateColxDP[11]     FD1S3BX                1          ADCStateMachine_1.NoBxS           Inferred clock from port                                                                                                      
==========================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 152MB peak: 176MB)

Writing EDIF Netlist and constraint files
G-2012.09L-SP1 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC2xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|PC1xSIO" not forward annotated in -lpf file. 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|IfClockxCI" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC2xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|PC1xSIO" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|IfClockxCI" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 157MB peak: 176MB)

@W: MT246 :"c:\users\haza\documents\jaer\devicefirmwarepcblayout\latticemachxo\sbret10_2_imu\sourcecode\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 807.71ns. Please declare a user-defined clock on object "p:IfClockxCI"

@W: MT420 |Found inferred clock USBAER_top_level|PC1xSIO with period 1.48ns. Please declare a user-defined clock on object "p:PC1xSIO"

@W: MT420 |Found inferred clock USBAER_top_level|PC2xSIO with period 1000.00ns. Please declare a user-defined clock on object "p:PC2xSIO"

Found clock ADCStateMachine|StateRowxDP_derived_clock[5] with period 16154.27ns 
Found clock ADCStateMachine|StateColxDP_derived_clock[11] with period 16154.27ns 
@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 7.78ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Fri May 30 18:50:07 2014
#


Top view:               USBAER_top_level
Requested Frequency:    0.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.372

@N: MT286 |System clock period 0.000 stretches to negative invalid value -- ignoring stretching.
                                                  Requested     Estimated     Requested     Estimated                 Clock                                          Clock                
Starting Clock                                    Frequency     Frequency     Period        Period        Slack       Type                                           Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine|StateColxDP_derived_clock[11]     0.1 MHz       10.0 MHz      16154.267     100.400       802.693     derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      0.1 MHz       24.2 MHz      16154.267     41.260        806.082     derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
USBAER_top_level|IfClockxCI                       1.2 MHz       103.1 MHz     807.713       9.701         400.437     inferred                                       Autoconstr_clkgroup_1
USBAER_top_level|PC1xSIO                          676.5 MHz     575.0 MHz     1.478         1.739         -0.261      inferred                                       Autoconstr_clkgroup_2
USBAER_top_level|PC2xSIO                          1.0 MHz       NA            1000.000      NA            NA          inferred                                       Autoconstr_clkgroup_3
clockgen|CLKOP_inferred_clock                     128.6 MHz     109.3 MHz     7.777         9.149         -1.372      inferred                                       Autoconstr_clkgroup_0
System                                            1.0 MHz       1.0 MHz       1000.000      996.361       3.639       system                                         system_clkgroup      
==========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                       |    rise  to  rise      |    fall  to  fall   |    rise  to  fall     |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                       Ending                                        |  constraint  slack     |  constraint  slack  |  constraint  slack    |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                        |  1000.000    1000.000  |  No paths    -      |  No paths    -        |  No paths    -    
System                                         clockgen|CLKOP_inferred_clock                 |  7.777       3.639     |  No paths    -      |  No paths    -        |  No paths    -    
System                                         USBAER_top_level|IfClockxCI                   |  807.713     804.656   |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  System                                        |  7.777       1.211     |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  clockgen|CLKOP_inferred_clock                 |  7.777       -1.372    |  No paths    -      |  No paths    -        |  No paths    -    
clockgen|CLKOP_inferred_clock                  USBAER_top_level|IfClockxCI                   |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    System                                        |  807.713     803.650   |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    clockgen|CLKOP_inferred_clock                 |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|IfClockxCI                    USBAER_top_level|IfClockxCI                   |  807.713     798.012   |  No paths    -      |  403.857     400.437  |  No paths    -    
USBAER_top_level|IfClockxCI                    ADCStateMachine|StateRowxDP_derived_clock[5]  |  807.713     805.650   |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|PC1xSIO                       USBAER_top_level|PC1xSIO                      |  1.478       -0.261    |  No paths    -      |  No paths    -        |  No paths    -    
USBAER_top_level|PC1xSIO                       USBAER_top_level|PC2xSIO                      |  No paths    -         |  No paths    -      |  Diff grp    -        |  No paths    -    
USBAER_top_level|PC2xSIO                       clockgen|CLKOP_inferred_clock                 |  No paths    -         |  No paths    -      |  No paths    -        |  Diff grp    -    
USBAER_top_level|PC2xSIO                       USBAER_top_level|IfClockxCI                   |  No paths    -         |  No paths    -      |  No paths    -        |  Diff grp    -    
ADCStateMachine|StateColxDP_derived_clock[11]  clockgen|CLKOP_inferred_clock                 |  Diff grp    -         |  No paths    -      |  No paths    -        |  No paths    -    
ADCStateMachine|StateColxDP_derived_clock[11]  USBAER_top_level|IfClockxCI                   |  807.713     802.693   |  No paths    -      |  No paths    -        |  No paths    -    
ADCStateMachine|StateRowxDP_derived_clock[5]   USBAER_top_level|IfClockxCI                   |  807.713     806.082   |  No paths    -      |  No paths    -        |  No paths    -    
========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ADCStateMachine|StateColxDP_derived_clock[11]
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                       Arrival            
Instance                    Reference                                         Type       Pin     Net       Time        Slack  
                            Clock                                                                                             
------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.NoBxS     ADCStateMachine|StateColxDP_derived_clock[11]     FD1S1D     Q       NoBxS     1.552       802.693
==============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                           Required            
Instance                      Reference                                         Type        Pin     Net          Time         Slack  
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
uADCRegister.StatexDP[13]     ADCStateMachine|StateColxDP_derived_clock[11]     FD1S3DX     D       N_6429_0     806.710      802.693
uADCRegister.StatexDP[0]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[1]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[2]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[3]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[4]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[5]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[6]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[7]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
uADCRegister.StatexDP[8]      ADCStateMachine|StateColxDP_derived_clock[11]     FD1P3DX     SP      N_316_i      807.520      804.260
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.713
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         806.710

    - Propagation time:                      4.017
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 802.693

    Number of logic level(s):                3
    Starting point:                          ADCStateMachine_1.NoBxS / Q
    Ending point:                            uADCRegister.StatexDP[13] / D
    The start point is clocked by            ADCStateMachine|StateColxDP_derived_clock[11] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.NoBxS                       FD1S1D       Q        Out     1.552     1.552       -         
NoBxS                                         Net          -        -       -         -           3         
ADCStateMachine_1.NoBxS_RNIPUK91              ORCALUT4     D        In      0.000     1.552       -         
ADCStateMachine_1.NoBxS_RNIPUK91              ORCALUT4     Z        Out     1.189     2.741       -         
NoBxS_RNIPUK91                                Net          -        -       -         -           1         
ADCStateMachine_1.StateColxDP_RNIH1MV1[5]     PFUMX        BLUT     In      0.000     2.741       -         
ADCStateMachine_1.StateColxDP_RNIH1MV1[5]     PFUMX        Z        Out     0.519     3.260       -         
N_316_i                                       Net          -        -       -         -           14        
uADCRegister.StatexDP_0[13]                   ORCALUT4     A        In      0.000     3.260       -         
uADCRegister.StatexDP_0[13]                   ORCALUT4     Z        Out     0.757     4.017       -         
N_6429_0                                      Net          -        -       -         -           1         
uADCRegister.StatexDP[13]                     FD1S3DX      D        In      0.000     4.017       -         
============================================================================================================




====================================
Detailed Report for Clock: ADCStateMachine|StateRowxDP_derived_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                                            Arrival            
Instance                          Reference                                        Type       Pin     Net             Time        Slack  
                                  Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSN     ADCStateMachine|StateRowxDP_derived_clock[5]     FD1S1D     Q       StartRowxSN     1.348       806.082
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                             Required            
Instance                          Reference                                        Type        Pin     Net             Time         Slack  
                                  Clock                                                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSP     ADCStateMachine|StateRowxDP_derived_clock[5]     FD1S3DX     D       StartRowxSN     807.430      806.082
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      807.713
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         807.430

    - Propagation time:                      1.348
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 806.082

    Number of logic level(s):                0
    Starting point:                          ADCStateMachine_1.StartRowxSN / Q
    Ending point:                            ADCStateMachine_1.StartRowxSP / D
    The start point is clocked by            ADCStateMachine|StateRowxDP_derived_clock[5] [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
ADCStateMachine_1.StartRowxSN     FD1S1D      Q        Out     1.348     1.348       -         
StartRowxSN                       Net         -        -       -         -           1         
ADCStateMachine_1.StartRowxSP     FD1S3DX     D        In      0.000     1.348       -         
===============================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                   Arrival            
Instance                                 Reference                       Type        Pin     Net                    Time        Slack  
                                         Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StateRowxDP[2]         USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateRowxDP[2]         1.660       400.437
ADCStateMachine_1.StateRowxDP[5]         USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateRowxDP_i[5]       1.660       400.437
ADCStateMachine_1.StateColxDP[8]         USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[8]         1.612       400.485
ADCStateMachine_1.StateColxDP[10]        USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[10]        1.612       400.485
ADCStateMachine_1.StateColxDP[1]         USBAER_top_level|IfClockxCI     FD1S3DX     Q       StateColxDP[1]         1.552       400.545
IMUStateMachine_1.I2CWaitCountxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       I2CWaitCountxDP[4]     1.456       798.012
IMUStateMachine_1.I2CWaitCountxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       I2CWaitCountxDP[5]     1.456       798.012
IMUStateMachine_1.I2CWaitCountxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       I2CWaitCountxDP[6]     1.456       798.012
IMUStateMachine_1.I2CWaitCountxDP[8]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       I2CWaitCountxDP[8]     1.456       798.012
IMUStateMachine_1.I2CWaitCountxDP[9]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       I2CWaitCountxDP[9]     1.456       798.012
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                         Required            
Instance                                    Reference                       Type        Pin     Net                          Time         Slack  
                                            Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CDVSTestSRColClockxSO     USBAER_top_level|IfClockxCI     FD1S3DX     D       N_335_i                      402.854      400.485
IMUStateMachine_1.StateIMUxDP[30]           USBAER_top_level|IfClockxCI     FD1S3DX     D       StateIMUxDP_ns[7]            806.710      798.012
IMUStateMachine_1.StateIMUxDP[16]           USBAER_top_level|IfClockxCI     FD1S3DX     D       StateIMUxDP_ns_i_1_i[21]     806.710      798.072
ADCStateMachine_1.DividerColxDP[0]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[0]          806.710      798.110
ADCStateMachine_1.DividerColxDP[1]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[1]          806.710      798.110
ADCStateMachine_1.DividerColxDP[2]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[2]          806.710      798.110
ADCStateMachine_1.DividerColxDP[3]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[3]          806.710      798.110
ADCStateMachine_1.DividerColxDP[4]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[4]          806.710      798.110
ADCStateMachine_1.DividerColxDP[5]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[5]          806.710      798.110
ADCStateMachine_1.DividerColxDP[6]          USBAER_top_level|IfClockxCI     FD1P3DX     D       DividerColxDP_lm[6]          806.710      798.110
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      403.857
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         402.854

    - Propagation time:                      2.417
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 400.437

    Number of logic level(s):                1
    Starting point:                          ADCStateMachine_1.StateRowxDP[2] / Q
    Ending point:                            ADCStateMachine_1.CDVSTestSRRowClockxSO / D
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|IfClockxCI [falling] on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StateRowxDP[2]                FD1S3DX      Q        Out     1.660     1.660       -         
StateRowxDP[2]                                  Net          -        -       -         -           5         
ADCStateMachine_1.CDVSTestSRRowClockxSO_RNO     ORCALUT4     A        In      0.000     1.660       -         
ADCStateMachine_1.CDVSTestSRRowClockxSO_RNO     ORCALUT4     Z        Out     0.757     2.417       -         
N_327_i                                         Net          -        -       -         -           1         
ADCStateMachine_1.CDVSTestSRRowClockxSO         FD1S3DX      D        In      0.000     2.417       -         
==============================================================================================================




====================================
Detailed Report for Clock: USBAER_top_level|PC1xSIO
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                        Arrival           
Instance                       Reference                    Type        Pin     Net            Time        Slack 
                               Clock                                                                             
-----------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[0]     1.456       -0.261
shiftRegister_1.StatexD[1]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[1]     1.456       -0.261
shiftRegister_1.StatexD[2]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[2]     1.456       -0.261
shiftRegister_1.StatexD[3]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[3]     1.456       -0.261
shiftRegister_1.StatexD[4]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[4]     1.456       -0.261
shiftRegister_1.StatexD[5]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[5]     1.456       -0.261
shiftRegister_1.StatexD[6]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[6]     1.456       -0.261
shiftRegister_1.StatexD[7]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[7]     1.456       -0.261
shiftRegister_1.StatexD[8]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[8]     1.456       -0.261
shiftRegister_1.StatexD[9]     USBAER_top_level|PC1xSIO     FD1S3DX     Q       StatexD[9]     1.456       -0.261
=================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                        Required           
Instance                        Reference                    Type        Pin     Net            Time         Slack 
                                Clock                                                                              
-------------------------------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[0]     1.195        -0.261
shiftRegister_1.StatexD[2]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[1]     1.195        -0.261
shiftRegister_1.StatexD[3]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[2]     1.195        -0.261
shiftRegister_1.StatexD[4]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[3]     1.195        -0.261
shiftRegister_1.StatexD[5]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[4]     1.195        -0.261
shiftRegister_1.StatexD[6]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[5]     1.195        -0.261
shiftRegister_1.StatexD[7]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[6]     1.195        -0.261
shiftRegister_1.StatexD[8]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[7]     1.195        -0.261
shiftRegister_1.StatexD[9]      USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[8]     1.195        -0.261
shiftRegister_1.StatexD[10]     USBAER_top_level|PC1xSIO     FD1S3DX     D       StatexD[9]     1.195        -0.261
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[0] / Q
    Ending point:                            shiftRegister_1.StatexD[1] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[0]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[0]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[1]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 2: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[1] / Q
    Ending point:                            shiftRegister_1.StatexD[2] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[1]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[1]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[2]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 3: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[2] / Q
    Ending point:                            shiftRegister_1.StatexD[3] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[2]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[2]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[3]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 4: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[3] / Q
    Ending point:                            shiftRegister_1.StatexD[4] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[3]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[3]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[4]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================


Path information for path number 5: 
      Requested Period:                      1.478
    - Setup time:                            0.283
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.195

    - Propagation time:                      1.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.261

    Number of logic level(s):                0
    Starting point:                          shiftRegister_1.StatexD[4] / Q
    Ending point:                            shiftRegister_1.StatexD[5] / D
    The start point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK
    The end   point is clocked by            USBAER_top_level|PC1xSIO [rising] on pin CK

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
shiftRegister_1.StatexD[4]     FD1S3DX     Q        Out     1.456     1.456       -         
StatexD[4]                     Net         -        -       -         -           2         
shiftRegister_1.StatexD[5]     FD1S3DX     D        In      0.000     1.456       -         
============================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                    Arrival           
Instance                                       Reference                         Type        Pin     Net                   Time        Slack 
                                               Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[9]         clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[9]      1.456       -1.372
monitorStateMachine_1.StatexDP_fast[10]        clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP_fast[10]     1.456       -1.372
uSynchronizerStateMachine_1.CounterxDP[4]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[4]         1.660       -0.615
uSynchronizerStateMachine_1.CounterxDP[2]      clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[2]         1.612       -0.567
uTimestampCounter.MSbDelayedxDP                clockgen|CLKOP_inferred_clock     FD1S3DX     Q       MSbDelayedxDP         1.456       -0.070
uEarlyPaketTimer.CountxDP[0]                   clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[0]           1.348       -0.009
uEarlyPaketTimer.CountxDP[1]                   clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[1]           1.348       -0.009
uTimestampCounter.CountxDP_fast[14]            clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP_fast[14]     1.348       0.038 
uSynchronizerStateMachine_1.CounterxDP[10]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[10]        1.456       0.040 
uSynchronizerStateMachine_1.CounterxDP[11]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[11]        1.456       0.040 
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                         Type        Pin     Net                             Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.TimestampOverflowxDP[14]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[14]     6.774        -1.372
monitorStateMachine_1.TimestampOverflowxDP[15]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[15]     6.774        -1.372
monitorStateMachine_1.TimestampOverflowxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[12]     6.774        -1.244
monitorStateMachine_1.TimestampOverflowxDP[13]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[13]     6.774        -1.244
monitorStateMachine_1.TimestampOverflowxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[10]     6.774        -1.116
monitorStateMachine_1.TimestampOverflowxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[11]     6.774        -1.116
monitorStateMachine_1.TimestampOverflowxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[8]      6.774        -0.988
monitorStateMachine_1.TimestampOverflowxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[9]      6.774        -0.988
monitorStateMachine_1.TimestampOverflowxDP[6]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[6]      6.774        -0.860
monitorStateMachine_1.TimestampOverflowxDP[7]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[7]      6.774        -0.860
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[9] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[9]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[9]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     Z         Out     1.639     3.095       -         
N_70                                                     Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[10] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[10]                  FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[10]                                        Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     Z         Out     1.639     3.095       -         
N_70                                                     Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[9] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[9]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[9]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     Z         Out     1.639     3.095       -         
N_70                                                     Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 4: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[9] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[14] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[9]                   FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[9]                                         Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     A         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     Z         Out     1.639     3.095       -         
N_70                                                     Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A0        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S0        Out     1.766     7.390       -         
TimestampOverflowxDP_s[14]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[14]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[14]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[14]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================


Path information for path number 5: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      8.146
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.372

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP_fast[10] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin       Pin               Arrival     No. of    
Name                                                     Type         Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP_fast[10]                  FD1S3DX      Q         Out     1.456     1.456       -         
StatexDP_fast[10]                                        Net          -         -       -         -           2         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     B         In      0.000     1.456       -         
monitorStateMachine_1.StatexDP_fast_RNIMFTJ[10]          ORCALUT4     Z         Out     1.639     3.095       -         
N_70                                                     Net          -         -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         A1        In      0.000     3.095       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2         COUT1     Out     1.761     4.856       -         
TimestampOverflowxDP_cry[1]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         CIN       In      0.000     4.856       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[2]      CCU2         COUT1     Out     0.128     4.984       -         
TimestampOverflowxDP_cry[3]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         CIN       In      0.000     4.984       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[4]      CCU2         COUT1     Out     0.128     5.112       -         
TimestampOverflowxDP_cry[5]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         CIN       In      0.000     5.112       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[6]      CCU2         COUT1     Out     0.128     5.240       -         
TimestampOverflowxDP_cry[7]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         CIN       In      0.000     5.240       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[8]      CCU2         COUT1     Out     0.128     5.368       -         
TimestampOverflowxDP_cry[9]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         CIN       In      0.000     5.368       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[10]     CCU2         COUT1     Out     0.128     5.496       -         
TimestampOverflowxDP_cry[11]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         CIN       In      0.000     5.496       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[12]     CCU2         COUT1     Out     0.128     5.624       -         
TimestampOverflowxDP_cry[13]                             Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         CIN       In      0.000     5.624       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[14]     CCU2         S1        Out     1.766     7.390       -         
TimestampOverflowxDP_s[15]                               Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C         In      0.000     7.390       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z         Out     0.757     8.146       -         
TimestampOverflowxDP_lm[15]                              Net          -         -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D         In      0.000     8.146       -         
========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival            
Instance              Reference     Type        Pin     Net             Time        Slack  
                      Clock                                                                
-------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1     System        FIFO8KA     FF      FifoFullxS      0.000       3.639  
uFifo.AERfifo_0_1     System        FIFO8KA     EF      FifoEmptyxS     0.000       804.656
===========================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                            Required          
Instance                                    Reference     Type        Pin     Net                               Time         Slack
                                            Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[13]          System        FD1S3DX     D       StatexDP_ns[1]                    6.774        3.639
monitorStateMachine_1.StatexDP[14]          System        FD1S3BX     D       N_250_i                           6.774        3.639
monitorStateMachine_1.StatexDP[1]           System        FD1S3DX     D       StatexDP_ns[13]                   6.774        4.504
monitorStateMachine_1.StatexDP[4]           System        FD1S3DX     D       StatexDP_ns[10]                   6.774        4.504
monitorStateMachine_1.StatexDP[5]           System        FD1S3DX     D       StatexDP_ns[9]                    6.774        4.504
monitorStateMachine_1.StatexDP[10]          System        FD1S3DX     D       N_255_i                           6.774        4.504
monitorStateMachine_1.StatexDP[12]          System        FD1S3DX     D       StatexDP_ns[2]                    6.774        4.504
monitorStateMachine_1.StatexDP_fast[10]     System        FD1S3DX     D       N_255_i_fast                      6.774        4.504
uMonitorTimestampRegister.StatexDP[0]       System        FD1P3DX     SP      TimestampRegWritexEO_i_a2_i_3     7.584        4.869
uMonitorTimestampRegister.StatexDP[1]       System        FD1P3DX     SP      TimestampRegWritexEO_i_a2_i_3     7.584        4.869
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.777
    - Setup time:                            1.003
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.774

    - Propagation time:                      3.135
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.639

    Number of logic level(s):                3
    Starting point:                          uFifo.AERfifo_0_1 / FF
    Ending point:                            monitorStateMachine_1.StatexDP[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
uFifo.AERfifo_0_1                                 FIFO8KA      FF       Out     0.000     0.000       -         
FifoFullxS                                        Net          -        -       -         -           10        
monitorStateMachine_1.StatexDP_ns_0_a3_0_2[1]     ORCALUT4     A        In      0.000     0.000       -         
monitorStateMachine_1.StatexDP_ns_0_a3_0_2[1]     ORCALUT4     Z        Out     1.189     1.189       -         
StatexDP_ns_0_a3_0_2[1]                           Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0_a3_0[1]       ORCALUT4     A        In      0.000     1.189       -         
monitorStateMachine_1.StatexDP_ns_0_a3_0[1]       ORCALUT4     Z        Out     1.189     2.378       -         
N_98                                              Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP_ns_0[1]            ORCALUT4     A        In      0.000     2.378       -         
monitorStateMachine_1.StatexDP_ns_0[1]            ORCALUT4     Z        Out     0.757     3.135       -         
StatexDP_ns[1]                                    Net          -        -       -         -           1         
monitorStateMachine_1.StatexDP[13]                FD1S3DX      D        In      0.000     3.135       -         
================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lcmxo2280c-3

Register bits: 890 of 2280 (39%)
Latch bits:      2
PIC Latch:       0
I/O cells:       94


Details:
BB:             2
CCU2:           209
FD1P3BX:        3
FD1P3DX:        510
FD1S1D:         2
FD1S3AX:        4
FD1S3BX:        10
FD1S3DX:        363
GSR:            1
IB:             35
INV:            10
L6MUX21:        15
OB:             42
OBZ:            15
ORCALUT4:       792
PFUMX:          35
PUR:            1
VHI:            26
VLO:            19
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 44MB peak: 176MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Fri May 30 18:50:07 2014

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO" -d LCMXO2280C -path "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10" -path "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU"  "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10/SBret10_SBret10.edi" "SBret10_SBret10.ngo"   
edif2ngd:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
WARNING - edif2ngd: Unsupported property is_pwr found - ignoring...
  On or above line 185 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property is_pwr found - ignoring...
  On or above line 193 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 259 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 315 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 377 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 456 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 608 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 1109 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 1526 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 1597 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 3071 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 4021 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 4116 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 4137 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 4734 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 10611 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 10675 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 16552 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 18772 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 19212 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 20473 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 20899 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 21277 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 22022 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 22254 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 22478 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 22684 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 22848 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 23334 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 24728 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 24791 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

WARNING - edif2ngd: Unsupported property orig_inst_of found - ignoring...
  On or above line 26852 in file C:\Users\Haza\Documents\jAER\deviceFirmwarePCBLayout\LatticeMachXO\SBret10_2_IMU\SBret10\SBret10_SBret10.edi

Writing the design to SBret10_SBret10.ngo...


ngdbuild  -a "MachXO" -d LCMXO2280C  -p "D:/lscc/diamond/2.2_x64/ispfpga/mj5g00/data"  -p "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10" -p "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU"  "SBret10_SBret10.ngo" "SBret10_SBret10.ngd"  	
ngdbuild:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'SBret10_SBret10.ngo' ...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mj5g00e/data/mj5gelib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/2.2_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_data_tmp[2]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_data_tmp[0]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_N_17' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/un22_byte_counter_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_s_0_COUT0[7]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_s_0_COUT1[7]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_s_0_S1[7]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[5]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[3]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_cry[1]' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/Counter_Blk_1/Byte_Counter_lcry_0_S0' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_8' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_8_0_COUT1' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_6' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_4' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_2' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_0' has no load
WARNING - ngdbuild: logical net 'I2C_Top_1/I2C_Clock_Gen_1/un6_count_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry_0_COUT1[14]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'IMUStateMachine_1/I2CWaitCountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_51_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_data_tmp[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_39_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_data_tmp[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_27_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_data_tmp[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_15_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_data_tmp[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_N_42' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_countcolxdp_0_I_1_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_COUT1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[31]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[27]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[23]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[19]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_16' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/statecolxdn30_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_16' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un6_nobxs_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_16' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_16_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_16_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_14_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_12_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_12_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_10_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_10_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_8_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_8_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_6_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_6_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_4_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_4_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_2_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_2_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un16_nobxs_cry_0_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_10_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un10_nobxs_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_14' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_14_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un3_nobxs_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_s_14_0_COUT0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_s_14_0_COUT1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_s_14_0_S1' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_12' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_10' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_8' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_6' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_4' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_2' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/un13_nobxs_cry_0_0_S0' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_COUT0[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_COUT1[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_s_0_S1[32]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[30]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[28]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[26]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[24]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[22]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[20]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[18]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_COUT0[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_COUT1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_s_0_S1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/DividerRowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountRowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry_0_COUT1[16]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'ADCStateMachine_1/CountColxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry_0_COUT1[14]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/TimestampOverflowxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'monitorStateMachine_1/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry_0_COUT1[8]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'fifoStatemachine_1/FifoCountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry_0_COUT1[12]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/CounterxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_COUT0[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_COUT1[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_s_0_S1[6]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uSynchronizerStateMachine_1/DividerxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_COUT0[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_COUT1[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_s_0_S1[14]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uTimestampCounter/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_COUT0[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_COUT1[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_s_0_S1[8]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uEventCounter/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_COUT0[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_COUT1[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_s_0_S1[20]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[18]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[16]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[14]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[12]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[10]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[8]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[6]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[4]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[2]' has no load
WARNING - ngdbuild: logical net 'uEarlyPaketTimer/CountxDP_cry[0]' has no load
WARNING - ngdbuild: logical net 'uFifo/DO7' has no load
WARNING - ngdbuild: logical net 'uFifo/DO8' has no load
WARNING - ngdbuild: logical net 'uFifo/DO9' has no load
WARNING - ngdbuild: logical net 'uFifo/DO10' has no load
WARNING - ngdbuild: logical net 'uFifo/DO11' has no load
WARNING - ngdbuild: logical net 'uFifo/DO12' has no load
WARNING - ngdbuild: logical net 'uFifo/DO13' has no load
WARNING - ngdbuild: logical net 'uFifo/DO14' has no load
WARNING - ngdbuild: logical net 'uFifo/DO15' has no load
WARNING - ngdbuild: logical net 'uFifo/DO16' has no load
WARNING - ngdbuild: logical net 'uFifo/DO17' has no load
WARNING - ngdbuild: logical net 'uFifo/DO18' has no load
WARNING - ngdbuild: logical net 'uFifo/DO19' has no load
WARNING - ngdbuild: logical net 'uFifo/DO20' has no load
WARNING - ngdbuild: logical net 'uFifo/DO21' has no load
WARNING - ngdbuild: logical net 'uFifo/DO22' has no load
WARNING - ngdbuild: logical net 'uFifo/DO23' has no load
WARNING - ngdbuild: logical net 'uFifo/DO24' has no load
WARNING - ngdbuild: logical net 'uFifo/DO25' has no load
WARNING - ngdbuild: logical net 'uFifo/DO26' has no load
WARNING - ngdbuild: logical net 'uFifo/DO27' has no load
WARNING - ngdbuild: logical net 'uFifo/DO28' has no load
WARNING - ngdbuild: logical net 'uFifo/DO29' has no load
WARNING - ngdbuild: logical net 'uFifo/DO30' has no load
WARNING - ngdbuild: logical net 'uFifo/DO31' has no load
WARNING - ngdbuild: logical net 'uFifo/DO32' has no load
WARNING - ngdbuild: logical net 'uFifo/DO33' has no load
WARNING - ngdbuild: logical net 'uFifo/DO34' has no load
WARNING - ngdbuild: logical net 'uFifo/DO35' has no load
WARNING - ngdbuild: logical net 'uFifo/EF' has no load
WARNING - ngdbuild: logical net 'uFifo/AEF' has no load
WARNING - ngdbuild: logical net 'uFifo/AFF' has no load
WARNING - ngdbuild: logical net 'uFifo/FF' has no load
WARNING - ngdbuild: logical net 'uFifo/DO9_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO10_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO11_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO12_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO13_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO14_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO15_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO16_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO17_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO18_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO19_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO20_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO21_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO22_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO23_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO24_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO25_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO26_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO27_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO28_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO29_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO30_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO31_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO32_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO33_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO34_0' has no load
WARNING - ngdbuild: logical net 'uFifo/DO35_0' has no load
WARNING - ngdbuild: logical net 'uFifo/FifoAlmostEmptyxS' has no load
WARNING - ngdbuild: logical net 'uFifo/FifoAlmostFullxS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKOS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKOK' has no load
WARNING - ngdbuild: logical net 'uClockGen/LockxS' has no load
WARNING - ngdbuild: logical net 'uClockGen/CLKINTFB' has no load
WARNING - ngdbuild: logical net 'SyncInSIGxSBO' has no load
WARNING - ngdbuild: logical net 'SyncInSWxEI' has no load
WARNING - ngdbuild: logical net 'FXLEDxSI' has no load
WARNING - ngdbuild: logical net 'ADCovrxSI' has no load
WARNING - ngdbuild: logical net 'CDVSTestBiasBitOutxSI' has no load
WARNING - ngdbuild: DRC complete with 467 warnings

Design Results:
   2096 blocks expanded
complete the first expansion
Writing 'SBret10_SBret10.ngd' ...

map -a "MachXO" -p LCMXO2280C -t FTBGA256 -s 3 -oc Commercial   "SBret10_SBret10.ngd" -o "SBret10_SBret10_map.ncd" -pr "SBret10_SBret10.prf" -mp "SBret10_SBret10.mrp" "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf"             
map:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SBret10_SBret10.ngd
   Picdevice="LCMXO2280C"

   Pictype="FTBGA256"

   Picspeed=3

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2280CFTBGA256, Performance used: 3.
WARNING - map: Semantic Error: SyncOut2xSO matches no ports in the design.  Occurred at line 148 in "OUTPUT PORT "SyncOut2xSO" LOAD 1.000000 pF ;
".  Disabled this preference.
WARNING - map: Semantic Error: SyncOut1xSO matches no ports in the design.  Occurred at line 150 in "OUTPUT PORT "SyncOut1xSO" LOAD 1.000000 pF ;
".  Disabled this preference.
WARNING - map: C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf (25): Error in LOCATE COMP "SyncIn1xABI" SITE "T2" ;
: COMP "SyncIn1xABI" not found in design. Disbale this preference.
WARNING - map: C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf (28): Error in LOCATE COMP "SyncOut1xSO" SITE "T13" ;
: COMP "SyncOut1xSO" not found in design. Disbale this preference.
WARNING - map: C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf (144): Error in IOBUF PORT "SyncIn1xABI" IO_TYPE=LVCMOS33 PULLMODE=UP ;
: Port "SyncIn1xABI" does not exist in the design. Disbale this preference.
WARNING - map: C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf (145): Error in IOBUF PORT "SyncIn2xABI" IO_TYPE=LVCMOS33 PULLMODE=UP ;
: Port "SyncIn2xABI" does not exist in the design. Disbale this preference.
WARNING - map: C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf (146): Error in IOBUF PORT "SyncInSWxEI" IO_TYPE=LVCMOS33 PULLMODE=UP ;
: Port "SyncInSWxEI" does not exist in the design. Disbale this preference.
WARNING - map: Preference parsing results:  7 semantic errors detected
WARNING - map: There are errors in the preference file, "C:/Users/Haza/Documents/jAER/deviceFirmwarePCBLayout/LatticeMachXO/SBret10_2_IMU/SBret10.lpf".
Loading device for application map from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Running general design DRC...
Removing unused logic...
Optimizing...
WARNING - map: Using local reset signal 'ResetxRBI_c' to infer global GSR net.
WARNING - map: IO buffer missing for top level port SyncInSIGxSBO...logic will be discarded.
WARNING - map: IO buffer missing for top level port SyncInSWxEI...logic will be discarded.
WARNING - map: IO buffer missing for top level port FXLEDxSI...logic will be discarded.
WARNING - map: IO buffer missing for top level port ADCovrxSI...logic will be discarded.
WARNING - map: IO buffer missing for top level port CDVSTestBiasBitOutxSI...logic will be discarded.



Design Summary:
   Number of PFU registers:    892
   Number of SLICEs:           856 out of  1140 (75%)
      SLICEs(logic/ROM):       856 out of   900 (95%)
      SLICEs(logic/ROM/RAM):     0 out of   240 (0%)
          As RAM:            0
          As Logic/ROM:      0
   Number of logic LUT4s:     800
   Number of distributed RAM:   0 (0 LUT4s)
   Number of ripple logic:    209 (418 LUT4s)
   Number of shift registers:   0
   Total number of LUT4s:     1218
   Number of external PIOs: 94 out of 211 (45%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  2 out of 3 (67%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Number of TSALL: 0 out of 1 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  6
     Net ClockxC_c: 85 loads, 85 rising, 0 falling (Driver: uClockGen/PLLCInst_0 )
     Net IfClockxCI_c: 338 loads, 336 rising, 2 falling (Driver: PIO IfClockxCI )
     Net ADCStateMachine_1/StateColxDP[11]: 1 loads, 1 rising, 0 falling (Driver: ADCStateMachine_1/StateColxDP[11] )
     Net CDVSTestSRRowInxSO_c: 1 loads, 1 rising, 0 falling (Driver: ADCStateMachine_1/StateRowxDP[5] )
     Net PC1xSIO_c: 40 loads, 40 rising, 0 falling (Driver: PIO PC1xSIO )
     Net PC2xSIO_c: 40 loads, 0 rising, 40 falling (Driver: PIO PC2xSIO )
   Number of Clock Enables:  55
     Net I2C_Top_1/SCL_synch: 5 loads, 5 LSLICEs
     Net I2C_Top_1/Current_Stop_Gen_State[0]: 1 loads, 1 LSLICEs
     Net I2C_Top_1/Arb_1/Current_State_16_d: 1 loads, 1 LSLICEs
     Net I2C_Top_1/rcsack: 4 loads, 4 LSLICEs
     Net I2C_Top_1/Counter_Blk_1/Current_Byte_State: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Clock_Gen_1/un33_mode: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Main_1/un81_mcs: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Main_1/un9_mcs: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Main_1/un1_load_1_i: 5 loads, 5 LSLICEs
     Net I2C_Top_1/I2C_Main_1/N_212_i: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Main_1/N_756_i: 5 loads, 5 LSLICEs
     Net I2C_Top_1/I2C_Main_1/I2C_Bus_Busy_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net I2C_Top_1/I2C_Main_1/un36_mcs: 1 loads, 1 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/transb_0_sqmuxa: 4 loads, 4 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/un1_tbe_set: 1 loads, 1 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/un1_rbf_set: 1 loads, 1 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/laddr_1_sqmuxa: 4 loads, 4 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/cmdce[4]: 1 loads, 1 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/un1_transb6_i: 1 loads, 1 LSLICEs
     Net I2C_Top_1/MPU_to_I2C_1/N_230_i: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1.IMUAccelXxDN_0_sqmuxa: 56 loads, 56 LSLICEs
     Net IMUStateMachine_1/IMUMeasByteCountxDPe: 2 loads, 2 LSLICEs
     Net IMUStateMachine_1/IMUGyroYLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelYLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUGyroXLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/StateRWxDP[5]: 2 loads, 2 LSLICEs
     Net IMUStateMachine_1/IMUTempMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUTempLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUInitByteCountxDPe: 2 loads, 2 LSLICEs
     Net IMUStateMachine_1/IMUGyroZMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/StateIMUxDN_0_sqmuxa_3: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUGyroYMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUGyroXMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelZMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelZLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelYMSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelXMSBxDN_0_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/IMUAccelXLSBxDN_1_sqmuxa: 4 loads, 4 LSLICEs
     Net IMUStateMachine_1/N_320: 8 loads, 8 LSLICEs
     Net IMUStateMachine_1/N_1296_i: 1 loads, 1 LSLICEs
     Net IMUStateMachine_1.N_197_i: 16 loads, 16 LSLICEs
     Net ADCStateMachine_1.N_316_i: 7 loads, 7 LSLICEs
     Net ADCStateMachine_1/un1_StateColxDP_2_0_m2: 1 loads, 1 LSLICEs
     Net ADCStateMachine_1/DividerRowxDPe: 9 loads, 9 LSLICEs
     Net ADCStateMachine_1/N_14_i: 17 loads, 17 LSLICEs
     Net ADCStateMachine_1/CountRowxDPe: 4 loads, 4 LSLICEs
     Net ADCStateMachine_1/N_421_i: 9 loads, 9 LSLICEs
     Net TimestampRegWritexEO_i_a2_i_3: 7 loads, 7 LSLICEs
     Net monitorStateMachine_1.N_237_i: 5 loads, 5 LSLICEs
     Net FifoWritexE: 2 loads, 0 LSLICEs
     Net FifoReadxE: 2 loads, 0 LSLICEs
     Net uEarlyPaketTimer.CountxDPe: 11 loads, 11 LSLICEs
     Net uSynchronizerStateMachine_1/CounterxDPe: 7 loads, 7 LSLICEs
     Net N_542_i: 9 loads, 9 LSLICEs
     Net uEventCounter/CountxDPe: 5 loads, 5 LSLICEs
   Number of local set/reset loads for net ResetxRBI_c merged into GSR:  682
   Number of LSRs:  7
     Net I2C_Top_1/Counter_Blk_1/N_507_i: 12 loads, 12 LSLICEs
     Net ResetxRBI_c: 4 loads, 0 LSLICEs
     Net I2C_Top_1/N_653_i: 50 loads, 50 LSLICEs
     Net ADCStateMachine_1/StateColxDN_1_sqmuxa_i_i_a2: 1 loads, 1 LSLICEs
     Net N_602_i: 54 loads, 54 LSLICEs
     Net ADCStateMachine_1/StateRowxDP[2]: 1 loads, 1 LSLICEs
     Net SynchronizerResetTimestampxSB_i: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net IMUStateMachine_1.IMUAccelXxDN_0_sqmuxa: 56 loads
     Net N_602_i: 54 loads
     Net I2C_Top_1/N_653_i: 50 loads
     Net IMUStateMachine_1/IMUDataWordCountxDP[2]: 50 loads
     Net IMUStateMachine_1/IMUDataWordCountxDP[1]: 39 loads
     Net FifoReadxE: 38 loads
     Net fifoStatemachine_1.StatexDP[0]: 37 loads
     Net ADCStateMachine_1/N_376: 33 loads
     Net ECResetEarlyPaketTimerxS: 32 loads
     Net I2C_Top_1/SCL_synch: 26 loads
 
   Number of warnings:  15
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.

Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 48 MB

Dumping design to file SBret10_SBret10_map.ncd.

ncd2eqn "SBret10_SBret10_map.ncd"
Start loading SBret10_SBret10_map.ncd


Loading design for application ncd2eqn from file SBret10_SBret10_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ncd2eqn from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Finish loading SBret10_SBret10_map.ncd


ncd2eqn runs successfully


trce -f "SBret10_SBret10.mt" -o "SBret10_SBret10.tw1" "SBret10_SBret10_map.ncd" "SBret10_SBret10.prf"
trce:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sbret10_sbret10_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 2.2.0.101
Fri May 30 18:50:13 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SBret10_SBret10.tw1 SBret10_SBret10_map.ncd SBret10_SBret10.prf 
Design file:     sbret10_sbret10_map.ncd
Preference file: sbret10_sbret10.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 28  Score: 5432
Cumulative negative slack: 5432

Constraints cover 23076 paths, 7 nets, and 4877 connections (90.8% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 2.2.0.101
Fri May 30 18:50:13 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SBret10_SBret10.tw1 SBret10_SBret10_map.ncd SBret10_SBret10.prf 
Design file:     sbret10_sbret10_map.ncd
Preference file: sbret10_sbret10.prf
Device,speed:    LCMXO2280C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 23076 paths, 7 nets, and 4877 connections (90.8% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 28 (setup), 0 (hold)
Score: 5432 (setup), 0 (hold)
Cumulative negative slack: 5432 (5432+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

ldbanno "SBret10_SBret10_map.ncd" -n Verilog -o "SBret10_SBret10_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the SBret10_SBret10_map design file.


Loading design for application ldbanno from file SBret10_SBret10_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ldbanno from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Converting design "SBret10_SBret10_map.ncd" into .ldb format.
Writing Verilog netlist to file SBret10_SBret10_mapvo.vo
Writing SDF timing to file SBret10_SBret10_mapvo.sdf

ldbanno "SBret10_SBret10_map.ncd" -n VHDL -o "SBret10_SBret10_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the SBret10_SBret10_map design file.


Loading design for application ldbanno from file SBret10_SBret10_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application ldbanno from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Converting design "SBret10_SBret10_map.ncd" into .ldb format.
Writing VHDL netlist to file SBret10_SBret10_mapvho.vho
Writing SDF timing to file SBret10_SBret10_mapvho.sdf

mpartrce -p "SBret10_SBret10.p2t" -f "SBret10_SBret10.p3t" -tf "SBret10_SBret10.pt" "SBret10_SBret10_map.ncd" "SBret10_SBret10.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SBret10_SBret10_map.ncd"
Fri May 30 18:50:18 2014

PAR: Place And Route Diamond (64-bit) 2.2.0.101.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SBret10_SBret10_map.ncd SBret10_SBret10.dir/5_1.ncd SBret10_SBret10.prf
Preference file: SBret10_SBret10.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SBret10_SBret10_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application par from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      94/271          34% used
                     94/211          44% bonded
   EBR                2/3            66% used
   PLL3               1/2            50% used
   SLICE            856/1140         75% used



Number of Signals: 2108
Number of Connections: 5373

Pin Constraint Summary:
   88 out of 88 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    ClockxC_c (driver: uClockGen/PLLCInst_0, clk load #: 87)
    IfClockxCI_c (driver: IfClockxCI, clk load #: 340)
    PC1xSIO_c (driver: PC1xSIO, clk load #: 40)
    PC2xSIO_c (driver: PC2xSIO, clk load #: 40)

The following 3 signals are selected to use the secondary clock routing resources:
    IMUStateMachine_1.IMUAccelXxDN_0_sqmuxa (driver: I2C_Top_1/MPU_to_I2C_1/SLICE_720, clk load #: 0, sr load #: 0, ce load #: 56)
    N_602_i (driver: uSynchronizerStateMachine_1/SLICE_836, clk load #: 0, sr load #: 54, ce load #: 0)
    I2C_Top_1/N_653_i (driver: SLICE_855, clk load #: 0, sr load #: 50, ce load #: 0)

.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.....................
Placer score = 496952.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  544595
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 4 (25%)
  General PIO: 2 out of 272 (0%)
  PLL        : 1 out of 2 (50%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "ClockxC_c" from CLKOP on comp "uClockGen/PLLCInst_0" on PLL site "PLL3_R20C1", clk load = 87
  PRIMARY "IfClockxCI_c" from comp "IfClockxCI" on CLK_PIN site "A9 (PT10B)", clk load = 340
  PRIMARY "PC1xSIO_c" from comp "PC1xSIO" on PIO site "K1 (PL12B)", clk load = 40
  PRIMARY "PC2xSIO_c" from comp "PC2xSIO" on PIO site "J2 (PL11B)", clk load = 40
  SECONDARY "I2C_Top_1/N_653_i" from F1 on comp "SLICE_855" on site "R13C2C", clk load = 0, ce load = 0, sr load = 50
  SECONDARY "IMUStateMachine_1.IMUAccelXxDN_0_sqmuxa" from F0 on comp "I2C_Top_1/MPU_to_I2C_1/SLICE_720" on site "R13C2B", clk load = 0, ce load = 56, sr load = 0
  SECONDARY "N_602_i" from F1 on comp "uSynchronizerStateMachine_1/SLICE_836" on site "R13C2A", clk load = 0, ce load = 0, sr load = 54

  PRIMARY  : 4 out of 4 (100%)
  SECONDARY: 3 out of 4 (75%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   94 out of 271 (34.7%) PIO sites used.
   94 out of 211 (44.5%) bonded PIO sites used.
   Number of PIO comps: 94; differential: 0
   Number of Vref pins used: 0

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 8 / 24 ( 33%)  | 3.3V       | -          | -          |
| 1        | 6 / 30 ( 20%)  | 3.3V       | -          | -          |
| 2        | 11 / 26 ( 42%) | 3.3V       | -          | -          |
| 3        | 11 / 28 ( 39%) | 3.3V       | -          | -          |
| 4        | 20 / 29 ( 68%) | 3.3V       | -          | -          |
| 5        | 12 / 20 ( 60%) | 3.3V       | -          | -          |
| 6        | 13 / 28 ( 46%) | 3.3V       | -          | -          |
| 7        | 13 / 26 ( 50%) | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 10 secs 

Dumping design to file SBret10_SBret10.dir/5_1.ncd.

0 connections routed; 5373 unrouted.
Starting router resource preassignment
WARNING - par: The driver of primary clock net PC1xSIO_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.
WARNING - par: The driver of primary clock net PC2xSIO_c is not placed on one of the PIO sites dedicated for primary clocks.  This primary clock will be routed to a H-spine through general routing resource or will be routed as a secondary clock and may suffer from excessive delay or skew.

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=ADCStateMachine_1/StateColxDP[11] loads=26 clock_loads=1
   Signal=CDVSTestSRRowInxSO_c loads=5 clock_loads=1

Completed router resource preassignment. Real time: 13 secs 

Start NBR router at 18:50:31 05/30/14

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at 18:50:31 05/30/14

Start NBR section for initial routing
Level 1, iteration 1
3(0.00%) conflicts; 4147(77.18%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.209ns/0.000ns; real time: 14 secs 
Level 2, iteration 1
12(0.01%) conflicts; 4118(76.64%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.575ns/0.000ns; real time: 14 secs 
Level 3, iteration 1
14(0.02%) conflicts; 3676(68.42%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.530ns/0.000ns; real time: 14 secs 
Level 4, iteration 1
178(0.19%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.471ns/0.000ns; real time: 15 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing
Level 1, iteration 1
7(0.01%) conflicts; 192(3.57%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.486ns/0.000ns; real time: 15 secs 
Level 2, iteration 1
6(0.01%) conflicts; 192(3.57%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.486ns/0.000ns; real time: 16 secs 
Level 3, iteration 1
10(0.01%) conflicts; 186(3.46%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.478ns/0.000ns; real time: 16 secs 
Level 4, iteration 1
95(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.478ns/0.000ns; real time: 16 secs 
Level 4, iteration 2
40(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.478ns/0.000ns; real time: 16 secs 
Level 4, iteration 3
21(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.478ns/0.000ns; real time: 16 secs 
Level 4, iteration 4
5(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.478ns/0.000ns; real time: 16 secs 
Level 4, iteration 5
7(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.379ns/0.000ns; real time: 17 secs 
Level 4, iteration 6
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.379ns/0.000ns; real time: 17 secs 
Level 4, iteration 7
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.346ns/0.000ns; real time: 17 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.346ns/0.000ns; real time: 17 secs 
Level 4, iteration 9
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.228ns/0.000ns; real time: 17 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.228ns/0.000ns; real time: 17 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.029ns/0.000ns; real time: 17 secs 
Level 4, iteration 12
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.029ns/0.000ns; real time: 17 secs 

Start NBR section for re-routing
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack: 1.029ns/0.000ns; real time: 17 secs 

Start NBR section for post-routing

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack : 0.889ns
  Timing score : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Hold time optimization iteration 0:
All hold time violations have been successfully corrected in speed grade M

---------------IO Configurable Delay Element Usage Summary---------------

Total IO Configurable Delay Elements used: 0 
---------------End of IO Configurable Delay Element Usage Summary--------

Total CPU time 19 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  5373 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SBret10_SBret10.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 0.889
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.025
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000

Total CPU  time to completion: 19 secs 
Total REAL time to completion: 20 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "SBret10_SBret10.pt" -o "SBret10_SBret10.twr" "SBret10_SBret10.ncd" "SBret10_SBret10.prf"
trce:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sbret10_sbret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application trce from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 2.2.0.101
Fri May 30 18:50:39 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SBret10_SBret10.twr SBret10_SBret10.ncd SBret10_SBret10.prf 
Design file:     sbret10_sbret10.ncd
Preference file: sbret10_sbret10.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 23076 paths, 7 nets, and 4918 connections (91.5% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 2.2.0.101
Fri May 30 18:50:39 2014

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 3 -sphld m -o SBret10_SBret10.twr SBret10_SBret10.ncd SBret10_SBret10.prf 
Design file:     sbret10_sbret10.ncd
Preference file: sbret10_sbret10.prf
Device,speed:    LCMXO2280C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 23076 paths, 7 nets, and 4918 connections (91.5% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 0 secs 

iotiming  "SBret10_SBret10.ncd" "SBret10_SBret10.prf"
I/O Timing Report:
:  version Diamond (64-bit) 2.2.0.101

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file sbret10_sbret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application iotiming from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 3
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret10_sbret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 4
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret10_sbret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 5
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file sbret10_sbret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: M
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -w "SBret10_SBret10.ncd" -f "SBret10_SBret10.t2b" "SBret10_SBret10.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 2.2.0.101
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SBret10_SBret10.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Performance: 3
Loading device for application Bitgen from file 'mj5g21x17.nph' in environment: D:/lscc/diamond/2.2_x64/ispfpga.
Package Status:                     Final          Version 1.26
Performance Hardware Data Status: Version 1.84

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SBret10_SBret10.prf...

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "SBret10_SBret10.bit".

ispdfw -dev LCMXO2280C-XXFT256 -if "SBret10_SBret10.bit" -oft -jed -of "SBret10_SBret10.jed"  -comment "SBret10_SBret10.alt"

Device Info:
Full name: LCMXO2280C
Row Width: 1116
Column Width: 436
Usercode bit #: 32
Processing BIT2JED...

Input: SBret10_SBret10.bit
Output: SBret10_SBret10.jed
Overwriteues: 0
Comment file: SBret10_SBret10.alt
Lever: 0
+-------------+
|   Succeed!  |
+-------------+
