AArch64 MP+poll+dmb.syap
"PodWWLL RfeLA DMB.SYdRRAP FrePL"
Cycle=RfeLA DMB.SYdRRAP FrePL PodWWLL
Relax=
Safe=PodWW DMB.SYdRR FrePL RfeLA
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PodWWLL RfeLA DMB.SYdRRAP FrePL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | LDAR W0,[X1] ;
 STLR W0,[X1] | DMB SY       ;
 MOV W2,#1    | LDR W2,[X3]  ;
 STLR W2,[X3] |              ;
exists
(1:X0=1 /\ 1:X2=0)
