
5. Printing statistics.

=== matmul_16x16_systolic ===

   Number of wires:                394
   Number of wire bits:           4161
   Number of public wires:         385
   Number of public wire bits:    4059
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     $add                            2
     $eq                             1
     $logic_not                      2
     $logic_or                       1
     $mux                           33
     $not                            1
     $sdff                           2
     $sub                            1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== output_logic ===

   Number of wires:                382
   Number of wire bits:          12862
   Number of public wires:         287
   Number of public wire bits:    4316
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                116
     $add                            3
     $dffe                           1
     $eq                             1
     $ge                             1
     $mux                           79
     $ne                             2
     $not                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    3
     $sdffe                         19
     $sub                            3

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             50
   Number of public wires:           8
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                           2
     seq_mac                         1

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             48
   Number of public wires:           3
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             32
   Number of public wires:           3
   Number of public wire bits:      32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                            1

=== seq_mac ===

   Number of wires:                 14
   Number of wire bits:            123
   Number of public wires:          11
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     $dff                            4
     $mux                            3
     $reduce_or                      1
     qadd                            1
     qmult                           1

=== systolic_data_setup ===

   Number of wires:                489
   Number of wire bits:           3211
   Number of public wires:         297
   Number of public wire bits:    2623
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                472
     $add                            6
     $and                           64
     $dffe                           2
     $eq                            32
     $ge                             6
     $logic_and                     34
     $logic_not                      1
     $logic_or                      34
     $lt                             2
     $mux                            6
     $not                           35
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                         242
     $sdffe                          2
     $sub                            2

=== systolic_pe_matrix ===

   Number of wires:                806
   Number of wire bits:           6660
   Number of public wires:         806
   Number of public wire bits:    6660
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                257
     $or                             1
     processing_element            256

=== design hierarchy ===

   matmul_16x16_systolic             1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1
       processing_element          256
         seq_mac                     1
           qadd                      1
           qmult                     1

   Number of wires:               9239
   Number of wire bits:          91662
   Number of public wires:        8175
   Number of public wire bits:   78074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3704
     $add                          267
     $and                           64
     $dff                         1024
     $dffe                           3
     $eq                            34
     $ge                             7
     $logic_and                     34
     $logic_not                      3
     $logic_or                      35
     $lt                             2
     $mul                          256
     $mux                          886
     $ne                             2
     $not                           37
     $or                             2
     $reduce_and                     2
     $reduce_bool                    5
     $reduce_or                    258
     $sdff                         756
     $sdffe                         21
     $sub                            6

