Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 01:29:23 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file image_dvi_top_control_sets_placed.rpt
| Design       : image_dvi_top
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             212 |           75 |
| No           | No                    | Yes                    |              16 |            3 |
| No           | Yes                   | No                     |              90 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |          Enable Signal          |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+------------------------------------------------+---------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | rgb2dvi_0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]                      |                1 |              4 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | rst_IBUF                                                                     |                1 |              4 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              8 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0                 |                1 |             16 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out | vga_ctrl_0/counter_h0           | vga_ctrl_0/counter_h[9]_i_1_n_0                                              |                4 |             18 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out | vga_ctrl_0/counter_v[9]_i_2_n_0 | vga_ctrl_0/counter_v[9]_i_1_n_0                                              |                3 |             20 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | color_8_24_0/color_24[23]_i_1_n_0                                            |                6 |             32 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out | vga_ctrl_0/addr_sig_reg[17]     | vga_ctrl_0/addr_sig                                                          |                5 |             36 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 | rgb2dvi_0/DataEncoders[0].DataEncoder/SR[0]                                  |                9 |             42 |
|  clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out |                                 |                                                                              |               75 |            212 |
+------------------------------------------------+---------------------------------+------------------------------------------------------------------------------+------------------+----------------+


