# HiSNN

HiSNN is a hardware-oriented spiking neural network simulator capable of rapidly and accurately evaluating the performance, power, and area of SNN circuits based on neuromorphic devices such as memristors.The simulator is designed to drive efficient iteration and collaborative optimization of SNN hardware design.



## Publications

* X. Zhu, N. Feng, J. Qiu, X. Wang, M. Zeng, Y. Wu, and L. Zhang, “A Charge-Domain Design of Ferroelectric Tunneling Junction Synapse for Spiking Neural Networks,” IEEE Transactions on Electron Devices, vol. 72, no. 4, pp. 1730–1737, Apr. 2025, doi: 10.1109/TED.2025.3540759.
* X. Zhu, B. Peng, F. Ding, Z. Xie, Y. Chen and L. Zhang, "Impacts of Parasitic Effects on PCM-based Neuromorphic Circuits Under Advanced Technology Nodes," 2024 2nd International Symposium of Electronics Design Automation (ISEDA), Xi'an, China, 2024, pp. 64-68, doi: 10.1109/ISEDA62518.2024.10617774.
* X. Zhu, N. Feng, H. Liu, N. Ji, L. Zhang, R. Wang, and R. Huang, “A Neuromorphic FTJ Model-Driven Design of Charge-Domain Synaptic Circuits and Spiking Neural Networks,” in 2024 8th IEEE Electron Devices Technology \& Manufacturing Conference (EDTM), Mar. 2024, pp. 1–3. doi: 10.1109/EDTM58488.2024.10511574.
* Z. Rong et al., "Generic Compact Modeling of Emerging Memories With Recurrent NARX Network," in IEEE Electron Device Letters, vol. 44, no. 8, pp. 1272-1275, Aug. 2023, doi: 10.1109/LED.2023.3290681.
* N. Feng et al., "A Physics-Based Dynamic Compact Model of Ferroelectric Tunnel Junctions," in IEEE Electron Device Letters, vol. 44, no. 2, pp. 261-264, Feb. 2023, doi: 10.1109/LED.2022.3233456.
* X. Chen et al., "A Robust and Efficient Compact Model for Phase-Change Memory Circuit Simulations," in IEEE Transactions on Electron Devices, vol. 68, no. 9, pp. 4404-4410, Sept. 2021, doi: 10.1109/TED.2021.3098656.
* X. Huang et al., "Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations," 2020 IEEE 15th International Conference on Solid-State \& Integrated Circuit Technology (ICSICT), Kunming, China, 2020, pp. 1-3, doi: 10.1109/ICSICT49897.2020.9278379.
* X. Chen et al., "A SPICE Model of Phase Change Memory for Neuromorphic Circuits," in IEEE Access, vol. 8, pp. 95278-95287, 2020, doi: 10.1109/ACCESS.2020.2995907.





## File structure

Code: All the code to build the HiSNN framework.

Data: All the data required for the HiSNN operation and all the output results of the HiSNN operation.

Weight: Store the weight values of the synapses.



## Dependency

* OpenCV.
* Python >= 3.8.



## Required configuration

IDE such as Visual Studio 2022 is recommended for running HiSNN.



## Authors List

### Member:

* Qincheng Yang (Peking University, Shenzhen)
* Xianyu Wang (Peking University, Shenzhen)
* Jiajun Qiu (Peking University, Shenzhen)
* Xiaobao Zhu (Peking University, Shenzhen)



### Supervisor

* Lining Zhang (Peking University, Shenzhen)

