v 20130925 2
C 38800 43800 1 90 0 74245-1.sym
{
T 35450 44100 5 10 0 0 90 0 1
device=74245
T 35600 45500 5 10 1 1 90 6 1
refdes=BUF
T 35250 44100 5 10 0 0 90 0 1
footprint=DIP20
}
C 35100 43800 1 90 0 74377-1.sym
{
T 31650 44100 5 10 0 0 90 0 1
device=74377
T 31800 45500 5 10 1 1 90 6 1
refdes=REG
T 31450 44100 5 10 0 0 90 0 1
footprint=DIP20
}
N 38100 45800 38100 45900 4
N 37800 45800 37800 46000 4
N 37500 45800 37500 46100 4
N 37200 45800 37200 46200 4
N 36900 45800 36900 46300 4
N 36600 45800 36600 46400 4
N 36300 45800 36300 46500 4
N 36000 45800 36000 46600 4
N 36000 43800 36000 43600 4
N 32200 43600 39200 43600 4
N 36300 43800 36300 43400 4
N 32500 43400 39200 43400 4
N 36600 43800 36600 43200 4
N 32800 43200 39200 43200 4
N 36900 43800 36900 43000 4
N 33100 43000 39200 43000 4
N 37200 43800 37200 42800 4
N 33400 42800 39200 42800 4
N 37500 43800 37500 42600 4
N 33700 42600 39200 42600 4
N 37800 43800 37800 42400 4
N 34000 42400 39200 42400 4
N 38100 43800 38100 42200 4
N 34300 42200 39200 42200 4
N 34300 45800 34300 46700 4
N 34300 45900 38100 45900 4
N 34000 45800 34000 46700 4
N 34000 46000 37800 46000 4
N 33700 45800 33700 46700 4
N 33700 46100 37500 46100 4
N 33400 45800 33400 46700 4
N 33400 46200 37200 46200 4
N 33100 45800 33100 46700 4
N 33100 46300 36900 46300 4
N 32800 45800 32800 46700 4
N 32800 46400 36600 46400 4
N 32500 45800 32500 46700 4
N 32500 46500 36300 46500 4
N 32200 45800 32200 46700 4
N 32200 46600 36000 46600 4
N 32200 43800 32200 43600 4
N 32500 43800 32500 43400 4
N 32800 43800 32800 43200 4
N 33100 43800 33100 43000 4
N 33400 43800 33400 42800 4
N 33700 43800 33700 42600 4
N 34000 43800 34000 42400 4
N 34300 43800 34300 42200 4
N 34900 43800 35200 43800 4
N 35200 43800 35200 46900 4
N 35200 46900 38200 46900 4
N 38200 46900 38200 47200 4
N 34600 43800 34600 43700 4
N 34600 43700 35400 43700 4
N 35400 43700 35400 46800 4
N 35400 46800 38600 46800 4
N 38600 46800 38600 47200 4
N 38400 43800 38400 43700 4
N 38400 43700 39000 43700 4
N 39000 43700 39000 47200 4
T 39300 43500 9 10 1 0 0 0 1
D7
T 39300 43300 9 10 1 0 0 0 1
D6
T 39300 43100 9 10 1 0 0 0 1
D5
T 39300 42900 9 10 1 0 0 0 1
D4
T 39300 42700 9 10 1 0 0 0 1
D3
T 39300 42500 9 10 1 0 0 0 1
D2
T 39300 42300 9 10 1 0 0 0 1
D1
T 39300 42100 9 10 1 0 0 0 1
D0
C 34500 46700 1 90 0 led-1.sym
{
T 33900 47500 5 10 0 0 90 0 1
device=LED
T 34100 47500 5 10 0 1 90 0 1
refdes=LED?
T 33700 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 34200 46700 1 90 0 led-1.sym
{
T 33600 47500 5 10 0 0 90 0 1
device=LED
T 33800 47500 5 10 0 1 90 0 1
refdes=LED?
T 33400 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 33900 46700 1 90 0 led-1.sym
{
T 33300 47500 5 10 0 0 90 0 1
device=LED
T 33500 47500 5 10 0 1 90 0 1
refdes=LED?
T 33100 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 33600 46700 1 90 0 led-1.sym
{
T 33000 47500 5 10 0 0 90 0 1
device=LED
T 33200 47500 5 10 0 1 90 0 1
refdes=LED?
T 32800 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 33300 46700 1 90 0 led-1.sym
{
T 32700 47500 5 10 0 0 90 0 1
device=LED
T 32900 47500 5 10 0 1 90 0 1
refdes=LED?
T 32500 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 33000 46700 1 90 0 led-1.sym
{
T 32400 47500 5 10 0 0 90 0 1
device=LED
T 32600 47500 5 10 0 1 90 0 1
refdes=LED?
T 32200 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 32700 46700 1 90 0 led-1.sym
{
T 32100 47500 5 10 0 0 90 0 1
device=LED
T 32300 47500 5 10 0 1 90 0 1
refdes=LED?
T 31900 47500 5 10 0 0 90 0 1
symversion=0.1
}
C 32400 46700 1 90 0 led-1.sym
{
T 31800 47500 5 10 0 0 90 0 1
device=LED
T 32000 47500 5 10 0 1 90 0 1
refdes=LED?
T 31600 47500 5 10 0 0 90 0 1
symversion=0.1
}
T 38900 47300 9 10 1 0 0 0 1
\_RxE\_
T 38400 47300 9 10 1 0 0 0 1
\_RxW\_
T 38000 47300 9 10 1 0 0 0 1
CLK
C 31300 45200 1 90 0 resistor-1.sym
{
T 30900 45500 5 10 0 0 90 0 1
device=RESISTOR
T 31000 45400 5 10 0 1 90 0 1
refdes=R?
}
N 31200 47600 34300 47600 4
N 38700 43800 38700 41800 4
C 38600 41500 1 0 0 gnd-1.sym
N 31200 46100 31200 47600 4
N 31200 45200 31200 41800 4
N 31200 41800 38700 41800 4
