# axis_insert_timing_system
a project that use xilinx video timing controller and axis2vidout and vidin2axis, the purpose: make axis video stream contain the blanking infomation for high speed phy level ip to convert to correct packet to avoid the line crc error
