TRACE::2024-10-02.09:32:19::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:19::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:19::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:19::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:19::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.09:32:19::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-02.09:32:19::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-10-02.09:32:19::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform"
		}]
}
TRACE::2024-10-02.09:32:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-10-02.09:32:19::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-10-02.09:32:19::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform"
		}]
}
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:22::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-02.09:32:22::SCWMssOS::No sw design opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::mss does not exists at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::Creating sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::Adding the swdes entry, created swdb /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::updating the scw layer changes to swdes at   /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::Writing mss at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:22::SCWMssOS::Completed writing the mss file at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.09:32:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.09:32:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-10-02.09:32:22::SCWMssOS::Completed writing the mss file at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.09:32:22::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-10-02.09:32:26::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-02.09:32:26::SCWMssOS::Writing the mss file completed /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-02.09:32:26::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-02.09:32:26::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.09:32:26::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-02.09:32:26::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.09:32:26::SCWSystem::Not a boot domain 
LOG::2024-10-02.09:32:26::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.09:32:26::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.09:32:26::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.09:32:26::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Completed writing the mss file at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.09:32:26::SCWMssOS::Mss edits present, copying mssfile into export location /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.09:32:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-02.09:32:26::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-02.09:32:26::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-02.09:32:26::SCWMssOS::Copying to export directory.
TRACE::2024-10-02.09:32:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.09:32:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-02.09:32:26::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.09:32:26::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-02.09:32:26::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-02.09:32:26::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.09:32:26::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-02.09:32:26::SCWSystem::dir created 
TRACE::2024-10-02.09:32:26::SCWSystem::Writing the bif 
TRACE::2024-10-02.09:32:26::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.09:32:26::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.09:32:26::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.09:32:26::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:26::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.09:32:26::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:26::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:26::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:26::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:26::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:26::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:26::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:26::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.09:32:26::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:27::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-02.09:32:27::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-02.09:32:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.09:32:27::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-02.09:32:27::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.09:32:27::SCWSystem::Not a boot domain 
LOG::2024-10-02.09:32:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.09:32:27::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.09:32:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.09:32:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::Completed writing the mss file at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.09:32:27::SCWMssOS::Mss edits present, copying mssfile into export location /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.09:32:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-02.09:32:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2024-10-02.09:32:27::SCWMssOS::skipping the bsp build ... 
TRACE::2024-10-02.09:32:27::SCWMssOS::Copying to export directory.
TRACE::2024-10-02.09:32:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.09:32:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-02.09:32:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.09:32:27::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-02.09:32:27::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-02.09:32:27::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.09:32:27::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-02.09:32:27::SCWSystem::dir created 
TRACE::2024-10-02.09:32:27::SCWSystem::Writing the bif 
TRACE::2024-10-02.09:32:27::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.09:32:27::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.09:32:27::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.09:32:27::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:27::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.09:32:27::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:27::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:27::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:27::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:27::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:28::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:28::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:28::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:28::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:28::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:28::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:28::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:28::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:28::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:28::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:28::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:28::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"cmd",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-10-02.09:32:28::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:32:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:32:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:32:28::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:32:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:32:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:32:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:32:28::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:32:28::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:32:28::SCWMssOS::Removing the swdes entry for  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWReader::Active system found as  psd_fpga_platform
TRACE::2024-10-02.09:33:17::SCWReader::Handling sysconfig psd_fpga_platform
TRACE::2024-10-02.09:33:17::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-02.09:33:17::SCWMssOS::No sw design opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::mss exists loading the mss file  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::Opened the sw design from mss  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::Adding the swdes entry /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-02.09:33:17::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.09:33:17::SCWMssOS::Opened the sw design.  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:33:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:33:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:33:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-02.09:33:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:33:17::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWReader::No isolation master present  
LOG::2024-10-02.09:33:17::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-02.09:33:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.09:33:17::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-02.09:33:17::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.09:33:17::SCWSystem::Not a boot domain 
LOG::2024-10-02.09:33:17::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.09:33:17::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.09:33:17::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.09:33:17::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:17::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:17::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:33:17::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::Completed writing the mss file at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.09:33:17::SCWMssOS::Mss edits present, copying mssfile into export location /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:17::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-02.09:33:17::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-02.09:33:17::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-02.09:33:17::SCWMssOS::doing bsp build ... 
TRACE::2024-10-02.09:33:17::SCWMssOS::System Command Ran  cd  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-02.09:33:17::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-02.09:33:17::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-02.09:33:17::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.09:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.09:33:17::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.09:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.09:33:17::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-02.09:33:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-02.09:33:17::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.09:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.09:33:17::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-02.09:33:17::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-02.09:33:17::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-02.09:33:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-02.09:33:17::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-02.09:33:17::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-02.09:33:17::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-02.09:33:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-02.09:33:17::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-02.09:33:17::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-02.09:33:17::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.09:33:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.09:33:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.09:33:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.09:33:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.09:33:17::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.09:33:17::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-02.09:33:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-02.09:33:17::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-02.09:33:17::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-02.09:33:17::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-02.09:33:17::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-02.09:33:17::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-02.09:33:17::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-02.09:33:17::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.09:33:17::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.09:33:17::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:17::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-02.09:33:17::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-02.09:33:17::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.09:33:18::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-02.09:33:18::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-02.09:33:18::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-02.09:33:18::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-02.09:33:18::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-02.09:33:18::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-02.09:33:18::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-02.09:33:18::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-02.09:33:18::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-02.09:33:18::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-02.09:33:18::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-02.09:33:18::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-02.09:33:18::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-02.09:33:18::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-02.09:33:18::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-02.09:33:18::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-02.09:33:18::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-02.09:33:18::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-02.09:33:18::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-02.09:33:18::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-02.09:33:18::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-02.09:33:18::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-02.09:33:18::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-02.09:33:18::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-02.09:33:18::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-02.09:33:18::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-02.09:33:18::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-02.09:33:18::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-02.09:33:18::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-02.09:33:18::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-02.09:33:18::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-02.09:33:18::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-02.09:33:18::SCWMssOS::Finished building libraries

TRACE::2024-10-02.09:33:19::SCWMssOS::Copying to export directory.
TRACE::2024-10-02.09:33:22::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.09:33:22::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-02.09:33:22::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.09:33:22::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-02.09:33:22::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-02.09:33:22::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.09:33:22::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-02.09:33:22::SCWSystem::dir created 
TRACE::2024-10-02.09:33:22::SCWSystem::Writing the bif 
TRACE::2024-10-02.09:33:22::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.09:33:22::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.09:33:22::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.09:33:22::SCWMssOS::Saving the mss changes /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.09:33:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.09:33:22::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.09:33:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:22::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:22::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:33:22::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:22::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"../../psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.09:33:22::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.09:33:22::SCWPlatform::Trying to open the hw design at /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA given /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA absoulate path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform::DSA directory /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.09:33:22::SCWPlatform:: Platform Path /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.09:33:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.09:33:22::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.09:33:22::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.09:33:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.09:33:22::SCWMssOS::Checking the sw design at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.09:33:22::SCWMssOS::DEBUG:  swdes dump  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.09:33:22::SCWMssOS::Sw design exists and opened at  /home/gengel/VIVADO_FPGA/Trenz-Projects/psd_fpga/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:55::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:55::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:55::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:55::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:55::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWReader::Active system found as  psd_fpga_platform
TRACE::2024-10-02.21:01:56::SCWReader::Handling sysconfig psd_fpga_platform
TRACE::2024-10-02.21:01:56::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:56::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:56::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:56::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:56::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:01:56::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-02.21:01:56::SCWMssOS::No sw design opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::mss exists loading the mss file  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::Opened the sw design from mss  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::Adding the swdes entry /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-02.21:01:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-02.21:01:56::SCWMssOS::Opened the sw design.  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.21:01:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.21:01:56::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.21:01:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-02.21:01:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:01:56::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:01:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:01:56::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:01:56::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:01:56::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:01:56::SCWReader::No isolation master present  
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform location is /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:02:08::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-02.21:02:08::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-02.21:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:08::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:02:08::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::update - Opened existing hwdb psd_fpga_top_0
TRACE::2024-10-02.21:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:08::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-02.21:02:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-02.21:02:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.21:02:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-02.21:02:08::SCWMssOS::Removing the swdes entry for  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-02.21:02:08::SCWPlatform::Opened new HwDB with name psd_fpga_top_1
TRACE::2024-10-02.21:02:08::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-02.21:02:08::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:08::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-02.21:02:08::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-02.21:02:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:08::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:02:08::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:08::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-02.21:02:17::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-02.21:02:17::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-02.21:02:18::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-02.21:02:18::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-02.21:02:18::SCWSystem::Not a boot domain 
LOG::2024-10-02.21:02:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-02.21:02:18::SCWDomain::Generating domain artifcats
TRACE::2024-10-02.21:02:18::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-02.21:02:18::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-02.21:02:18::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:18::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:18::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:18::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:18::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:18::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-02.21:02:18::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-02.21:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:18::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:18::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:02:18::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:18::SCWMssOS::Completed writing the mss file at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-02.21:02:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:20::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-02.21:02:24::SCWMssOS::doing bsp build ... 
TRACE::2024-10-02.21:02:24::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-02.21:02:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-02.21:02:24::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-02.21:02:24::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.21:02:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.21:02:24::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.21:02:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.21:02:24::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-02.21:02:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-02.21:02:24::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.21:02:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.21:02:24::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-02.21:02:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-02.21:02:24::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-02.21:02:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-02.21:02:24::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-02.21:02:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-02.21:02:24::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-02.21:02:24::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-02.21:02:24::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-02.21:02:24::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-02.21:02:24::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.21:02:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.21:02:24::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.21:02:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.21:02:24::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-02.21:02:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-02.21:02:24::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-02.21:02:24::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-02.21:02:24::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-02.21:02:24::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-02.21:02:24::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-02.21:02:24::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-02.21:02:24::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-02.21:02:24::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-02.21:02:24::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-02.21:02:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-02.21:02:24::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-02.21:02:24::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-02.21:02:24::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-02.21:02:24::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-02.21:02:25::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-02.21:02:25::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-02.21:02:25::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-02.21:02:25::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-02.21:02:25::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-02.21:02:25::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-02.21:02:25::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-02.21:02:25::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-02.21:02:25::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-02.21:02:25::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-02.21:02:25::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-02.21:02:25::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-02.21:02:25::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-02.21:02:25::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-02.21:02:25::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-02.21:02:25::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-02.21:02:25::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-02.21:02:25::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-02.21:02:25::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-02.21:02:25::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-02.21:02:25::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-02.21:02:25::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-02.21:02:25::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-02.21:02:25::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-02.21:02:25::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-02.21:02:25::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-02.21:02:25::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-02.21:02:25::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-02.21:02:25::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-02.21:02:25::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-02.21:02:25::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-02.21:02:25::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-02.21:02:25::SCWMssOS::Finished building libraries

TRACE::2024-10-02.21:02:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-02.21:02:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-02.21:02:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-02.21:02:27::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-02.21:02:27::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-02.21:02:27::SCWPlatform::Started preparing the platform 
TRACE::2024-10-02.21:02:27::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-02.21:02:27::SCWSystem::dir created 
TRACE::2024-10-02.21:02:27::SCWSystem::Writing the bif 
TRACE::2024-10-02.21:02:27::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-02.21:02:27::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-02.21:02:27::SCWPlatform::Completed generating the platform
TRACE::2024-10-02.21:02:27::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-02.21:02:27::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:27::SCWMssOS::Commit changes completed.
TRACE::2024-10-02.21:02:27::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:27::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-02.21:02:27::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-02.21:02:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:27::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:27::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:02:27::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:27::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-02.21:02:27::SCWPlatform::updated the xpfm file.
TRACE::2024-10-02.21:02:27::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-02.21:02:27::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-02.21:02:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-02.21:02:27::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-02.21:02:27::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-02.21:02:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-02.21:02:27::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-02.21:02:27::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-02.21:02:27::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWReader::Active system found as  psd_fpga_platform
TRACE::2024-10-07.18:10:40::SCWReader::Handling sysconfig psd_fpga_platform
TRACE::2024-10-07.18:10:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:40::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-07.18:10:40::SCWMssOS::No sw design opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::mss exists loading the mss file  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::Opened the sw design from mss  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::Adding the swdes entry /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.18:10:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-07.18:10:40::SCWMssOS::Opened the sw design.  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-07.18:10:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-07.18:10:40::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:10:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-07.18:10:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:40::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:10:40::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:40::SCWReader::No isolation master present  
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Platform location is /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:50::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-07.18:10:50::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:50::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:50::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:50::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:50::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:50::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:50::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:10:50::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:50::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:50::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:10:50::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:50::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:50::SCWPlatform::update - Opened existing hwdb psd_fpga_top_0
TRACE::2024-10-07.18:10:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:50::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-07.18:10:50::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-07.18:10:50::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:10:50::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-07.18:10:50::SCWMssOS::Removing the swdes entry for  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:51::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:51::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:51::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-07.18:10:51::SCWPlatform::Opened new HwDB with name psd_fpga_top_1
TRACE::2024-10-07.18:10:51::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.18:10:51::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:51::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:10:51::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:51::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:51::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:51::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.18:10:51::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.18:10:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:51::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:51::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:10:51::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:51::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-07.18:10:59::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-07.18:10:59::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-07.18:10:59::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-07.18:10:59::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-07.18:10:59::SCWSystem::Not a boot domain 
LOG::2024-10-07.18:10:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-07.18:10:59::SCWDomain::Generating domain artifcats
TRACE::2024-10-07.18:10:59::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-07.18:10:59::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-07.18:10:59::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:59::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:59::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:59::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:10:59::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:10:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:10:59::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.18:10:59::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.18:10:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:10:59::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:59::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:10:59::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:10:59::SCWMssOS::Completed writing the mss file at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-07.18:10:59::SCWMssOS::Mss edits present, copying mssfile into export location /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:01::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-07.18:11:06::SCWMssOS::doing bsp build ... 
TRACE::2024-10-07.18:11:06::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-07.18:11:06::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-07.18:11:06::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-07.18:11:06::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.18:11:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.18:11:06::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.18:11:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.18:11:06::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-07.18:11:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-07.18:11:06::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.18:11:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.18:11:06::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-07.18:11:06::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-07.18:11:06::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-07.18:11:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-07.18:11:06::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-07.18:11:06::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-07.18:11:06::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-07.18:11:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-07.18:11:06::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-07.18:11:06::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-07.18:11:06::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.18:11:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.18:11:06::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.18:11:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.18:11:06::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-07.18:11:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-07.18:11:06::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.18:11:06::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.18:11:06::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-07.18:11:06::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-07.18:11:06::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-07.18:11:06::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-07.18:11:06::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-07.18:11:06::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-07.18:11:06::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.18:11:06::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.18:11:06::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:06::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-07.18:11:06::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-07.18:11:06::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-07.18:11:06::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.18:11:07::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-07.18:11:07::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-07.18:11:07::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-07.18:11:07::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-07.18:11:07::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-07.18:11:07::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-07.18:11:07::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-07.18:11:07::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-07.18:11:07::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-07.18:11:07::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-07.18:11:07::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-07.18:11:07::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-07.18:11:07::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-07.18:11:07::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-07.18:11:07::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-07.18:11:07::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-07.18:11:07::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-07.18:11:07::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-07.18:11:07::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-07.18:11:07::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-07.18:11:07::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-07.18:11:07::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-07.18:11:07::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-07.18:11:07::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-07.18:11:07::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-07.18:11:07::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-07.18:11:07::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-07.18:11:07::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-07.18:11:07::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-07.18:11:07::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-07.18:11:07::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-07.18:11:07::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-07.18:11:07::SCWMssOS::Finished building libraries

TRACE::2024-10-07.18:11:09::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-07.18:11:09::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-07.18:11:09::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-07.18:11:09::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-07.18:11:09::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-07.18:11:09::SCWPlatform::Started preparing the platform 
TRACE::2024-10-07.18:11:09::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-07.18:11:09::SCWSystem::dir created 
TRACE::2024-10-07.18:11:09::SCWSystem::Writing the bif 
TRACE::2024-10-07.18:11:09::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-07.18:11:09::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-07.18:11:09::SCWPlatform::Completed generating the platform
TRACE::2024-10-07.18:11:09::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:09::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.18:11:09::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:09::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:11:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:11:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:11:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.18:11:09::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.18:11:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:11:09::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:09::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:11:09::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:09::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-07.18:11:09::SCWPlatform::updated the xpfm file.
TRACE::2024-10-07.18:11:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:11:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:11:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:11:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.18:11:09::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.18:11:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:11:09::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:11:09::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:11:09::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWReader::Active system found as  psd_fpga_platform
TRACE::2024-10-07.18:58:28::SCWReader::Handling sysconfig psd_fpga_platform
TRACE::2024-10-07.18:58:28::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:28::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-07.18:58:28::SCWMssOS::No sw design opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::mss exists loading the mss file  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::Opened the sw design from mss  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::Adding the swdes entry /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.18:58:28::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-07.18:58:28::SCWMssOS::Opened the sw design.  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-07.18:58:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-07.18:58:28::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:58:28::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-07.18:58:28::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:28::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:28::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:28::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:58:28::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:28::SCWReader::No isolation master present  
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform location is /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:39::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-07.18:58:39::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-07.18:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:39::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:39::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:58:39::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:39::SCWPlatform::update - Opened existing hwdb psd_fpga_top_0
TRACE::2024-10-07.18:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:39::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-07.18:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-07.18:58:39::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:58:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-07.18:58:39::SCWMssOS::Removing the swdes entry for  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:39::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:39::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-07.18:58:40::SCWPlatform::Opened new HwDB with name psd_fpga_top_1
TRACE::2024-10-07.18:58:40::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.18:58:40::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:40::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.18:58:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.18:58:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.18:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.18:58:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.18:58:40::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.18:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.18:58:40::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:40::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.18:58:40::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.18:58:40::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-07.19:04:35::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-07.19:04:35::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-07.19:04:36::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-07.19:04:36::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-07.19:04:36::SCWSystem::Not a boot domain 
LOG::2024-10-07.19:04:36::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-07.19:04:36::SCWDomain::Generating domain artifcats
TRACE::2024-10-07.19:04:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-07.19:04:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-07.19:04:36::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:36::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:36::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:36::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.19:04:36::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.19:04:36::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.19:04:36::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.19:04:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.19:04:36::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:36::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.19:04:36::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:36::SCWMssOS::Completed writing the mss file at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-07.19:04:36::SCWMssOS::Mss edits present, copying mssfile into export location /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:38::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-07.19:04:42::SCWMssOS::doing bsp build ... 
TRACE::2024-10-07.19:04:42::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-07.19:04:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-07.19:04:42::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-07.19:04:42::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.19:04:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.19:04:42::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.19:04:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.19:04:42::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-07.19:04:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-07.19:04:42::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.19:04:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.19:04:42::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-07.19:04:42::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-07.19:04:42::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-07.19:04:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-07.19:04:42::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-07.19:04:42::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-07.19:04:42::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-07.19:04:42::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-07.19:04:42::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-07.19:04:42::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-07.19:04:42::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.19:04:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.19:04:42::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.19:04:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.19:04:42::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-07.19:04:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-07.19:04:42::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-07.19:04:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-07.19:04:42::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-07.19:04:42::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-07.19:04:42::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-07.19:04:42::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-07.19:04:42::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-07.19:04:42::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-07.19:04:42::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-07.19:04:42::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-07.19:04:42::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-07.19:04:42::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-07.19:04:42::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-07.19:04:42::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-07.19:04:43::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-07.19:04:43::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-07.19:04:43::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-07.19:04:43::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-07.19:04:43::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-07.19:04:43::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-07.19:04:43::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-07.19:04:43::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-07.19:04:43::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-07.19:04:43::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-07.19:04:43::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-07.19:04:43::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-07.19:04:43::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-07.19:04:43::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-07.19:04:43::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-07.19:04:43::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-07.19:04:43::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-07.19:04:43::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-07.19:04:43::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-07.19:04:43::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-07.19:04:43::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-07.19:04:43::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-07.19:04:43::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-07.19:04:43::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-07.19:04:43::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-07.19:04:43::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-07.19:04:43::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-07.19:04:43::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-07.19:04:43::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-07.19:04:43::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-07.19:04:43::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-07.19:04:43::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-07.19:04:43::SCWMssOS::Finished building libraries

TRACE::2024-10-07.19:04:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-07.19:04:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-07.19:04:45::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-07.19:04:45::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-07.19:04:45::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-07.19:04:45::SCWPlatform::Started preparing the platform 
TRACE::2024-10-07.19:04:45::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-07.19:04:45::SCWSystem::dir created 
TRACE::2024-10-07.19:04:45::SCWSystem::Writing the bif 
TRACE::2024-10-07.19:04:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-07.19:04:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-07.19:04:45::SCWPlatform::Completed generating the platform
TRACE::2024-10-07.19:04:45::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-07.19:04:45::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:45::SCWMssOS::Commit changes completed.
TRACE::2024-10-07.19:04:45::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.19:04:45::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.19:04:45::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.19:04:45::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.19:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.19:04:45::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:45::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.19:04:45::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:45::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-07.19:04:45::SCWPlatform::updated the xpfm file.
TRACE::2024-10-07.19:04:45::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-07.19:04:45::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-07.19:04:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-07.19:04:45::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-07.19:04:45::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-07.19:04:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-07.19:04:45::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-07.19:04:45::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-07.19:04:45::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:08::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:08::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:08::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:08::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:08::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:08::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened new HwDB with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWReader::Active system found as  psd_fpga_platform
TRACE::2024-10-10.15:07:09::SCWReader::Handling sysconfig psd_fpga_platform
TRACE::2024-10-10.15:07:09::SCWDomain::checking for install qemu data   : 
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:09::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-10-10.15:07:09::SCWMssOS::No sw design opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::mss exists loading the mss file  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::Opened the sw design from mss  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::Adding the swdes entry /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-10.15:07:09::SCWMssOS::updating the scw layer about changes
TRACE::2024-10-10.15:07:09::SCWMssOS::Opened the sw design.  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.15:07:09::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.15:07:09::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.15:07:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-10-10.15:07:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:09::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:09::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:09::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:09::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:09::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:09::SCWReader::No isolation master present  
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Platform location is /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:17::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2024-10-10.15:07:17::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:17::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:17::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:17::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:17::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top
TRACE::2024-10-10.15:07:17::SCWPlatform::Opened existing hwdb psd_fpga_top
TRACE::2024-10-10.15:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:17::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:17::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:17::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:17::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/tempdsa/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:17::SCWPlatform::update - Opened existing hwdb psd_fpga_top_0
TRACE::2024-10-10.15:07:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:17::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.15:07:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.15:07:17::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.15:07:17::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2024-10-10.15:07:17::SCWMssOS::Removing the swdes entry for  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:18::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:18::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-10-10.15:07:18::SCWPlatform::Opened new HwDB with name psd_fpga_top_1
TRACE::2024-10-10.15:07:18::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:18::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-10.15:07:18::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:18::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.15:07:18::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:18::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:18::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:07:18::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:07:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:18::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:18::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:18::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:18::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c41",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-10-10.15:07:30::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-10.15:07:30::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-10.15:07:30::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-10.15:07:30::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-10.15:07:30::SCWSystem::Not a boot domain 
LOG::2024-10-10.15:07:30::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-10.15:07:30::SCWDomain::Generating domain artifcats
TRACE::2024-10-10.15:07:30::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-10.15:07:30::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-10.15:07:30::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:30::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:30::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:30::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:30::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:30::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:07:30::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:07:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:30::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:30::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:30::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:30::SCWMssOS::Completed writing the mss file at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-10.15:07:30::SCWMssOS::Mss edits present, copying mssfile into export location /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:32::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-10-10.15:07:37::SCWMssOS::doing bsp build ... 
TRACE::2024-10-10.15:07:37::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-10.15:07:37::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-10.15:07:37::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-10.15:07:37::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:07:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:07:37::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:07:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:07:37::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-10.15:07:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-10.15:07:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:07:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:07:37::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-10.15:07:37::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-10.15:07:37::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-10.15:07:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-10.15:07:37::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-10.15:07:37::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-10.15:07:37::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-10.15:07:37::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-10.15:07:37::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-10.15:07:37::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-10.15:07:37::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:07:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:07:37::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:07:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:07:37::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-10.15:07:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-10.15:07:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:07:37::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:07:37::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-10.15:07:37::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-10.15:07:37::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-10.15:07:37::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-10.15:07:37::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-10.15:07:37::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-10.15:07:37::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:07:37::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:07:37::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:37::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-10.15:07:37::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-10.15:07:37::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-10.15:07:37::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:07:38::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-10.15:07:38::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-10.15:07:38::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-10.15:07:38::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-10.15:07:38::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-10.15:07:38::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-10.15:07:38::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-10.15:07:38::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-10.15:07:38::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-10.15:07:38::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-10.15:07:38::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-10.15:07:38::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-10.15:07:38::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-10.15:07:38::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-10.15:07:38::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-10.15:07:38::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-10.15:07:38::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-10.15:07:38::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-10.15:07:38::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-10.15:07:38::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-10.15:07:38::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-10.15:07:38::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-10.15:07:38::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-10.15:07:38::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-10.15:07:38::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-10.15:07:38::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-10.15:07:38::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-10.15:07:38::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-10.15:07:38::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-10.15:07:38::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-10.15:07:38::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-10.15:07:38::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-10.15:07:38::SCWMssOS::Finished building libraries

TRACE::2024-10-10.15:07:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-10.15:07:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-10.15:07:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-10.15:07:40::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-10.15:07:40::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-10.15:07:40::SCWPlatform::Started preparing the platform 
TRACE::2024-10-10.15:07:40::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-10.15:07:40::SCWSystem::dir created 
TRACE::2024-10-10.15:07:40::SCWSystem::Writing the bif 
TRACE::2024-10-10.15:07:40::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-10.15:07:40::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-10.15:07:40::SCWPlatform::Completed generating the platform
TRACE::2024-10-10.15:07:40::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2024-10-10.15:07:40::SCWMssOS::Writing the mss file completed /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:40::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.15:07:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:07:40::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:40::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:40::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:40::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:40::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-10.15:07:40::SCWPlatform::updated the xpfm file.
TRACE::2024-10-10.15:07:40::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:07:40::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:07:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:07:40::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:07:40::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:07:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:07:40::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:07:40::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:07:40::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:08:31::SCWMssOS::cleaning the bsp 
TRACE::2024-10-10.15:08:31::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s clean 

TRACE::2024-10-10.15:08:31::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2024-10-10.15:08:37::SCWMssOS::cleaning the bsp 
TRACE::2024-10-10.15:08:37::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s clean 

TRACE::2024-10-10.15:08:37::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2024-10-10.15:08:58::SCWPlatform::Started generating the artifacts platform psd_fpga_platform
TRACE::2024-10-10.15:08:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-10-10.15:08:58::SCWPlatform::Started generating the artifacts for system configuration psd_fpga_platform
LOG::2024-10-10.15:08:58::SCWSystem::Checking the domain standalone_domain
LOG::2024-10-10.15:08:58::SCWSystem::Not a boot domain 
LOG::2024-10-10.15:08:58::SCWSystem::Started Processing the domain standalone_domain
TRACE::2024-10-10.15:08:58::SCWDomain::Generating domain artifcats
TRACE::2024-10-10.15:08:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-10-10.15:08:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-10-10.15:08:58::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:08:58::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:08:58::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:08:58::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:08:58::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:08:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:08:58::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:08:58::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:08:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:08:58::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:08:58::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:08:58::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:08:58::SCWMssOS::Completed writing the mss file at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp
TRACE::2024-10-10.15:08:58::SCWMssOS::Mss edits present, copying mssfile into export location /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:08:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-10-10.15:08:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-10-10.15:08:58::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2024-10-10.15:08:58::SCWMssOS::doing bsp build ... 
TRACE::2024-10-10.15:08:58::SCWMssOS::System Command Ran  cd  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2024-10-10.15:08:58::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-10-10.15:08:58::SCWMssOS::Finished building libraries sequentially.

TRACE::2024-10-10.15:08:58::SCWMssOS::make -j 22 --no-print-directory par_libs

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:08:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:08:58::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:08:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:08:58::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-10.15:08:58::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-10.15:08:58::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:08:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:08:58::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-10-10.15:08:58::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EX
TRACE::2024-10-10.15:08:58::SCWMssOS::TRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-10.15:08:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-10.15:08:58::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-10-10.15:08:58::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
TRACE::2024-10-10.15:08:58::SCWMssOS::" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-10.15:08:58::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-10.15:08:58::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make include in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2024-10-10.15:08:58::SCWMssOS:: "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare"
TRACE::2024-10-10.15:08:58::SCWMssOS:: "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_9/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:08:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:08:58::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_18/src

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_10/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:08:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:08:58::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/iic_v3_10/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-10.15:08:58::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-10.15:08:58::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/iic_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-10-10.15:08:58::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA_
TRACE::2024-10-10.15:08:58::SCWMssOS::COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/intc_v3_17/src

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/llfifo_v5_6/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/intc_v3_17/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-10-10.15:08:58::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTRA
TRACE::2024-10-10.15:08:58::SCWMssOS::_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/llfifo_v5_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2024-10-10.15:08:58::SCWMssOS::ILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXTR
TRACE::2024-10-10.15:08:58::SCWMssOS::A_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v9_0/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2024-10-10.15:08:58::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "
TRACE::2024-10-10.15:08:58::SCWMssOS::EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/tmrctr_v4_11/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/tmrctr_v4_11/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2024-10-10.15:08:58::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "EXT
TRACE::2024-10-10.15:08:58::SCWMssOS::RA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartns550_v3_9/src

TRACE::2024-10-10.15:08:58::SCWMssOS::make -C microblaze_0/libsrc/uartns550_v3_9/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-10-10.15:08:58::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mno-xl-soft-div -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare" "E
TRACE::2024-10-10.15:08:58::SCWMssOS::XTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-10-10.15:08:58::SCWMssOS::DEBUG NON_LTO_OBJECTS is ../../../lib/microblaze_interrupt_handler.o

TRACE::2024-10-10.15:08:58::SCWMssOS::Finished building libraries parallelly.

TRACE::2024-10-10.15:08:58::SCWMssOS::make --no-print-directory archive

TRACE::2024-10-10.15:08:58::SCWMssOS::mb-ar -r  microblaze_0/lib/libxil.a microblaze_0/lib/_exit.o microblaze_0/lib/errno.o microblaze_0/lib/fcntl.o microblaze_0/lib
TRACE::2024-10-10.15:08:58::SCWMssOS::/hw_exception_handler.o microblaze_0/lib/inbyte.o microblaze_0/lib/microblaze_disable_dcache.o microblaze_0/lib/microblaze_disa
TRACE::2024-10-10.15:08:58::SCWMssOS::ble_exceptions.o microblaze_0/lib/microblaze_disable_icache.o microblaze_0/lib/microblaze_disable_interrupts.o microblaze_0/lib
TRACE::2024-10-10.15:08:58::SCWMssOS::/microblaze_enable_dcache.o microblaze_0/lib/microblaze_enable_exceptions.o microblaze_0/lib/microblaze_enable_icache.o microbl
TRACE::2024-10-10.15:08:58::SCWMssOS::aze_0/lib/microblaze_enable_interrupts.o microblaze_0/lib/microblaze_exception_handler.o microblaze_0/lib/microblaze_flush_cach
TRACE::2024-10-10.15:08:58::SCWMssOS::e_ext.o microblaze_0/lib/microblaze_flush_cache_ext_range.o microblaze_0/lib/microblaze_flush_dcache.o microblaze_0/lib/microbl
TRACE::2024-10-10.15:08:58::SCWMssOS::aze_flush_dcache_range.o microblaze_0/lib/microblaze_init_dcache_range.o microblaze_0/lib/microblaze_init_icache_range.o microb
TRACE::2024-10-10.15:08:58::SCWMssOS::laze_0/lib/microblaze_interrupt_handler.o microblaze_0/lib/microblaze_interrupts_g.o microblaze_0/lib/microblaze_invalidate_cac
TRACE::2024-10-10.15:08:58::SCWMssOS::he_ext.o microblaze_0/lib/microblaze_invalidate_cache_ext_range.o microblaze_0/lib/microblaze_invalidate_dcache.o microblaze_0/
TRACE::2024-10-10.15:08:58::SCWMssOS::lib/microblaze_invalidate_dcache_range.o microblaze_0/lib/microblaze_invalidate_icache.o microblaze_0/lib/microblaze_invalidate
TRACE::2024-10-10.15:08:58::SCWMssOS::_icache_range.o microblaze_0/lib/microblaze_scrub.o microblaze_0/lib/microblaze_selftest.o microblaze_0/lib/microblaze_sleep.o 
TRACE::2024-10-10.15:08:58::SCWMssOS::microblaze_0/lib/microblaze_update_dcache.o microblaze_0/lib/microblaze_update_icache.o microblaze_0/lib/outbyte.o microblaze_0
TRACE::2024-10-10.15:08:58::SCWMssOS::/lib/print.o microblaze_0/lib/pvr.o microblaze_0/lib/xbram.o microblaze_0/lib/xbram_g.o microblaze_0/lib/xbram_intr.o microblaz
TRACE::2024-10-10.15:08:58::SCWMssOS::e_0/lib/xbram_selftest.o microblaze_0/lib/xbram_sinit.o microblaze_0/lib/xgpio.o microblaze_0/lib/xgpio_extra.o microblaze_0/li
TRACE::2024-10-10.15:08:58::SCWMssOS::b/xgpio_g.o microblaze_0/lib/xgpio_intr.o microblaze_0/lib/xgpio_selftest.o microblaze_0/lib/xgpio_sinit.o microblaze_0/lib/xii
TRACE::2024-10-10.15:08:58::SCWMssOS::c.o microblaze_0/lib/xiic_dyn_master.o microblaze_0/lib/xiic_g.o microblaze_0/lib/xiic_intr.o microblaze_0/lib/xiic_l.o microbl
TRACE::2024-10-10.15:08:58::SCWMssOS::aze_0/lib/xiic_master.o microblaze_0/lib/xiic_multi_master.o microblaze_0/lib/xiic_options.o microblaze_0/lib/xiic_selftest.o m
TRACE::2024-10-10.15:08:58::SCWMssOS::icroblaze_0/lib/xiic_sinit.o microblaze_0/lib/xiic_slave.o microblaze_0/lib/xiic_stats.o microblaze_0/lib/xil_assert.o microbla
TRACE::2024-10-10.15:08:58::SCWMssOS::ze_0/lib/xil_cache.o microblaze_0/lib/xil_clocking.o microblaze_0/lib/xil_exception.o microblaze_0/lib/xil_mem.o microblaze_0/l
TRACE::2024-10-10.15:08:58::SCWMssOS::ib/xil_misc_psreset_api.o microblaze_0/lib/xil_printf.o microblaze_0/lib/xil_sleepcommon.o microblaze_0/lib/xil_testcache.o mic
TRACE::2024-10-10.15:08:58::SCWMssOS::roblaze_0/lib/xil_testio.o microblaze_0/lib/xil_testmem.o microblaze_0/lib/xil_util.o microblaze_0/lib/xintc.o microblaze_0/lib
TRACE::2024-10-10.15:08:58::SCWMssOS::/xintc_g.o microblaze_0/lib/xintc_intr.o microblaze_0/lib/xintc_l.o microblaze_0/lib/xintc_options.o microblaze_0/lib/xintc_sel
TRACE::2024-10-10.15:08:58::SCWMssOS::ftest.o microblaze_0/lib/xinterrupt_wrap.o microblaze_0/lib/xio.o microblaze_0/lib/xllfifo.o microblaze_0/lib/xllfifo_g.o micro
TRACE::2024-10-10.15:08:59::SCWMssOS::blaze_0/lib/xllfifo_sinit.o microblaze_0/lib/xplatform_info.o microblaze_0/lib/xpm_init.o microblaze_0/lib/xstreamer.o microbla
TRACE::2024-10-10.15:08:59::SCWMssOS::ze_0/lib/xtmrctr.o microblaze_0/lib/xtmrctr_g.o microblaze_0/lib/xtmrctr_intr.o microblaze_0/lib/xtmrctr_l.o microblaze_0/lib/x
TRACE::2024-10-10.15:08:59::SCWMssOS::tmrctr_options.o microblaze_0/lib/xtmrctr_selftest.o microblaze_0/lib/xtmrctr_sinit.o microblaze_0/lib/xtmrctr_stats.o microbla
TRACE::2024-10-10.15:08:59::SCWMssOS::ze_0/lib/xuartns550.o microblaze_0/lib/xuartns550_format.o microblaze_0/lib/xuartns550_g.o microblaze_0/lib/xuartns550_intr.o m
TRACE::2024-10-10.15:08:59::SCWMssOS::icroblaze_0/lib/xuartns550_l.o microblaze_0/lib/xuartns550_options.o microblaze_0/lib/xuartns550_selftest.o microblaze_0/lib/xu
TRACE::2024-10-10.15:08:59::SCWMssOS::artns550_sinit.o microblaze_0/lib/xuartns550_stats.o

TRACE::2024-10-10.15:08:59::SCWMssOS::Finished building libraries

TRACE::2024-10-10.15:09:00::SCWMssOS::Copying to export directory.
TRACE::2024-10-10.15:09:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-10-10.15:09:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-10-10.15:09:02::SCWSystem::Completed Processing the domain standalone_domain
LOG::2024-10-10.15:09:02::SCWSystem::Completed Processing the sysconfig psd_fpga_platform
LOG::2024-10-10.15:09:02::SCWPlatform::Completed generating the artifacts for system configuration psd_fpga_platform
TRACE::2024-10-10.15:09:02::SCWPlatform::Started preparing the platform 
TRACE::2024-10-10.15:09:02::SCWSystem::Writing the bif file for system config psd_fpga_platform
TRACE::2024-10-10.15:09:02::SCWSystem::dir created 
TRACE::2024-10-10.15:09:02::SCWSystem::Writing the bif 
TRACE::2024-10-10.15:09:02::SCWPlatform::Started writing the spfm file 
TRACE::2024-10-10.15:09:02::SCWPlatform::Started writing the xpfm file 
TRACE::2024-10-10.15:09:02::SCWPlatform::Completed generating the platform
TRACE::2024-10-10.15:09:02::SCWMssOS::Saving the mss changes /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:09:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-10-10.15:09:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-10-10.15:09:02::SCWMssOS::Commit changes completed.
TRACE::2024-10-10.15:09:02::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:02::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:02::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:02::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:09:02::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:09:02::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:09:02::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:09:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:09:02::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:09:02::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:09:02::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:09:02::SCWWriter::formatted JSON is {
	"platformName":	"psd_fpga_platform",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"psd_fpga_platform",
	"platHandOff":	"/home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/psd_fpga_top.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"psd_fpga_platform",
	"systems":	[{
			"systemName":	"psd_fpga_platform",
			"systemDesc":	"psd_fpga_platform",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"psd_fpga_platform",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"bc814babee2c6ca621db96fb01c013c4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-10-10.15:09:02::SCWPlatform::updated the xpfm file.
TRACE::2024-10-10.15:09:03::SCWPlatform::Trying to open the hw design at /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:03::SCWPlatform::DSA given /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:03::SCWPlatform::DSA absoulate path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:03::SCWPlatform::DSA directory /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw
TRACE::2024-10-10.15:09:03::SCWPlatform:: Platform Path /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/hw/psd_fpga_top.xsa
TRACE::2024-10-10.15:09:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-10-10.15:09:03::SCWPlatform::Trying to set the existing hwdb with name psd_fpga_top_1
TRACE::2024-10-10.15:09:03::SCWPlatform::Opened existing hwdb psd_fpga_top_1
TRACE::2024-10-10.15:09:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-10-10.15:09:03::SCWMssOS::Checking the sw design at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2024-10-10.15:09:03::SCWMssOS::DEBUG:  swdes dump  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2024-10-10.15:09:03::SCWMssOS::Sw design exists and opened at  /home/prince/Vivado_projects/Trenz-Projects/psd_fpga_gle_2_oct_2024/psd_fpga.all_src/vitis_project/psd_fpga_platform/microblaze_0/standalone_domain/bsp/system.mss
