

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Sep 11 18:13:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_144_1_U0  |dataflow_in_loop_VITIS_LOOP_144_1  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|      402|       93|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |      128|     6|     3329|     2906|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       18|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      128|     6|     3789|     3017|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        9|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |dataflow_in_loop_VITIS_LOOP_144_1_U0  |dataflow_in_loop_VITIS_LOOP_144_1  |      128|   6|  3329|  2906|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                 |                                   |      128|   6|  3329|  2906|    0|
    +--------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  134|  31|          29|           1|
    |loop_dataflow_output_count  |         +|   0|  134|  31|          29|           1|
    |bound_minus_1               |         -|   0|  134|  31|          29|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  402|  93|          87|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   29|         58|
    |loop_dataflow_output_count  |   9|          2|   29|         58|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   58|        116|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  29|   0|   29|          0|
    |loop_dataflow_output_count  |  29|   0|   29|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  58|   0|   58|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|total_batches         |   in|   29|     ap_none|              total_batches|        scalar|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    8|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   64|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                      gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                      gmem0|       pointer|
|A                     |   in|   64|     ap_none|                          A|        scalar|
|A_ap_vld              |   in|    1|     ap_none|                          A|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                      gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                      gmem1|       pointer|
|B                     |   in|   64|     ap_none|                          B|        scalar|
|B_ap_vld              |   in|    1|     ap_none|                          B|        scalar|
|K                     |   in|   32|     ap_none|                          K|        scalar|
|K_ap_vld              |   in|    1|     ap_none|                          K|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  dataflow_parent_loop_proc|  return value|
+----------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 4 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 5 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 6 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%total_batches_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %total_batches"   --->   Operation 7 'read' 'total_batches_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_17, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.25>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%batch = phi i28 %add_ln144, void %for.inc, i28 0, void %newFuncRoot" [src/spmm_device_fpga.cpp:144]   --->   Operation 11 'phi' 'batch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i28 %batch" [src/spmm_device_fpga.cpp:144]   --->   Operation 12 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.82ns)   --->   "%icmp_ln144 = icmp_slt  i29 %zext_ln144, i29 %total_batches_read" [src/spmm_device_fpga.cpp:144]   --->   Operation 13 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln144 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i28 %batch, i29 %total_batches, i32 0" [src/spmm_device_fpga.cpp:144]   --->   Operation 14 'specdataflowpipeline' 'specdataflowpipeline_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.85ns)   --->   "%add_ln144 = add i28 %batch, i28 1" [src/spmm_device_fpga.cpp:144]   --->   Operation 15 'add' 'add_ln144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.end.exitStub, void %for.inc" [src/spmm_device_fpga.cpp:144]   --->   Operation 16 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [2/2] (1.42ns)   --->   "%call_ln150 = call void @dataflow_in_loop_VITIS_LOOP_144_1, i64 %gmem0, i28 %batch, i64 %A_read, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 17 'call' 'call_ln150' <Predicate = (icmp_ln144)> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/spmm_device_fpga.cpp:147]   --->   Operation 19 'specloopname' 'specloopname_ln147' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln150 = call void @dataflow_in_loop_VITIS_LOOP_144_1, i64 %gmem0, i28 %batch, i64 %A_read, i32 %gmem1, i64 %B_read, i32 %K_read" [src/spmm_device_fpga.cpp:150]   --->   Operation 20 'call' 'call_ln150' <Predicate = (icmp_ln144)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.cond" [src/spmm_device_fpga.cpp:144]   --->   Operation 21 'br' 'br_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ total_batches]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
K_read                     (read                ) [ 0011]
B_read                     (read                ) [ 0011]
A_read                     (read                ) [ 0011]
total_batches_read         (read                ) [ 0011]
specinterface_ln0          (specinterface       ) [ 0000]
specinterface_ln0          (specinterface       ) [ 0000]
br_ln0                     (br                  ) [ 0111]
batch                      (phi                 ) [ 0011]
zext_ln144                 (zext                ) [ 0000]
icmp_ln144                 (icmp                ) [ 0011]
specdataflowpipeline_ln144 (specdataflowpipeline) [ 0000]
add_ln144                  (add                 ) [ 0111]
br_ln144                   (br                  ) [ 0000]
ret_ln0                    (ret                 ) [ 0000]
specloopname_ln147         (specloopname        ) [ 0000]
call_ln150                 (call                ) [ 0000]
br_ln144                   (br                  ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="total_batches">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_batches"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_VITIS_LOOP_144_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="K_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="B_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="total_batches_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="29" slack="0"/>
<pin id="70" dir="0" index="1" bw="29" slack="0"/>
<pin id="71" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="total_batches_read/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="batch_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="28" slack="1"/>
<pin id="76" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="batch (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="batch_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="28" slack="0"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="1" slack="1"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="batch/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_dataflow_in_loop_VITIS_LOOP_144_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="0" index="2" bw="28" slack="0"/>
<pin id="90" dir="0" index="3" bw="64" slack="1"/>
<pin id="91" dir="0" index="4" bw="32" slack="0"/>
<pin id="92" dir="0" index="5" bw="64" slack="1"/>
<pin id="93" dir="0" index="6" bw="32" slack="1"/>
<pin id="94" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln144_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="28" slack="0"/>
<pin id="101" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln144_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="28" slack="0"/>
<pin id="105" dir="0" index="1" bw="29" slack="1"/>
<pin id="106" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln144_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="28" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="K_read_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="K_read "/>
</bind>
</comp>

<comp id="119" class="1005" name="B_read_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_read "/>
</bind>
</comp>

<comp id="124" class="1005" name="A_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="total_batches_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="29" slack="1"/>
<pin id="131" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="total_batches_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln144_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="138" class="1005" name="add_ln144_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="28" slack="0"/>
<pin id="140" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="add_ln144 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="85"><net_src comp="78" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="78" pin="4"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="78" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="78" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="50" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="127"><net_src comp="62" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="86" pin=3"/></net>

<net id="132"><net_src comp="68" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="137"><net_src comp="103" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="108" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="78" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {}
	Port: gmem1 | {}
 - Input state : 
	Port: dataflow_parent_loop_proc : total_batches | {1 }
	Port: dataflow_parent_loop_proc : gmem0 | {2 3 }
	Port: dataflow_parent_loop_proc : A | {1 }
	Port: dataflow_parent_loop_proc : gmem1 | {2 3 }
	Port: dataflow_parent_loop_proc : B | {1 }
	Port: dataflow_parent_loop_proc : K | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln144 : 1
		icmp_ln144 : 2
		specdataflowpipeline_ln144 : 1
		add_ln144 : 1
		br_ln144 : 3
		call_ln150 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_VITIS_LOOP_144_1_fu_86 |   128   |    6    |  8.901  |   4810  |   1026  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |               add_ln144_fu_108              |    0    |    0    |    0    |    0    |    35   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |              icmp_ln144_fu_103              |    0    |    0    |    0    |    0    |    18   |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |              K_read_read_fu_50              |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |              B_read_read_fu_56              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |              A_read_read_fu_62              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        total_batches_read_read_fu_68        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |               zext_ln144_fu_99              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                             |   128   |    6    |  8.901  |   4810  |   1079  |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      A_read_reg_124      |   64   |
|      B_read_reg_119      |   64   |
|      K_read_reg_114      |   32   |
|     add_ln144_reg_138    |   28   |
|       batch_reg_74       |   28   |
|    icmp_ln144_reg_134    |    1   |
|total_batches_read_reg_129|   29   |
+--------------------------+--------+
|           Total          |   246  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------|------|------|------|--------||---------||---------|
|     Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------|------|------|------|--------||---------||---------|
| batch_reg_74 |  p0  |   2  |  28  |   56   ||    9    |
|--------------|------|------|------|--------||---------||---------|
|     Total    |      |      |      |   56   ||  0.387  ||    9    |
|--------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |    6   |    8   |  4810  |  1079  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   246  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |    6   |    9   |  5056  |  1088  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
