

================================================================
== Vivado HLS Report for 'hls_ComputeVectors'
================================================================
* Date:           Mon Mar  1 13:00:57 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_LK
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+--------+-------+--------+---------+
    |     Latency    |    Interval    | Pipeline|
    |  min  |   max  |  min  |   max  |   Type  |
    +-------+--------+-------+--------+---------+
    |  12575|  230431|  12575|  230431|   none  |
    +-------+--------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |          |     Latency    | Iteration|  Initiation Interval  |      Trip      |          |
        | Loop Name|  min  |   max  |  Latency |  achieved |   target  |      Count     | Pipelined|
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+
        |- L1_L2   |  12573|  230429|        31|          1|          1| 12544 ~ 230400 |    yes   |
        +----------+-------+--------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 31, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	33  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	2  / true
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B2_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str404, i32 0, i32 0, [1 x i8]* @p_str405, [1 x i8]* @p_str406, [1 x i8]* @p_str407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str408, [1 x i8]* @p_str409)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %B1_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str398, i32 0, i32 0, [1 x i8]* @p_str399, [1 x i8]* @p_str400, [1 x i8]* @p_str401, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str402, [1 x i8]* @p_str403)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A22_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str392, i32 0, i32 0, [1 x i8]* @p_str393, [1 x i8]* @p_str394, [1 x i8]* @p_str395, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str396, [1 x i8]* @p_str397)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A12_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str386, i32 0, i32 0, [1 x i8]* @p_str387, [1 x i8]* @p_str388, [1 x i8]* @p_str389, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str390, [1 x i8]* @p_str391)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i34* %A11_img_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str380, i32 0, i32 0, [1 x i8]* @p_str381, [1 x i8]* @p_str382, [1 x i8]* @p_str383, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str384, [1 x i8]* @p_str385)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str211, i32 0, i32 0, [1 x i8]* @p_str212, [1 x i8]* @p_str213, [1 x i8]* @p_str214, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str215, [11 x i8]* @ScalarProp_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str206, i32 0, i32 0, [1 x i8]* @p_str207, [1 x i8]* @p_str208, [1 x i8]* @p_str209, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str210, [11 x i8]* @ScalarProp_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.83ns)   --->   "%height_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %height)"   --->   Operation 45 'read' 'height_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 46 [1/1] (1.83ns)   --->   "%width_read = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %width)"   --->   Operation 46 'read' 'width_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, [5 x i8]* @p_str9, i32 1, i32 1, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i16 %height_read to i17" [LKof_hls_opt.cpp:1093]   --->   Operation 49 'zext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%tmp_i = add i17 %tmp_cast_i, -1" [LKof_hls_opt.cpp:1093]   --->   Operation 50 'add' 'tmp_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_65_cast_i = zext i16 %width_read to i17" [LKof_hls_opt.cpp:1093]   --->   Operation 51 'zext' 'tmp_65_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%tmp_66_i = add i17 %tmp_65_cast_i, -1" [LKof_hls_opt.cpp:1093]   --->   Operation 52 'add' 'tmp_66_i' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%cast = zext i16 %height_read to i32"   --->   Operation 53 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%cast1 = zext i16 %width_read to i32"   --->   Operation 54 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.53ns) (root node of the DSP)   --->   "%bound = mul i32 %cast1, %cast"   --->   Operation 55 'mul' 'bound' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.65ns)   --->   "br label %0" [LKof_hls_opt.cpp:1068]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i32 [ 0, %entry ], [ %indvar_flatten_next, %.preheader.i ]"   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%row_i = phi i16 [ 0, %entry ], [ %row_i_mid2, %.preheader.i ]" [LKof_hls_opt.cpp:1071]   --->   Operation 58 'phi' 'row_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_i = phi i16 [ 0, %entry ], [ %col, %.preheader.i ]"   --->   Operation 59 'phi' 'col_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%cnt_1_i = phi i32 [ 0, %entry ], [ %cnt, %.preheader.i ]"   --->   Operation 60 'phi' 'cnt_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_67_cast_i = zext i16 %row_i to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 61 'zext' 'tmp_67_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.09ns)   --->   "%tmp_69_i = icmp eq i17 %tmp_67_cast_i, %tmp_i" [LKof_hls_opt.cpp:1093]   --->   Operation 62 'icmp' 'tmp_69_i' <Predicate = true> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.99ns)   --->   "%exitcond_flatten = icmp eq i32 %indvar_flatten, %bound"   --->   Operation 63 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.01ns)   --->   "%indvar_flatten_next = add i32 %indvar_flatten, 1"   --->   Operation 64 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %.preheader.i"   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.10ns)   --->   "%exitcond_i6 = icmp eq i16 %col_i, %width_read" [LKof_hls_opt.cpp:1071]   --->   Operation 66 'icmp' 'exitcond_i6' <Predicate = (!exitcond_flatten)> <Delay = 1.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.35ns)   --->   "%col_i_mid2 = select i1 %exitcond_i6, i16 0, i16 %col_i" [LKof_hls_opt.cpp:1071]   --->   Operation 67 'select' 'col_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.85ns)   --->   "%row3 = add i16 1, %row_i" [LKof_hls_opt.cpp:1068]   --->   Operation 68 'add' 'row3' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_67_cast_i_mid1 = zext i16 %row3 to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 69 'zext' 'tmp_67_cast_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.09ns)   --->   "%tmp_69_i_mid1 = icmp eq i17 %tmp_67_cast_i_mid1, %tmp_i" [LKof_hls_opt.cpp:1093]   --->   Operation 70 'icmp' 'tmp_69_i_mid1' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node packy_last_V)   --->   "%tmp_69_i_mid2 = select i1 %exitcond_i6, i1 %tmp_69_i_mid1, i1 %tmp_69_i" [LKof_hls_opt.cpp:1093]   --->   Operation 71 'select' 'tmp_69_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.35ns)   --->   "%row_i_mid2 = select i1 %exitcond_i6, i16 %row3, i16 %row_i" [LKof_hls_opt.cpp:1071]   --->   Operation 72 'select' 'row_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_70_cast_i = zext i16 %col_i_mid2 to i17" [LKof_hls_opt.cpp:1079]   --->   Operation 73 'zext' 'tmp_70_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.09ns)   --->   "%tmp_75_i = icmp eq i17 %tmp_70_cast_i, %tmp_66_i" [LKof_hls_opt.cpp:1093]   --->   Operation 74 'icmp' 'tmp_75_i' <Predicate = (!exitcond_flatten)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.28ns) (out node of the LUT)   --->   "%packy_last_V = and i1 %tmp_69_i_mid2, %tmp_75_i" [LKof_hls_opt.cpp:1093]   --->   Operation 75 'and' 'packy_last_V' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.85ns)   --->   "%col = add i16 1, %col_i_mid2" [LKof_hls_opt.cpp:1071]   --->   Operation 76 'add' 'col' <Predicate = (!exitcond_flatten)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.83>
ST_3 : Operation 77 [1/1] (1.83ns)   --->   "%A_0_0_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A11_img_V)" [LKof_hls_opt.cpp:1079]   --->   Operation 77 'read' 'A_0_0_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 78 [1/1] (1.83ns)   --->   "%A_0_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A12_img_V)" [LKof_hls_opt.cpp:1080]   --->   Operation 78 'read' 'A_0_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 79 [1/1] (1.83ns)   --->   "%A_1_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %A22_img_V)" [LKof_hls_opt.cpp:1082]   --->   Operation 79 'read' 'A_1_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 80 [1/1] (1.83ns)   --->   "%B_0_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %B1_img_V)" [LKof_hls_opt.cpp:1083]   --->   Operation 80 'read' 'B_0_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 81 [1/1] (1.83ns)   --->   "%B_1_V = call i34 @_ssdm_op_Read.ap_fifo.volatile.i34P(i34* %B2_img_V)" [LKof_hls_opt.cpp:1084]   --->   Operation 81 'read' 'B_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_i_i = sext i34 %A_0_0_V to i68" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 82 'sext' 'tmp_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_i_i_50 = sext i34 %A_1_1_V to i68" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 83 'sext' 'tmp_i_i_50' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (3.41ns)   --->   "%a_x_d_V = mul i68 %tmp_i_i, %tmp_i_i_50" [LKof_hls_opt.cpp:65->LKof_hls_opt.cpp:1086]   --->   Operation 84 'mul' 'a_x_d_V' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_23_i_i = sext i34 %A_0_1_V to i68" [LKof_hls_opt.cpp:66->LKof_hls_opt.cpp:1086]   --->   Operation 85 'sext' 'tmp_23_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.41ns)   --->   "%b_x_c_V = mul i68 %tmp_23_i_i, %tmp_23_i_i" [LKof_hls_opt.cpp:66->LKof_hls_opt.cpp:1086]   --->   Operation 86 'mul' 'b_x_c_V' <Predicate = (!exitcond_flatten)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 87 [1/1] (1.11ns)   --->   "%ret_V = sub i68 %a_x_d_V, %b_x_c_V" [LKof_hls_opt.cpp:67->LKof_hls_opt.cpp:1086]   --->   Operation 87 'sub' 'ret_V' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.11ns)   --->   "%neg_det_A_V = sub i68 0, %ret_V" [LKof_hls_opt.cpp:68->LKof_hls_opt.cpp:1086]   --->   Operation 88 'sub' 'neg_det_A_V' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.14ns)   --->   "%tmp_24_i_i = icmp sgt i68 %ret_V, 0" [LKof_hls_opt.cpp:69->LKof_hls_opt.cpp:1086]   --->   Operation 89 'icmp' 'tmp_24_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_42_i_i)   --->   "%abs_det_A_V = select i1 %tmp_24_i_i, i68 %ret_V, i68 %neg_det_A_V" [LKof_hls_opt.cpp:69->LKof_hls_opt.cpp:1086]   --->   Operation 90 'select' 'abs_det_A_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%op2 = trunc i68 %ret_V to i64" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 91 'trunc' 'op2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 92 [6/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 92 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (1.14ns)   --->   "%tmp_26_i_i = icmp eq i68 %a_x_d_V, %b_x_c_V" [LKof_hls_opt.cpp:75->LKof_hls_opt.cpp:1086]   --->   Operation 93 'icmp' 'tmp_26_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.02ns)   --->   "%tmp_27_i_i = sub i34 0, %A_0_1_V" [LKof_hls_opt.cpp:77->LKof_hls_opt.cpp:1086]   --->   Operation 94 'sub' 'tmp_27_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_31_i_cast_i = sext i34 %tmp_27_i_i to i35" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 95 'sext' 'tmp_31_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_34_i_cast_i = sext i34 %A_0_0_V to i35" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 96 'sext' 'tmp_34_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.02ns)   --->   "%tmp_36_i_i = add i35 %tmp_34_i_cast_i, %tmp_31_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 97 'add' 'tmp_36_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_36_i_cast_i = sext i35 %tmp_36_i_i to i36" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 98 'sext' 'tmp_36_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.02ns)   --->   "%tmp_37_i_i = sub i36 0, %tmp_36_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 99 'sub' 'tmp_37_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (1.14ns) (out node of the LUT)   --->   "%tmp_42_i_i = icmp slt i68 %abs_det_A_V, 121" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 100 'icmp' 'tmp_42_i_i' <Predicate = (!exitcond_flatten)> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.28ns)   --->   "%invertible_demorgan = or i1 %tmp_26_i_i, %tmp_42_i_i" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 101 'or' 'invertible_demorgan' <Predicate = (!exitcond_flatten)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 102 [5/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 102 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_28_i_i = sext i34 %A_1_1_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 103 'sext' 'tmp_28_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_29_i_i = sext i34 %B_0_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 104 'sext' 'tmp_29_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (3.41ns)   --->   "%tmp_30_i_i = mul i64 %tmp_28_i_i, %tmp_29_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 105 'mul' 'tmp_30_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_31_i_i = sext i34 %tmp_27_i_i to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 106 'sext' 'tmp_31_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_32_i_i = sext i34 %B_1_V to i64" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 107 'sext' 'tmp_32_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.41ns)   --->   "%tmp_33_i_i = mul i64 %tmp_31_i_i, %tmp_32_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 108 'mul' 'tmp_33_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.41> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_37_i_cast_i = sext i36 %tmp_37_i_i to i64" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 109 'sext' 'tmp_37_i_cast_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (3.40ns)   --->   "%op2_2 = mul i64 %tmp_32_i_i, %tmp_37_i_cast_i" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 110 'mul' 'op2_2' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.40> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node cnt)   --->   "%invertible = xor i1 %invertible_demorgan, true" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 111 'xor' 'invertible' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node cnt)   --->   "%tmp_73_i = zext i1 %invertible to i32" [LKof_hls_opt.cpp:1087]   --->   Operation 112 'zext' 'tmp_73_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.01ns) (out node of the LUT)   --->   "%cnt = add nsw i32 %cnt_1_i, %tmp_73_i" [LKof_hls_opt.cpp:1087]   --->   Operation 113 'add' 'cnt' <Predicate = (!exitcond_flatten)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.04>
ST_7 : Operation 114 [4/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 114 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_35_i_i = add i64 %tmp_33_i_i, %tmp_30_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 115 'add' 'tmp_35_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 116 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%op2_1 = sub i64 0, %tmp_35_i_i" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 116 'sub' 'op2_1' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.81> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 117 [6/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 117 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 118 [6/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 118 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 119 [3/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 119 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 120 [5/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 120 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 121 [5/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 121 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 122 [2/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 122 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 123 [4/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 123 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 124 [4/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 124 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 125 [1/6] (3.22ns)   --->   "%tmp_25_i_i = sitofp i64 %op2 to float" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 125 'sitofp' 'tmp_25_i_i' <Predicate = (!exitcond_flatten)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 126 [3/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 126 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 127 [3/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 127 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 128 [12/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 128 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [2/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 129 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 130 [2/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 130 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 131 [11/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 131 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/6] (3.22ns)   --->   "%tmp_38_i_i = sitofp i64 %op2_1 to float" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 132 'sitofp' 'tmp_38_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 133 [1/6] (3.22ns)   --->   "%tmp_40_i_i = sitofp i64 %op2_2 to float" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 133 'sitofp' 'tmp_40_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.22> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 5> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.36>
ST_13 : Operation 134 [10/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 134 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.36>
ST_14 : Operation 135 [9/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 135 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 136 [8/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 136 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.36>
ST_16 : Operation 137 [7/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 137 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.36>
ST_17 : Operation 138 [6/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 138 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.36>
ST_18 : Operation 139 [5/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 139 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.36>
ST_19 : Operation 140 [4/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 140 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.36>
ST_20 : Operation 141 [3/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 141 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.36>
ST_21 : Operation 142 [2/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 142 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.36>
ST_22 : Operation 143 [1/12] (4.36ns)   --->   "%recipr_det_A = fdiv float 1.000000e+00, %tmp_25_i_i" [LKof_hls_opt.cpp:71->LKof_hls_opt.cpp:1086]   --->   Operation 143 'fdiv' 'recipr_det_A' <Predicate = (!exitcond_flatten & !tmp_26_i_i)> <Delay = 4.36> <Core = "FDiv">   --->   Core 106 'FDiv' <Latency = 11> <II = 1> <Delay = 4.36> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.24>
ST_23 : Operation 144 [1/1] (0.44ns)   --->   "%i_op_assign = select i1 %tmp_26_i_i, float 0.000000e+00, float %recipr_det_A" [LKof_hls_opt.cpp:75->LKof_hls_opt.cpp:1086]   --->   Operation 144 'select' 'i_op_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 145 [4/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 145 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [4/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 146 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.79>
ST_24 : Operation 147 [3/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 147 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [3/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 148 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.79>
ST_25 : Operation 149 [2/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 149 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 150 [2/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 150 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.79>
ST_26 : Operation 151 [1/4] (3.79ns)   --->   "%tmp_39_i_i = fmul float %tmp_38_i_i, %i_op_assign" [LKof_hls_opt.cpp:91->LKof_hls_opt.cpp:1086]   --->   Operation 151 'fmul' 'tmp_39_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 152 [1/4] (3.79ns)   --->   "%tmp_41_i_i = fmul float %tmp_40_i_i, %i_op_assign" [LKof_hls_opt.cpp:92->LKof_hls_opt.cpp:1086]   --->   Operation 152 'fmul' 'tmp_41_i_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.79>
ST_27 : Operation 153 [4/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 153 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 154 [4/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 154 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.79>
ST_28 : Operation 155 [3/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 155 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 156 [3/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 156 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.79>
ST_29 : Operation 157 [2/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 157 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 158 [2/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 158 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.24>
ST_30 : Operation 159 [1/4] (3.79ns)   --->   "%tmp_39_i_op_i = fmul float %tmp_39_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 159 'fmul' 'tmp_39_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 160 [1/4] (3.79ns)   --->   "%tmp_41_i_op_i = fmul float %tmp_41_i_i, 8.000000e+00" [LKof_hls_opt.cpp:99->LKof_hls_opt.cpp:1086]   --->   Operation 160 'fmul' 'tmp_41_i_op_i' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 3.79> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 3.79> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%tmp = bitcast float %tmp_39_i_op_i to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 161 'bitcast' 'tmp' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_30 : Operation 162 [1/1] (0.44ns)   --->   "%p_Val2_s = select i1 %invertible_demorgan, i32 0, i32 %tmp" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 162 'select' 'p_Val2_s' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 163 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 163 'bitselect' 'p_Result_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 164 'partselect' 'tmp_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 165 'trunc' 'tmp_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_s = bitcast float %tmp_41_i_op_i to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 166 'bitcast' 'tmp_s' <Predicate = (!exitcond_flatten & !invertible_demorgan)> <Delay = 0.00>
ST_30 : Operation 167 [1/1] (0.44ns)   --->   "%p_Val2_2 = select i1 %invertible_demorgan, i32 0, i32 %tmp_s" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 167 'select' 'p_Val2_2' <Predicate = (!exitcond_flatten)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 168 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 168 'bitselect' 'p_Result_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_2, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 169 'partselect' 'tmp_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_30 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i32 %p_Val2_2 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 170 'trunc' 'tmp_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 3.70>
ST_31 : Operation 171 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 171 'bitconcatenate' 'mantissa_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%mantissa_V_1_i_i_i_c = zext i25 %mantissa_V to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 172 'zext' 'mantissa_V_1_i_i_i_c' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast_i = zext i8 %tmp_V to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 173 'zext' 'tmp_i_i_i_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 174 [1/1] (0.76ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 174 'add' 'sh_assign' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 175 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 175 'bitselect' 'isNeg' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 176 [1/1] (0.76ns)   --->   "%tmp_i_i_i_i = sub i8 127, %tmp_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 176 'sub' 'tmp_i_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast_i = sext i8 %tmp_i_i_i_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 177 'sext' 'tmp_i_i_i_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 178 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast_i, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 178 'select' 'ush' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%sh_assign_2_i_i_i_ca = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 179 'sext' 'sh_assign_2_i_i_i_ca' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%sh_assign_2_i_i_i_ca_1 = sext i9 %ush to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 180 'sext' 'sh_assign_2_i_i_i_ca_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_i_i_i_i_51 = zext i32 %sh_assign_2_i_i_i_ca to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 181 'zext' 'tmp_i_i_i_i_51' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_2_i_i_i_ca_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 182 'lshr' 'r_V' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%r_V_1 = shl i63 %mantissa_V_1_i_i_i_c, %tmp_i_i_i_i_51" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 183 'shl' 'r_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 184 'bitselect' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_64 = zext i1 %tmp_71 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 185 'zext' 'tmp_64' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node tmp_66)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %r_V_1, i32 24, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 186 'partselect' 'tmp_65' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 187 [1/1] (1.38ns) (out node of the LUT)   --->   "%tmp_66 = select i1 %isNeg, i8 %tmp_64, i8 %tmp_65" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 187 'select' 'tmp_66' <Predicate = (!exitcond_flatten)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 188 [1/1] (0.76ns)   --->   "%result_V_1 = sub i8 0, %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 188 'sub' 'result_V_1' <Predicate = (!exitcond_flatten & p_Result_s)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (0.39ns)   --->   "%packx_data_V = select i1 %p_Result_s, i8 %result_V_1, i8 %tmp_66" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1092]   --->   Operation 189 'select' 'packx_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 190 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, i8 %packx_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1094]   --->   Operation 190 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_31 : Operation 191 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 191 'bitconcatenate' 'mantissa_V_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%mantissa_V_1_i_i_i = zext i25 %mantissa_V_1 to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 192 'zext' 'mantissa_V_1_i_i_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i41_cast_i = zext i8 %tmp_V_2 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 193 'zext' 'tmp_i_i_i_i41_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.76ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i41_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 194 'add' 'sh_assign_3' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 195 'bitselect' 'isNeg_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.76ns)   --->   "%tmp_i_i_i44_i = sub i8 127, %tmp_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 196 'sub' 'tmp_i_i_i44_i' <Predicate = (!exitcond_flatten)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_i_i_i44_cast_i = sext i8 %tmp_i_i_i44_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 197 'sext' 'tmp_i_i_i44_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i44_cast_i, i9 %sh_assign_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 198 'select' 'ush_1' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%sh_assign_2_i_i_i45_s = sext i9 %ush_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 199 'sext' 'sh_assign_2_i_i_i45_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%sh_assign_2_i_i_i45_1 = sext i9 %ush_1 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 200 'sext' 'sh_assign_2_i_i_i45_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_i_i_i46_i = zext i32 %sh_assign_2_i_i_i45_s to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 201 'zext' 'tmp_i_i_i46_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sh_assign_2_i_i_i45_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 202 'lshr' 'r_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%r_V_3 = shl i63 %mantissa_V_1_i_i_i, %tmp_i_i_i46_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 203 'shl' 'r_V_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 204 'bitselect' 'tmp_75' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_67 = zext i1 %tmp_75 to i8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 205 'zext' 'tmp_67' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_68 = call i8 @_ssdm_op_PartSelect.i8.i63.i32.i32(i63 %r_V_3, i32 24, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 206 'partselect' 'tmp_68' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (1.38ns) (out node of the LUT)   --->   "%tmp_69 = select i1 %isNeg_1, i8 %tmp_67, i8 %tmp_68" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 207 'select' 'tmp_69' <Predicate = (!exitcond_flatten)> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 208 [1/1] (0.76ns)   --->   "%result_V_3 = sub i8 0, %tmp_69" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 208 'sub' 'result_V_3' <Predicate = (!exitcond_flatten & p_Result_1)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 209 [1/1] (0.39ns)   --->   "%packy_data_V = select i1 %p_Result_1, i8 %result_V_3, i8 %tmp_69" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:49->LKof_hls_opt.cpp:1095]   --->   Operation 209 'select' 'packy_data_V' <Predicate = (!exitcond_flatten)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 210 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, i8 %packy_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1097]   --->   Operation 210 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 211 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 230400, i64 0)"   --->   Operation 212 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [LKof_hls_opt.cpp:1072]   --->   Operation 213 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_37_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1)" [LKof_hls_opt.cpp:1072]   --->   Operation 214 'specregionbegin' 'tmp_37_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [LKof_hls_opt.cpp:1073]   --->   Operation 215 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 216 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vx_img_V_data_V, i1* %vx_img_V_last_V, i8 %packx_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1094]   --->   Operation 216 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 217 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P(i8* %vy_img_V_data_V, i1* %vy_img_V_last_V, i8 %packy_data_V, i1 %packy_last_V)" [LKof_hls_opt.cpp:1097]   --->   Operation 217 'write' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_37_i)" [LKof_hls_opt.cpp:1103]   --->   Operation 218 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "br label %0" [LKof_hls_opt.cpp:1071]   --->   Operation 219 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 33 <SV = 2> <Delay = 0.00>
ST_33 : Operation 220 [1/1] (0.00ns)   --->   "ret i32 %cnt_1_i" [LKof_hls_opt.cpp:1087]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A11_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A12_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A22_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B1_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B2_img_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vx_img_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vx_img_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vy_img_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vy_img_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_34            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_35            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_36            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_37            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_38            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_39            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_40            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_41            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_42            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_43            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_44            (specinterface    ) [ 0000000000000000000000000000000000]
height_read            (read             ) [ 0000000000000000000000000000000000]
width_read             (read             ) [ 0011111111111111111111111111111110]
StgValue_47            (specinterface    ) [ 0000000000000000000000000000000000]
StgValue_48            (specinterface    ) [ 0000000000000000000000000000000000]
tmp_cast_i             (zext             ) [ 0000000000000000000000000000000000]
tmp_i                  (add              ) [ 0011111111111111111111111111111110]
tmp_65_cast_i          (zext             ) [ 0000000000000000000000000000000000]
tmp_66_i               (add              ) [ 0011111111111111111111111111111110]
cast                   (zext             ) [ 0000000000000000000000000000000000]
cast1                  (zext             ) [ 0000000000000000000000000000000000]
bound                  (mul              ) [ 0011111111111111111111111111111110]
StgValue_56            (br               ) [ 0111111111111111111111111111111110]
indvar_flatten         (phi              ) [ 0010000000000000000000000000000000]
row_i                  (phi              ) [ 0010000000000000000000000000000000]
col_i                  (phi              ) [ 0010000000000000000000000000000000]
cnt_1_i                (phi              ) [ 0011111000000000000000000000000001]
tmp_67_cast_i          (zext             ) [ 0000000000000000000000000000000000]
tmp_69_i               (icmp             ) [ 0000000000000000000000000000000000]
exitcond_flatten       (icmp             ) [ 0011111111111111111111111111111110]
indvar_flatten_next    (add              ) [ 0111111111111111111111111111111110]
StgValue_65            (br               ) [ 0000000000000000000000000000000000]
exitcond_i6            (icmp             ) [ 0000000000000000000000000000000000]
col_i_mid2             (select           ) [ 0000000000000000000000000000000000]
row3                   (add              ) [ 0000000000000000000000000000000000]
tmp_67_cast_i_mid1     (zext             ) [ 0000000000000000000000000000000000]
tmp_69_i_mid1          (icmp             ) [ 0000000000000000000000000000000000]
tmp_69_i_mid2          (select           ) [ 0000000000000000000000000000000000]
row_i_mid2             (select           ) [ 0111111111111111111111111111111110]
tmp_70_cast_i          (zext             ) [ 0000000000000000000000000000000000]
tmp_75_i               (icmp             ) [ 0000000000000000000000000000000000]
packy_last_V           (and              ) [ 0011111111111111111111111111111110]
col                    (add              ) [ 0111111111111111111111111111111110]
A_0_0_V                (read             ) [ 0010110000000000000000000000000000]
A_0_1_V                (read             ) [ 0010110000000000000000000000000000]
A_1_1_V                (read             ) [ 0010111000000000000000000000000000]
B_0_V                  (read             ) [ 0010111000000000000000000000000000]
B_1_V                  (read             ) [ 0010111000000000000000000000000000]
tmp_i_i                (sext             ) [ 0000000000000000000000000000000000]
tmp_i_i_50             (sext             ) [ 0000000000000000000000000000000000]
a_x_d_V                (mul              ) [ 0010010000000000000000000000000000]
tmp_23_i_i             (sext             ) [ 0000000000000000000000000000000000]
b_x_c_V                (mul              ) [ 0010010000000000000000000000000000]
ret_V                  (sub              ) [ 0000000000000000000000000000000000]
neg_det_A_V            (sub              ) [ 0000000000000000000000000000000000]
tmp_24_i_i             (icmp             ) [ 0000000000000000000000000000000000]
abs_det_A_V            (select           ) [ 0000000000000000000000000000000000]
op2                    (trunc            ) [ 0010001111100000000000000000000000]
tmp_26_i_i             (icmp             ) [ 0010001111111111111111110000000000]
tmp_27_i_i             (sub              ) [ 0010001000000000000000000000000000]
tmp_31_i_cast_i        (sext             ) [ 0000000000000000000000000000000000]
tmp_34_i_cast_i        (sext             ) [ 0000000000000000000000000000000000]
tmp_36_i_i             (add              ) [ 0000000000000000000000000000000000]
tmp_36_i_cast_i        (sext             ) [ 0000000000000000000000000000000000]
tmp_37_i_i             (sub              ) [ 0010001000000000000000000000000000]
tmp_42_i_i             (icmp             ) [ 0000000000000000000000000000000000]
invertible_demorgan    (or               ) [ 0010001111111111111111111111111000]
tmp_28_i_i             (sext             ) [ 0000000000000000000000000000000000]
tmp_29_i_i             (sext             ) [ 0000000000000000000000000000000000]
tmp_30_i_i             (mul              ) [ 0010000100000000000000000000000000]
tmp_31_i_i             (sext             ) [ 0000000000000000000000000000000000]
tmp_32_i_i             (sext             ) [ 0000000000000000000000000000000000]
tmp_33_i_i             (mul              ) [ 0010000100000000000000000000000000]
tmp_37_i_cast_i        (sext             ) [ 0000000000000000000000000000000000]
op2_2                  (mul              ) [ 0010000111111000000000000000000000]
invertible             (xor              ) [ 0000000000000000000000000000000000]
tmp_73_i               (zext             ) [ 0000000000000000000000000000000000]
cnt                    (add              ) [ 0110000111111111111111111111111110]
tmp_35_i_i             (add              ) [ 0000000000000000000000000000000000]
op2_1                  (sub              ) [ 0010000011111000000000000000000000]
tmp_25_i_i             (sitofp           ) [ 0010000000011111111111100000000000]
tmp_38_i_i             (sitofp           ) [ 0010000000000111111111111110000000]
tmp_40_i_i             (sitofp           ) [ 0010000000000111111111111110000000]
recipr_det_A           (fdiv             ) [ 0010000000000000000000010000000000]
i_op_assign            (select           ) [ 0010000000000000000000001110000000]
tmp_39_i_i             (fmul             ) [ 0010000000000000000000000001111000]
tmp_41_i_i             (fmul             ) [ 0010000000000000000000000001111000]
tmp_39_i_op_i          (fmul             ) [ 0000000000000000000000000000000000]
tmp_41_i_op_i          (fmul             ) [ 0000000000000000000000000000000000]
tmp                    (bitcast          ) [ 0000000000000000000000000000000000]
p_Val2_s               (select           ) [ 0000000000000000000000000000000000]
p_Result_s             (bitselect        ) [ 0010000000000000000000000000000100]
tmp_V                  (partselect       ) [ 0010000000000000000000000000000100]
tmp_V_1                (trunc            ) [ 0010000000000000000000000000000100]
tmp_s                  (bitcast          ) [ 0000000000000000000000000000000000]
p_Val2_2               (select           ) [ 0000000000000000000000000000000000]
p_Result_1             (bitselect        ) [ 0010000000000000000000000000000100]
tmp_V_2                (partselect       ) [ 0010000000000000000000000000000100]
tmp_V_3                (trunc            ) [ 0010000000000000000000000000000100]
mantissa_V             (bitconcatenate   ) [ 0000000000000000000000000000000000]
mantissa_V_1_i_i_i_c   (zext             ) [ 0000000000000000000000000000000000]
tmp_i_i_i_i_cast_i     (zext             ) [ 0000000000000000000000000000000000]
sh_assign              (add              ) [ 0000000000000000000000000000000000]
isNeg                  (bitselect        ) [ 0000000000000000000000000000000000]
tmp_i_i_i_i            (sub              ) [ 0000000000000000000000000000000000]
tmp_i_i_i_cast_i       (sext             ) [ 0000000000000000000000000000000000]
ush                    (select           ) [ 0000000000000000000000000000000000]
sh_assign_2_i_i_i_ca   (sext             ) [ 0000000000000000000000000000000000]
sh_assign_2_i_i_i_ca_1 (sext             ) [ 0000000000000000000000000000000000]
tmp_i_i_i_i_51         (zext             ) [ 0000000000000000000000000000000000]
r_V                    (lshr             ) [ 0000000000000000000000000000000000]
r_V_1                  (shl              ) [ 0000000000000000000000000000000000]
tmp_71                 (bitselect        ) [ 0000000000000000000000000000000000]
tmp_64                 (zext             ) [ 0000000000000000000000000000000000]
tmp_65                 (partselect       ) [ 0000000000000000000000000000000000]
tmp_66                 (select           ) [ 0000000000000000000000000000000000]
result_V_1             (sub              ) [ 0000000000000000000000000000000000]
packx_data_V           (select           ) [ 0010000000000000000000000000000010]
mantissa_V_1           (bitconcatenate   ) [ 0000000000000000000000000000000000]
mantissa_V_1_i_i_i     (zext             ) [ 0000000000000000000000000000000000]
tmp_i_i_i_i41_cast_i   (zext             ) [ 0000000000000000000000000000000000]
sh_assign_3            (add              ) [ 0000000000000000000000000000000000]
isNeg_1                (bitselect        ) [ 0000000000000000000000000000000000]
tmp_i_i_i44_i          (sub              ) [ 0000000000000000000000000000000000]
tmp_i_i_i44_cast_i     (sext             ) [ 0000000000000000000000000000000000]
ush_1                  (select           ) [ 0000000000000000000000000000000000]
sh_assign_2_i_i_i45_s  (sext             ) [ 0000000000000000000000000000000000]
sh_assign_2_i_i_i45_1  (sext             ) [ 0000000000000000000000000000000000]
tmp_i_i_i46_i          (zext             ) [ 0000000000000000000000000000000000]
r_V_2                  (lshr             ) [ 0000000000000000000000000000000000]
r_V_3                  (shl              ) [ 0000000000000000000000000000000000]
tmp_75                 (bitselect        ) [ 0000000000000000000000000000000000]
tmp_67                 (zext             ) [ 0000000000000000000000000000000000]
tmp_68                 (partselect       ) [ 0000000000000000000000000000000000]
tmp_69                 (select           ) [ 0000000000000000000000000000000000]
result_V_3             (sub              ) [ 0000000000000000000000000000000000]
packy_data_V           (select           ) [ 0010000000000000000000000000000010]
StgValue_211           (specloopname     ) [ 0000000000000000000000000000000000]
StgValue_212           (speclooptripcount) [ 0000000000000000000000000000000000]
StgValue_213           (specloopname     ) [ 0000000000000000000000000000000000]
tmp_37_i               (specregionbegin  ) [ 0000000000000000000000000000000000]
StgValue_215           (specpipeline     ) [ 0000000000000000000000000000000000]
StgValue_216           (write            ) [ 0000000000000000000000000000000000]
StgValue_217           (write            ) [ 0000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000]
StgValue_219           (br               ) [ 0111111111111111111111111111111110]
StgValue_220           (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A11_img_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A11_img_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A12_img_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A12_img_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A22_img_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A22_img_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B1_img_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B1_img_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B2_img_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B2_img_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vx_img_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vx_img_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vx_img_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vx_img_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vy_img_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vy_img_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vy_img_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vy_img_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str404"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str405"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str406"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str407"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str408"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str409"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str398"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str399"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str400"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str401"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str402"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str403"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str392"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str393"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str394"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str395"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str396"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str397"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str386"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str387"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str388"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str389"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str390"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str391"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str380"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str381"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str382"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str383"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str384"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str385"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str214"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str206"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str207"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str210"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i34P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="202" class="1004" name="height_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="width_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="A_0_0_V_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="34" slack="0"/>
<pin id="216" dir="0" index="1" bw="34" slack="0"/>
<pin id="217" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_0_V/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="A_0_1_V_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="34" slack="0"/>
<pin id="222" dir="0" index="1" bw="34" slack="0"/>
<pin id="223" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_0_1_V/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="A_1_1_V_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="34" slack="0"/>
<pin id="228" dir="0" index="1" bw="34" slack="0"/>
<pin id="229" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_1_1_V/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="B_0_V_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="34" slack="0"/>
<pin id="234" dir="0" index="1" bw="34" slack="0"/>
<pin id="235" dir="1" index="2" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_0_V/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="B_1_V_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="34" slack="0"/>
<pin id="240" dir="0" index="1" bw="34" slack="0"/>
<pin id="241" dir="1" index="2" bw="34" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_1_V/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_write_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="0" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="0" index="4" bw="1" slack="29"/>
<pin id="250" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_190/31 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_write_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="0" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="8" slack="0"/>
<pin id="259" dir="0" index="4" bw="1" slack="29"/>
<pin id="260" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_210/31 "/>
</bind>
</comp>

<comp id="264" class="1005" name="indvar_flatten_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="indvar_flatten_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="275" class="1005" name="row_i_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="1"/>
<pin id="277" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="row_i (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="row_i_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="16" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_i/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="col_i_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="col_i (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="col_i_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="16" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_i/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="cnt_1_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="cnt_1_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_1_i/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="11"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_39_i_i/23 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="11"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_41_i_i/23 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_39_i_op_i/27 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_41_i_op_i/27 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="1"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="recipr_det_A/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_25_i_i/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_38_i_i/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_40_i_i/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_cast_i_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_i/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_65_cast_i_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="0"/>
<pin id="353" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65_cast_i/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_66_i_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66_i/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="cast1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_67_cast_i_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast_i/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_69_i_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="17" slack="1"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69_i/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="exitcond_flatten_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="indvar_flatten_next_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="exitcond_i6_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="1"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="col_i_mid2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="0" index="2" bw="16" slack="0"/>
<pin id="398" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_i_mid2/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="row3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row3/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_67_cast_i_mid1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67_cast_i_mid1/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_69_i_mid1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="0" index="1" bw="17" slack="1"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_69_i_mid1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_69_i_mid2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_69_i_mid2/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="row_i_mid2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_i_mid2/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_70_cast_i_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast_i/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_75_i_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="17" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_75_i/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="packy_last_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="29"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="packy_last_V/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="col_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_i_i_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="34" slack="1"/>
<pin id="456" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_i_i_50_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="34" slack="1"/>
<pin id="459" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_50/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="a_x_d_V_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="34" slack="0"/>
<pin id="462" dir="0" index="1" bw="34" slack="0"/>
<pin id="463" dir="1" index="2" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="a_x_d_V/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_23_i_i_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="34" slack="1"/>
<pin id="468" dir="1" index="1" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_i_i/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="b_x_c_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="34" slack="0"/>
<pin id="471" dir="0" index="1" bw="34" slack="0"/>
<pin id="472" dir="1" index="2" bw="68" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="b_x_c_V/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="ret_V_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="68" slack="1"/>
<pin id="477" dir="0" index="1" bw="68" slack="1"/>
<pin id="478" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="neg_det_A_V_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="68" slack="0"/>
<pin id="482" dir="1" index="2" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_det_A_V/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_24_i_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="68" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i_i/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="abs_det_A_V_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="68" slack="0"/>
<pin id="494" dir="0" index="2" bw="68" slack="0"/>
<pin id="495" dir="1" index="3" bw="68" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs_det_A_V/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="op2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="68" slack="0"/>
<pin id="501" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_26_i_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="68" slack="1"/>
<pin id="506" dir="0" index="1" bw="68" slack="1"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i_i/5 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_27_i_i_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="34" slack="2"/>
<pin id="511" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_27_i_i/5 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_31_i_cast_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="34" slack="0"/>
<pin id="515" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_i_cast_i/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_34_i_cast_i_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="34" slack="2"/>
<pin id="519" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_34_i_cast_i/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_36_i_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="34" slack="0"/>
<pin id="522" dir="0" index="1" bw="34" slack="0"/>
<pin id="523" dir="1" index="2" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36_i_i/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_36_i_cast_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="35" slack="0"/>
<pin id="528" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_36_i_cast_i/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_37_i_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="35" slack="0"/>
<pin id="533" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_37_i_i/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_42_i_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="68" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_42_i_i/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="invertible_demorgan_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="invertible_demorgan/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_28_i_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="34" slack="3"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28_i_i/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_29_i_i_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="34" slack="3"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29_i_i/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_30_i_i_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="34" slack="0"/>
<pin id="556" dir="0" index="1" bw="34" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30_i_i/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_31_i_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="34" slack="1"/>
<pin id="562" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_i_i/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_32_i_i_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="34" slack="3"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_i_i/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_33_i_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="34" slack="0"/>
<pin id="568" dir="0" index="1" bw="34" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33_i_i/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_37_i_cast_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="36" slack="1"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_37_i_cast_i/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="op2_2_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="34" slack="0"/>
<pin id="577" dir="0" index="1" bw="36" slack="0"/>
<pin id="578" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="op2_2/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="invertible_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="invertible/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_73_i_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73_i/6 "/>
</bind>
</comp>

<comp id="590" class="1004" name="cnt_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="4"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_35_i_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="1"/>
<pin id="598" dir="0" index="1" bw="64" slack="1"/>
<pin id="599" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35_i_i/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="op2_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="64" slack="0"/>
<pin id="603" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="op2_1/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="i_op_assign_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="18"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="1"/>
<pin id="611" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_op_assign/23 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/30 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_Val2_s_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="25"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/30 "/>
</bind>
</comp>

<comp id="626" class="1004" name="p_Result_s_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/30 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_V_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/30 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_V_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_1/30 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_s_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_s/30 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Val2_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="25"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/30 "/>
</bind>
</comp>

<comp id="659" class="1004" name="p_Result_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="6" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/30 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_V_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/30 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_V_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/30 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mantissa_V_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="25" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="0" index="2" bw="23" slack="1"/>
<pin id="685" dir="0" index="3" bw="1" slack="0"/>
<pin id="686" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V/31 "/>
</bind>
</comp>

<comp id="690" class="1004" name="mantissa_V_1_i_i_i_c_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="25" slack="0"/>
<pin id="692" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_1_i_i_i_c/31 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_i_i_i_i_cast_i_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="1"/>
<pin id="696" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_cast_i/31 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sh_assign_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="8" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="0"/>
<pin id="700" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/31 "/>
</bind>
</comp>

<comp id="703" class="1004" name="isNeg_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="9" slack="0"/>
<pin id="706" dir="0" index="2" bw="5" slack="0"/>
<pin id="707" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/31 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_i_i_i_i_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="1"/>
<pin id="714" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i_i/31 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_i_i_i_cast_i_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i_cast_i/31 "/>
</bind>
</comp>

<comp id="720" class="1004" name="ush_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="8" slack="0"/>
<pin id="723" dir="0" index="2" bw="9" slack="0"/>
<pin id="724" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/31 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sh_assign_2_i_i_i_ca_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="9" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i_ca/31 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sh_assign_2_i_i_i_ca_1_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="9" slack="0"/>
<pin id="734" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i_ca_1/31 "/>
</bind>
</comp>

<comp id="736" class="1004" name="tmp_i_i_i_i_51_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="9" slack="0"/>
<pin id="738" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i_51/31 "/>
</bind>
</comp>

<comp id="740" class="1004" name="r_V_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="25" slack="0"/>
<pin id="742" dir="0" index="1" bw="9" slack="0"/>
<pin id="743" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/31 "/>
</bind>
</comp>

<comp id="746" class="1004" name="r_V_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="25" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/31 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_71_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="0"/>
<pin id="754" dir="0" index="1" bw="25" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_71/31 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_64_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/31 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_65_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="63" slack="0"/>
<pin id="767" dir="0" index="2" bw="6" slack="0"/>
<pin id="768" dir="0" index="3" bw="6" slack="0"/>
<pin id="769" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/31 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_66_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="0" index="2" bw="8" slack="0"/>
<pin id="778" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_66/31 "/>
</bind>
</comp>

<comp id="782" class="1004" name="result_V_1_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="8" slack="0"/>
<pin id="785" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_1/31 "/>
</bind>
</comp>

<comp id="788" class="1004" name="packx_data_V_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="0" index="2" bw="8" slack="0"/>
<pin id="792" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="packx_data_V/31 "/>
</bind>
</comp>

<comp id="796" class="1004" name="mantissa_V_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="25" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="23" slack="1"/>
<pin id="800" dir="0" index="3" bw="1" slack="0"/>
<pin id="801" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa_V_1/31 "/>
</bind>
</comp>

<comp id="805" class="1004" name="mantissa_V_1_i_i_i_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="25" slack="0"/>
<pin id="807" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mantissa_V_1_i_i_i/31 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_i_i_i_i41_cast_i_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="1"/>
<pin id="811" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i_i41_cast_i/31 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sh_assign_3_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="0"/>
<pin id="814" dir="0" index="1" bw="8" slack="0"/>
<pin id="815" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_3/31 "/>
</bind>
</comp>

<comp id="818" class="1004" name="isNeg_1_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="0" index="2" bw="5" slack="0"/>
<pin id="822" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/31 "/>
</bind>
</comp>

<comp id="826" class="1004" name="tmp_i_i_i44_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="8" slack="0"/>
<pin id="828" dir="0" index="1" bw="8" slack="1"/>
<pin id="829" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_i44_i/31 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_i_i_i44_cast_i_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="8" slack="0"/>
<pin id="833" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_i44_cast_i/31 "/>
</bind>
</comp>

<comp id="835" class="1004" name="ush_1_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="0"/>
<pin id="837" dir="0" index="1" bw="8" slack="0"/>
<pin id="838" dir="0" index="2" bw="9" slack="0"/>
<pin id="839" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush_1/31 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sh_assign_2_i_i_i45_s_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="9" slack="0"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i45_s/31 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sh_assign_2_i_i_i45_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="0"/>
<pin id="849" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_2_i_i_i45_1/31 "/>
</bind>
</comp>

<comp id="851" class="1004" name="tmp_i_i_i46_i_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="0"/>
<pin id="853" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_i46_i/31 "/>
</bind>
</comp>

<comp id="855" class="1004" name="r_V_2_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="25" slack="0"/>
<pin id="857" dir="0" index="1" bw="9" slack="0"/>
<pin id="858" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V_2/31 "/>
</bind>
</comp>

<comp id="861" class="1004" name="r_V_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="25" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/31 "/>
</bind>
</comp>

<comp id="867" class="1004" name="tmp_75_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="0"/>
<pin id="869" dir="0" index="1" bw="25" slack="0"/>
<pin id="870" dir="0" index="2" bw="6" slack="0"/>
<pin id="871" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_75/31 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_67_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/31 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_68_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="63" slack="0"/>
<pin id="882" dir="0" index="2" bw="6" slack="0"/>
<pin id="883" dir="0" index="3" bw="6" slack="0"/>
<pin id="884" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_68/31 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_69_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="0" index="2" bw="8" slack="0"/>
<pin id="893" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_69/31 "/>
</bind>
</comp>

<comp id="897" class="1004" name="result_V_3_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/31 "/>
</bind>
</comp>

<comp id="903" class="1004" name="packy_data_V_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="1"/>
<pin id="905" dir="0" index="1" bw="8" slack="0"/>
<pin id="906" dir="0" index="2" bw="8" slack="0"/>
<pin id="907" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="packy_data_V/31 "/>
</bind>
</comp>

<comp id="911" class="1007" name="bound_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="16" slack="0"/>
<pin id="913" dir="0" index="1" bw="16" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="width_read_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="1"/>
<pin id="919" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_i_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="17" slack="1"/>
<pin id="924" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_66_i_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="17" slack="1"/>
<pin id="930" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66_i "/>
</bind>
</comp>

<comp id="933" class="1005" name="bound_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="938" class="1005" name="exitcond_flatten_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="942" class="1005" name="indvar_flatten_next_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="947" class="1005" name="row_i_mid2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="row_i_mid2 "/>
</bind>
</comp>

<comp id="952" class="1005" name="packy_last_V_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="29"/>
<pin id="954" dir="1" index="1" bw="1" slack="29"/>
</pin_list>
<bind>
<opset="packy_last_V "/>
</bind>
</comp>

<comp id="958" class="1005" name="col_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="963" class="1005" name="A_0_0_V_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="34" slack="1"/>
<pin id="965" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="A_0_0_V "/>
</bind>
</comp>

<comp id="969" class="1005" name="A_0_1_V_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="34" slack="1"/>
<pin id="971" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="A_0_1_V "/>
</bind>
</comp>

<comp id="975" class="1005" name="A_1_1_V_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="34" slack="1"/>
<pin id="977" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="A_1_1_V "/>
</bind>
</comp>

<comp id="981" class="1005" name="B_0_V_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="34" slack="3"/>
<pin id="983" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="B_0_V "/>
</bind>
</comp>

<comp id="986" class="1005" name="B_1_V_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="34" slack="3"/>
<pin id="988" dir="1" index="1" bw="34" slack="3"/>
</pin_list>
<bind>
<opset="B_1_V "/>
</bind>
</comp>

<comp id="991" class="1005" name="a_x_d_V_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="68" slack="1"/>
<pin id="993" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="a_x_d_V "/>
</bind>
</comp>

<comp id="997" class="1005" name="b_x_c_V_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="68" slack="1"/>
<pin id="999" dir="1" index="1" bw="68" slack="1"/>
</pin_list>
<bind>
<opset="b_x_c_V "/>
</bind>
</comp>

<comp id="1003" class="1005" name="op2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="1"/>
<pin id="1005" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op2 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_26_i_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="6"/>
<pin id="1010" dir="1" index="1" bw="1" slack="18"/>
</pin_list>
<bind>
<opset="tmp_26_i_i "/>
</bind>
</comp>

<comp id="1013" class="1005" name="tmp_27_i_i_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="34" slack="1"/>
<pin id="1015" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i_i "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_37_i_i_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="36" slack="1"/>
<pin id="1020" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_i_i "/>
</bind>
</comp>

<comp id="1023" class="1005" name="invertible_demorgan_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="1"/>
<pin id="1025" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="invertible_demorgan "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_30_i_i_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30_i_i "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_33_i_i_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="64" slack="1"/>
<pin id="1037" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_i_i "/>
</bind>
</comp>

<comp id="1040" class="1005" name="op2_2_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="1"/>
<pin id="1042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op2_2 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="cnt_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="1050" class="1005" name="op2_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="64" slack="1"/>
<pin id="1052" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="op2_1 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="tmp_25_i_i_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25_i_i "/>
</bind>
</comp>

<comp id="1060" class="1005" name="tmp_38_i_i_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="11"/>
<pin id="1062" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_38_i_i "/>
</bind>
</comp>

<comp id="1065" class="1005" name="tmp_40_i_i_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="11"/>
<pin id="1067" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="tmp_40_i_i "/>
</bind>
</comp>

<comp id="1070" class="1005" name="recipr_det_A_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="recipr_det_A "/>
</bind>
</comp>

<comp id="1075" class="1005" name="i_op_assign_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_op_assign "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_39_i_i_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39_i_i "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_41_i_i_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="32" slack="1"/>
<pin id="1088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41_i_i "/>
</bind>
</comp>

<comp id="1091" class="1005" name="p_Result_s_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="1"/>
<pin id="1093" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_V_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="8" slack="1"/>
<pin id="1098" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_V_1_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="23" slack="1"/>
<pin id="1104" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="p_Result_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_V_2_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="8" slack="1"/>
<pin id="1114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="tmp_V_3_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="23" slack="1"/>
<pin id="1120" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="packx_data_V_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="8" slack="1"/>
<pin id="1125" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="packx_data_V "/>
</bind>
</comp>

<comp id="1128" class="1005" name="packy_data_V_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="1"/>
<pin id="1130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="packy_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="206"><net_src comp="122" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="130" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="130" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="130" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="130" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="130" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="8" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="251"><net_src comp="180" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="261"><net_src comp="180" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="14" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="16" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="26" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="126" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="126" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="321"><net_src comp="148" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="148" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="144" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="344"><net_src comp="202" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="124" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="354"><net_src comp="208" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="124" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="202" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="208" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="279" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="268" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="268" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="94" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="290" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="126" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="290" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="406"><net_src comp="128" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="279" pin="4"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="389" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="373" pin="2"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="389" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="402" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="279" pin="4"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="394" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="417" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="128" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="394" pin="3"/><net_sink comp="448" pin=1"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="483"><net_src comp="132" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="475" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="132" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="475" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="479" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="502"><net_src comp="475" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="512"><net_src comp="134" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="524"><net_src comp="517" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="513" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="136" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="491" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="138" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="504" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="558"><net_src comp="548" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="563" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="579"><net_src comp="563" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="572" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="140" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="581" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="297" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="604"><net_src comp="142" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="596" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="606"><net_src comp="600" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="612"><net_src comp="146" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="607" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="614"><net_src comp="607" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="618"><net_src comp="317" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="26" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="150" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="619" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="152" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="640"><net_src comp="154" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="619" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="156" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="158" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="647"><net_src comp="619" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="651"><net_src comp="322" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="26" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="648" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="664"><net_src comp="150" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="652" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="152" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="673"><net_src comp="154" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="652" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="156" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="158" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="680"><net_src comp="652" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="687"><net_src comp="160" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="688"><net_src comp="140" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="162" pin="0"/><net_sink comp="681" pin=3"/></net>

<net id="693"><net_src comp="681" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="701"><net_src comp="164" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="166" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="168" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="170" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="711" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="703" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="697" pin="2"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="720" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="720" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="728" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="681" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="732" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="690" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="736" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="757"><net_src comp="172" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="758"><net_src comp="740" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="759"><net_src comp="174" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="763"><net_src comp="752" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="770"><net_src comp="176" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="746" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="772"><net_src comp="174" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="773"><net_src comp="152" pin="0"/><net_sink comp="764" pin=3"/></net>

<net id="779"><net_src comp="703" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="780"><net_src comp="760" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="781"><net_src comp="764" pin="4"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="178" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="774" pin="3"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="782" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="794"><net_src comp="774" pin="3"/><net_sink comp="788" pin=2"/></net>

<net id="795"><net_src comp="788" pin="3"/><net_sink comp="244" pin=3"/></net>

<net id="802"><net_src comp="160" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="140" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="804"><net_src comp="162" pin="0"/><net_sink comp="796" pin=3"/></net>

<net id="808"><net_src comp="796" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="816"><net_src comp="164" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="823"><net_src comp="166" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="824"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="825"><net_src comp="168" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="830"><net_src comp="170" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="818" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="841"><net_src comp="831" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="842"><net_src comp="812" pin="2"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="835" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="850"><net_src comp="835" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="843" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="859"><net_src comp="796" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="847" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="865"><net_src comp="805" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="851" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="872"><net_src comp="172" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="873"><net_src comp="855" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="874"><net_src comp="174" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="878"><net_src comp="867" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="885"><net_src comp="176" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="886"><net_src comp="861" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="887"><net_src comp="174" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="888"><net_src comp="152" pin="0"/><net_sink comp="879" pin=3"/></net>

<net id="894"><net_src comp="818" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="875" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="896"><net_src comp="879" pin="4"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="178" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="889" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="908"><net_src comp="897" pin="2"/><net_sink comp="903" pin=1"/></net>

<net id="909"><net_src comp="889" pin="3"/><net_sink comp="903" pin=2"/></net>

<net id="910"><net_src comp="903" pin="3"/><net_sink comp="254" pin=3"/></net>

<net id="915"><net_src comp="365" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="361" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="208" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="925"><net_src comp="345" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="931"><net_src comp="355" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="936"><net_src comp="911" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="941"><net_src comp="378" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="383" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="950"><net_src comp="425" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="955"><net_src comp="442" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="244" pin=4"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="254" pin=4"/></net>

<net id="961"><net_src comp="448" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="966"><net_src comp="214" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="972"><net_src comp="220" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="974"><net_src comp="969" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="978"><net_src comp="226" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="984"><net_src comp="232" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="989"><net_src comp="238" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="994"><net_src comp="460" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="996"><net_src comp="991" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1000"><net_src comp="469" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1006"><net_src comp="499" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1011"><net_src comp="504" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1016"><net_src comp="508" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1021"><net_src comp="530" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1026"><net_src comp="542" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1029"><net_src comp="1023" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="1033"><net_src comp="554" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1038"><net_src comp="566" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1043"><net_src comp="575" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1048"><net_src comp="590" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1053"><net_src comp="600" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1058"><net_src comp="332" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1063"><net_src comp="335" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1068"><net_src comp="338" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1073"><net_src comp="327" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="607" pin=2"/></net>

<net id="1078"><net_src comp="607" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="1080"><net_src comp="1075" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="1084"><net_src comp="309" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1089"><net_src comp="313" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1094"><net_src comp="626" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1099"><net_src comp="634" pin="4"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1105"><net_src comp="644" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="1110"><net_src comp="659" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1115"><net_src comp="667" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1121"><net_src comp="677" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="796" pin=2"/></net>

<net id="1126"><net_src comp="788" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="244" pin=3"/></net>

<net id="1131"><net_src comp="903" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="254" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vx_img_V_data_V | {32 }
	Port: vx_img_V_last_V | {32 }
	Port: vy_img_V_data_V | {32 }
	Port: vy_img_V_last_V | {32 }
 - Input state : 
	Port: hls_ComputeVectors : A11_img_V | {3 }
	Port: hls_ComputeVectors : A12_img_V | {3 }
	Port: hls_ComputeVectors : A22_img_V | {3 }
	Port: hls_ComputeVectors : B1_img_V | {3 }
	Port: hls_ComputeVectors : B2_img_V | {3 }
	Port: hls_ComputeVectors : height | {1 }
	Port: hls_ComputeVectors : width | {1 }
  - Chain level:
	State 1
		tmp_i : 1
		tmp_66_i : 1
		bound : 1
	State 2
		tmp_67_cast_i : 1
		tmp_69_i : 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_65 : 2
		exitcond_i6 : 1
		col_i_mid2 : 2
		row3 : 1
		tmp_67_cast_i_mid1 : 2
		tmp_69_i_mid1 : 3
		tmp_69_i_mid2 : 4
		row_i_mid2 : 2
		tmp_70_cast_i : 3
		tmp_75_i : 4
		packy_last_V : 5
		col : 3
	State 3
	State 4
		a_x_d_V : 1
		b_x_c_V : 1
	State 5
		neg_det_A_V : 1
		tmp_24_i_i : 1
		abs_det_A_V : 2
		op2 : 1
		tmp_25_i_i : 2
		tmp_31_i_cast_i : 1
		tmp_36_i_i : 2
		tmp_36_i_cast_i : 3
		tmp_37_i_i : 4
		tmp_42_i_i : 3
		invertible_demorgan : 4
	State 6
		tmp_30_i_i : 1
		tmp_33_i_i : 1
		op2_2 : 1
		cnt : 1
	State 7
		op2_1 : 1
		tmp_38_i_i : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_39_i_i : 1
		tmp_41_i_i : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		tmp : 1
		p_Val2_s : 2
		p_Result_s : 3
		tmp_V : 3
		tmp_V_1 : 3
		tmp_s : 1
		p_Val2_2 : 2
		p_Result_1 : 3
		tmp_V_2 : 3
		tmp_V_3 : 3
	State 31
		mantissa_V_1_i_i_i_c : 1
		sh_assign : 1
		isNeg : 2
		tmp_i_i_i_cast_i : 1
		ush : 3
		sh_assign_2_i_i_i_ca : 4
		sh_assign_2_i_i_i_ca_1 : 4
		tmp_i_i_i_i_51 : 5
		r_V : 5
		r_V_1 : 6
		tmp_71 : 6
		tmp_64 : 7
		tmp_65 : 7
		tmp_66 : 8
		result_V_1 : 9
		packx_data_V : 10
		StgValue_190 : 11
		mantissa_V_1_i_i_i : 1
		sh_assign_3 : 1
		isNeg_1 : 2
		tmp_i_i_i44_cast_i : 1
		ush_1 : 3
		sh_assign_2_i_i_i45_s : 4
		sh_assign_2_i_i_i45_1 : 4
		tmp_i_i_i46_i : 5
		r_V_2 : 5
		r_V_3 : 6
		tmp_75 : 6
		tmp_67 : 7
		tmp_68 : 7
		tmp_69 : 8
		result_V_3 : 9
		packy_data_V : 10
		StgValue_210 : 11
	State 32
		empty : 1
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_332          |    0    |   340   |   374   |
|  sitofp  |           grp_fu_335          |    0    |   340   |   374   |
|          |           grp_fu_338          |    0    |   340   |   374   |
|----------|-------------------------------|---------|---------|---------|
|   fdiv   |           grp_fu_327          |    0    |   563   |   810   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_309          |    3    |   143   |   139   |
|   fmul   |           grp_fu_313          |    3    |   143   |   139   |
|          |           grp_fu_317          |    3    |   143   |   139   |
|          |           grp_fu_322          |    3    |   143   |   139   |
|----------|-------------------------------|---------|---------|---------|
|          |          ret_V_fu_475         |    0    |    0    |    75   |
|          |       neg_det_A_V_fu_479      |    0    |    0    |    75   |
|          |       tmp_27_i_i_fu_508       |    0    |    0    |    41   |
|          |       tmp_37_i_i_fu_530       |    0    |    0    |    42   |
|    sub   |          op2_1_fu_600         |    0    |    0    |    64   |
|          |       tmp_i_i_i_i_fu_711      |    0    |    0    |    15   |
|          |       result_V_1_fu_782       |    0    |    0    |    15   |
|          |      tmp_i_i_i44_i_fu_826     |    0    |    0    |    15   |
|          |       result_V_3_fu_897       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_i_fu_345         |    0    |    0    |    23   |
|          |        tmp_66_i_fu_355        |    0    |    0    |    23   |
|          |   indvar_flatten_next_fu_383  |    0    |    0    |    39   |
|          |          row3_fu_402          |    0    |    0    |    23   |
|    add   |           col_fu_448          |    0    |    0    |    23   |
|          |       tmp_36_i_i_fu_520       |    0    |    0    |    41   |
|          |           cnt_fu_590          |    0    |    0    |    39   |
|          |       tmp_35_i_i_fu_596       |    0    |    0    |    64   |
|          |        sh_assign_fu_697       |    0    |    0    |    15   |
|          |       sh_assign_3_fu_812      |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|          |       col_i_mid2_fu_394       |    0    |    0    |    16   |
|          |      tmp_69_i_mid2_fu_417     |    0    |    0    |    2    |
|          |       row_i_mid2_fu_425       |    0    |    0    |    16   |
|          |       abs_det_A_V_fu_491      |    0    |    0    |    79   |
|          |       i_op_assign_fu_607      |    0    |    0    |    32   |
|          |        p_Val2_s_fu_619        |    0    |    0    |    32   |
|  select  |        p_Val2_2_fu_652        |    0    |    0    |    32   |
|          |           ush_fu_720          |    0    |    0    |    9    |
|          |         tmp_66_fu_774         |    0    |    0    |    8    |
|          |      packx_data_V_fu_788      |    0    |    0    |    8    |
|          |          ush_1_fu_835         |    0    |    0    |    9    |
|          |         tmp_69_fu_889         |    0    |    0    |    8    |
|          |      packy_data_V_fu_903      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_69_i_fu_373        |    0    |    0    |    20   |
|          |    exitcond_flatten_fu_378    |    0    |    0    |    20   |
|          |       exitcond_i6_fu_389      |    0    |    0    |    13   |
|   icmp   |      tmp_69_i_mid1_fu_412     |    0    |    0    |    20   |
|          |        tmp_75_i_fu_437        |    0    |    0    |    20   |
|          |       tmp_24_i_i_fu_485       |    0    |    0    |    50   |
|          |       tmp_26_i_i_fu_504       |    0    |    0    |    50   |
|          |       tmp_42_i_i_fu_536       |    0    |    0    |    50   |
|----------|-------------------------------|---------|---------|---------|
|    shl   |          r_V_1_fu_746         |    0    |    0    |    97   |
|          |          r_V_3_fu_861         |    0    |    0    |    97   |
|----------|-------------------------------|---------|---------|---------|
|          |         a_x_d_V_fu_460        |    4    |    0    |    22   |
|          |         b_x_c_V_fu_469        |    4    |    0    |    22   |
|    mul   |       tmp_30_i_i_fu_554       |    4    |    0    |    22   |
|          |       tmp_33_i_i_fu_566       |    4    |    0    |    22   |
|          |          op2_2_fu_575         |    4    |    0    |    24   |
|          |          bound_fu_911         |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   lshr   |           r_V_fu_740          |    0    |    0    |    66   |
|          |          r_V_2_fu_855         |    0    |    0    |    66   |
|----------|-------------------------------|---------|---------|---------|
|    and   |      packy_last_V_fu_442      |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |   invertible_demorgan_fu_542  |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |       invertible_fu_581       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |    height_read_read_fu_202    |    0    |    0    |    0    |
|          |     width_read_read_fu_208    |    0    |    0    |    0    |
|          |      A_0_0_V_read_fu_214      |    0    |    0    |    0    |
|   read   |      A_0_1_V_read_fu_220      |    0    |    0    |    0    |
|          |      A_1_1_V_read_fu_226      |    0    |    0    |    0    |
|          |       B_0_V_read_fu_232       |    0    |    0    |    0    |
|          |       B_1_V_read_fu_238       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_244       |    0    |    0    |    0    |
|          |        grp_write_fu_254       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       tmp_cast_i_fu_341       |    0    |    0    |    0    |
|          |      tmp_65_cast_i_fu_351     |    0    |    0    |    0    |
|          |          cast_fu_361          |    0    |    0    |    0    |
|          |          cast1_fu_365         |    0    |    0    |    0    |
|          |      tmp_67_cast_i_fu_369     |    0    |    0    |    0    |
|          |   tmp_67_cast_i_mid1_fu_408   |    0    |    0    |    0    |
|          |      tmp_70_cast_i_fu_433     |    0    |    0    |    0    |
|   zext   |        tmp_73_i_fu_586        |    0    |    0    |    0    |
|          |  mantissa_V_1_i_i_i_c_fu_690  |    0    |    0    |    0    |
|          |   tmp_i_i_i_i_cast_i_fu_694   |    0    |    0    |    0    |
|          |     tmp_i_i_i_i_51_fu_736     |    0    |    0    |    0    |
|          |         tmp_64_fu_760         |    0    |    0    |    0    |
|          |   mantissa_V_1_i_i_i_fu_805   |    0    |    0    |    0    |
|          |  tmp_i_i_i_i41_cast_i_fu_809  |    0    |    0    |    0    |
|          |      tmp_i_i_i46_i_fu_851     |    0    |    0    |    0    |
|          |         tmp_67_fu_875         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_i_i_fu_454        |    0    |    0    |    0    |
|          |       tmp_i_i_50_fu_457       |    0    |    0    |    0    |
|          |       tmp_23_i_i_fu_466       |    0    |    0    |    0    |
|          |     tmp_31_i_cast_i_fu_513    |    0    |    0    |    0    |
|          |     tmp_34_i_cast_i_fu_517    |    0    |    0    |    0    |
|          |     tmp_36_i_cast_i_fu_526    |    0    |    0    |    0    |
|          |       tmp_28_i_i_fu_548       |    0    |    0    |    0    |
|          |       tmp_29_i_i_fu_551       |    0    |    0    |    0    |
|   sext   |       tmp_31_i_i_fu_560       |    0    |    0    |    0    |
|          |       tmp_32_i_i_fu_563       |    0    |    0    |    0    |
|          |     tmp_37_i_cast_i_fu_572    |    0    |    0    |    0    |
|          |    tmp_i_i_i_cast_i_fu_716    |    0    |    0    |    0    |
|          |  sh_assign_2_i_i_i_ca_fu_728  |    0    |    0    |    0    |
|          | sh_assign_2_i_i_i_ca_1_fu_732 |    0    |    0    |    0    |
|          |   tmp_i_i_i44_cast_i_fu_831   |    0    |    0    |    0    |
|          |  sh_assign_2_i_i_i45_s_fu_843 |    0    |    0    |    0    |
|          |  sh_assign_2_i_i_i45_1_fu_847 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           op2_fu_499          |    0    |    0    |    0    |
|   trunc  |         tmp_V_1_fu_644        |    0    |    0    |    0    |
|          |         tmp_V_3_fu_677        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       p_Result_s_fu_626       |    0    |    0    |    0    |
|          |       p_Result_1_fu_659       |    0    |    0    |    0    |
| bitselect|          isNeg_fu_703         |    0    |    0    |    0    |
|          |         tmp_71_fu_752         |    0    |    0    |    0    |
|          |         isNeg_1_fu_818        |    0    |    0    |    0    |
|          |         tmp_75_fu_867         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_V_fu_634         |    0    |    0    |    0    |
|partselect|         tmp_V_2_fu_667        |    0    |    0    |    0    |
|          |         tmp_65_fu_764         |    0    |    0    |    0    |
|          |         tmp_68_fu_879         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|       mantissa_V_fu_681       |    0    |    0    |    0    |
|          |      mantissa_V_1_fu_796      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    33   |   2155  |   4096  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_0_0_V_reg_963      |   34   |
|       A_0_1_V_reg_969      |   34   |
|       A_1_1_V_reg_975      |   34   |
|        B_0_V_reg_981       |   34   |
|        B_1_V_reg_986       |   34   |
|       a_x_d_V_reg_991      |   68   |
|       b_x_c_V_reg_997      |   68   |
|        bound_reg_933       |   32   |
|       cnt_1_i_reg_297      |   32   |
|        cnt_reg_1045        |   32   |
|        col_i_reg_286       |   16   |
|         col_reg_958        |   16   |
|  exitcond_flatten_reg_938  |    1   |
|    i_op_assign_reg_1075    |   32   |
| indvar_flatten_next_reg_942|   32   |
|   indvar_flatten_reg_264   |   32   |
|invertible_demorgan_reg_1023|    1   |
|       op2_1_reg_1050       |   64   |
|       op2_2_reg_1040       |   64   |
|        op2_reg_1003        |   64   |
|     p_Result_1_reg_1107    |    1   |
|     p_Result_s_reg_1091    |    1   |
|    packx_data_V_reg_1123   |    8   |
|    packy_data_V_reg_1128   |    8   |
|    packy_last_V_reg_952    |    1   |
|    recipr_det_A_reg_1070   |   32   |
|     row_i_mid2_reg_947     |   16   |
|        row_i_reg_275       |   16   |
|     tmp_25_i_i_reg_1055    |   32   |
|     tmp_26_i_i_reg_1008    |    1   |
|     tmp_27_i_i_reg_1013    |   34   |
|     tmp_30_i_i_reg_1030    |   64   |
|     tmp_33_i_i_reg_1035    |   64   |
|     tmp_37_i_i_reg_1018    |   36   |
|     tmp_38_i_i_reg_1060    |   32   |
|     tmp_39_i_i_reg_1081    |   32   |
|     tmp_40_i_i_reg_1065    |   32   |
|     tmp_41_i_i_reg_1086    |   32   |
|      tmp_66_i_reg_928      |   17   |
|      tmp_V_1_reg_1102      |   23   |
|      tmp_V_2_reg_1112      |    8   |
|      tmp_V_3_reg_1118      |   23   |
|       tmp_V_reg_1096       |    8   |
|        tmp_i_reg_922       |   17   |
|     width_read_reg_917     |   16   |
+----------------------------+--------+
|            Total           |  1278  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_244 |  p3  |   2  |   8  |   16   ||    9    |
| grp_write_fu_254 |  p3  |   2  |   8  |   16   ||    9    |
|  cnt_1_i_reg_297 |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_309    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_313    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_332    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_335    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   480  ||  4.592  ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   33   |    -   |  2155  |  4096  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |  1278  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   33   |    4   |  3433  |  4159  |
+-----------+--------+--------+--------+--------+
