# do {/home/bernd/dokumente_nextcloud/Projekte/fpga_lernen/uart_test/uart_test_simulation/uart_test_simulation.mdo}
# Loading project uart_test_simulation
# vsim -L work -L pmi_work -L ovi_xp2 uart_interface_tb 
# Start time: 16:26:29 on Dec 26,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020 Linux 6.0.10-100.fc35.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uart_interface_tb(behave)
# Loading work.uart_interface(rtl)
# .main_pane.wave.interior.cs.body.pw.wf
run
run
add wave -position end  sim:/uart_interface_tb/UUT/r_PACKET_PHASE
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# End time: 16:31:52 on Dec 26,2022, Elapsed time: 0:05:23
# Errors: 0, Warnings: 1
