<stg><name>dataflow_in_loop_subloop</name>


<trans_list>

<trans id="185" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:0  %cmpr_chunk_num_0_i_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %cmpr_chunk_num_0_i)

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_0_i_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:1  %output_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %output_V_offset)

]]></Node>
<StgValue><ssdm name="output_V_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2  %p_read_32 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read31)

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:3  %p_read_33 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read30)

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:4  %p_read_34 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read29)

]]></Node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:5  %p_read_35 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read28)

]]></Node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:6  %p_read_36 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read27)

]]></Node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:7  %p_read_37 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read26)

]]></Node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:8  %p_read_38 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read25)

]]></Node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:9  %p_read_39 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read24)

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:10  %p_read_40 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read23)

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:11  %p_read_41 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read22)

]]></Node>
<StgValue><ssdm name="p_read_41"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:12  %p_read_42 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read21)

]]></Node>
<StgValue><ssdm name="p_read_42"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:13  %p_read_43 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read20)

]]></Node>
<StgValue><ssdm name="p_read_43"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:14  %p_read_44 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read19)

]]></Node>
<StgValue><ssdm name="p_read_44"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:15  %p_read_45 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read18)

]]></Node>
<StgValue><ssdm name="p_read_45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:16  %p_read_46 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read17)

]]></Node>
<StgValue><ssdm name="p_read_46"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:17  %p_read_47 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %p_read16)

]]></Node>
<StgValue><ssdm name="p_read_47"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:18  %p_read_48 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read15)

]]></Node>
<StgValue><ssdm name="p_read_48"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:19  %p_read_49 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_49"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:20  %p_read_50 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_50"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:21  %p_read_51 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_51"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:22  %p_read_52 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_52"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:23  %p_read1042 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read1042"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:24  %p_read941 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read941"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:25  %p_read840 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read840"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:26  %p_read739 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read739"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:27  %p_read638 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read638"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:28  %p_read537 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read537"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:29  %p_read436 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read436"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:30  %p_read335 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read335"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:31  %p_read234 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read234"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:32  %p_read133 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read133"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
entry:33  %p_read32 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %p_read)

]]></Node>
<StgValue><ssdm name="p_read32"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:34  %data_num_0_i_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %data_num_0_i)

]]></Node>
<StgValue><ssdm name="data_num_0_i_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
entry:35  %input_V_offset_read = call i58 @_ssdm_op_Read.ap_auto.i58(i58 %input_V_offset)

]]></Node>
<StgValue><ssdm name="input_V_offset_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="58" op_0_bw="64">
<![CDATA[
entry:36  %output_V_offset_c = alloca i58, align 8

]]></Node>
<StgValue><ssdm name="output_V_offset_c"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="64">
<![CDATA[
entry:39  %data_num_0_i_c1 = alloca i6, align 1

]]></Node>
<StgValue><ssdm name="data_num_0_i_c1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="64">
<![CDATA[
entry:40  %cmpr_chunk_num_0_i_c = alloca i2, align 1

]]></Node>
<StgValue><ssdm name="cmpr_chunk_num_0_i_c"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="64">
<![CDATA[
entry:41  %cmprpop_local_15_V_c = alloca i10, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_15_V_c"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="64">
<![CDATA[
entry:42  %cmprpop_local_14_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_14_V_c"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="64">
<![CDATA[
entry:43  %cmprpop_local_13_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_13_V_c"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="64">
<![CDATA[
entry:44  %cmprpop_local_12_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_12_V_c"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="64">
<![CDATA[
entry:45  %cmprpop_local_11_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_11_V_c"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="64">
<![CDATA[
entry:46  %cmprpop_local_10_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_10_V_c"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="64">
<![CDATA[
entry:47  %cmprpop_local_9_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_9_V_c"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="64">
<![CDATA[
entry:48  %cmprpop_local_8_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_8_V_c"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="64">
<![CDATA[
entry:49  %cmprpop_local_7_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_7_V_c"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="64">
<![CDATA[
entry:50  %cmprpop_local_6_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_6_V_c"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="64">
<![CDATA[
entry:51  %cmprpop_local_5_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_5_V_c"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="64">
<![CDATA[
entry:52  %cmprpop_local_4_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_4_V_c"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="64">
<![CDATA[
entry:53  %cmprpop_local_3_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_3_V_c"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="64">
<![CDATA[
entry:54  %cmprpop_local_2_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_2_V_c"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="64">
<![CDATA[
entry:55  %cmprpop_local_1_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_1_V_c"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="64">
<![CDATA[
entry:56  %cmprpop_local_0_V_c = alloca i11, align 2

]]></Node>
<StgValue><ssdm name="cmprpop_local_0_V_c"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1024" op_0_bw="64">
<![CDATA[
entry:57  %cmpr_local_15_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_15_V_c"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1024" op_0_bw="64">
<![CDATA[
entry:58  %cmpr_local_14_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_14_V_c"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1024" op_0_bw="64">
<![CDATA[
entry:59  %cmpr_local_13_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_13_V_c"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="64">
<![CDATA[
entry:60  %cmpr_local_12_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_12_V_c"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1024" op_0_bw="64">
<![CDATA[
entry:61  %cmpr_local_11_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_11_V_c"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1024" op_0_bw="64">
<![CDATA[
entry:62  %cmpr_local_10_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_10_V_c"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1024" op_0_bw="64">
<![CDATA[
entry:63  %cmpr_local_9_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_9_V_c"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1024" op_0_bw="64">
<![CDATA[
entry:64  %cmpr_local_8_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_8_V_c"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1024" op_0_bw="64">
<![CDATA[
entry:65  %cmpr_local_7_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_7_V_c"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1024" op_0_bw="64">
<![CDATA[
entry:66  %cmpr_local_6_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_6_V_c"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1024" op_0_bw="64">
<![CDATA[
entry:67  %cmpr_local_5_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_5_V_c"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1024" op_0_bw="64">
<![CDATA[
entry:68  %cmpr_local_4_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_4_V_c"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1024" op_0_bw="64">
<![CDATA[
entry:69  %cmpr_local_3_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_3_V_c"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1024" op_0_bw="64">
<![CDATA[
entry:70  %cmpr_local_2_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_2_V_c"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1024" op_0_bw="64">
<![CDATA[
entry:71  %cmpr_local_1_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_1_V_c"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1024" op_0_bw="64">
<![CDATA[
entry:72  %cmpr_local_0_V_c = alloca i1024, align 8

]]></Node>
<StgValue><ssdm name="cmpr_local_0_V_c"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="64">
<![CDATA[
entry:73  %data_num_0_i_c = alloca i6, align 1

]]></Node>
<StgValue><ssdm name="data_num_0_i_c"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4140" op_0_bw="4140" op_1_bw="512" op_2_bw="58" op_3_bw="7" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="1024" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="11" op_35_bw="10" op_36_bw="2" op_37_bw="6" op_38_bw="1024" op_39_bw="1024" op_40_bw="1024" op_41_bw="1024" op_42_bw="1024" op_43_bw="1024" op_44_bw="1024" op_45_bw="1024" op_46_bw="1024" op_47_bw="1024" op_48_bw="1024" op_49_bw="1024" op_50_bw="1024" op_51_bw="1024" op_52_bw="1024" op_53_bw="1024" op_54_bw="11" op_55_bw="11" op_56_bw="11" op_57_bw="11" op_58_bw="11" op_59_bw="11" op_60_bw="11" op_61_bw="11" op_62_bw="11" op_63_bw="11" op_64_bw="11" op_65_bw="11" op_66_bw="11" op_67_bw="11" op_68_bw="11" op_69_bw="10" op_70_bw="2" op_71_bw="58" op_72_bw="58">
<![CDATA[
entry:145  %tmp = call { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } @data_read3710(i512* %input_V, i58 %input_V_offset_read, i7 %data_num_0_i_read, i1024 %p_read32, i1024 %p_read133, i1024 %p_read234, i1024 %p_read335, i1024 %p_read436, i1024 %p_read537, i1024 %p_read638, i1024 %p_read739, i1024 %p_read840, i1024 %p_read941, i1024 %p_read1042, i1024 %p_read_52, i1024 %p_read_51, i1024 %p_read_50, i1024 %p_read_49, i1024 %p_read_48, i11 %p_read_47, i11 %p_read_46, i11 %p_read_45, i11 %p_read_44, i11 %p_read_43, i11 %p_read_42, i11 %p_read_41, i11 %p_read_40, i11 %p_read_39, i11 %p_read_38, i11 %p_read_37, i11 %p_read_36, i11 %p_read_35, i11 %p_read_34, i11 %p_read_33, i10 %p_read_32, i2 %cmpr_chunk_num_0_i_read, i6* %data_num_0_i_c, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i2* %cmpr_chunk_num_0_i_c, i58 %output_V_offset_read, i58* %output_V_offset_c)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="80" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4140" op_0_bw="4140" op_1_bw="512" op_2_bw="58" op_3_bw="7" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="1024" op_20_bw="11" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="11" op_35_bw="10" op_36_bw="2" op_37_bw="6" op_38_bw="1024" op_39_bw="1024" op_40_bw="1024" op_41_bw="1024" op_42_bw="1024" op_43_bw="1024" op_44_bw="1024" op_45_bw="1024" op_46_bw="1024" op_47_bw="1024" op_48_bw="1024" op_49_bw="1024" op_50_bw="1024" op_51_bw="1024" op_52_bw="1024" op_53_bw="1024" op_54_bw="11" op_55_bw="11" op_56_bw="11" op_57_bw="11" op_58_bw="11" op_59_bw="11" op_60_bw="11" op_61_bw="11" op_62_bw="11" op_63_bw="11" op_64_bw="11" op_65_bw="11" op_66_bw="11" op_67_bw="11" op_68_bw="11" op_69_bw="10" op_70_bw="2" op_71_bw="58" op_72_bw="58">
<![CDATA[
entry:145  %tmp = call { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } @data_read3710(i512* %input_V, i58 %input_V_offset_read, i7 %data_num_0_i_read, i1024 %p_read32, i1024 %p_read133, i1024 %p_read234, i1024 %p_read335, i1024 %p_read436, i1024 %p_read537, i1024 %p_read638, i1024 %p_read739, i1024 %p_read840, i1024 %p_read941, i1024 %p_read1042, i1024 %p_read_52, i1024 %p_read_51, i1024 %p_read_50, i1024 %p_read_49, i1024 %p_read_48, i11 %p_read_47, i11 %p_read_46, i11 %p_read_45, i11 %p_read_44, i11 %p_read_43, i11 %p_read_42, i11 %p_read_41, i11 %p_read_40, i11 %p_read_39, i11 %p_read_38, i11 %p_read_37, i11 %p_read_36, i11 %p_read_35, i11 %p_read_34, i11 %p_read_33, i10 %p_read_32, i2 %cmpr_chunk_num_0_i_read, i6* %data_num_0_i_c, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i2* %cmpr_chunk_num_0_i_c, i58 %output_V_offset_read, i58* %output_V_offset_c)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1024" op_0_bw="4140">
<![CDATA[
entry:146  %ref_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 0

]]></Node>
<StgValue><ssdm name="ref_local_0_V"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1024" op_0_bw="4140">
<![CDATA[
entry:147  %ref_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 1

]]></Node>
<StgValue><ssdm name="ref_local_1_V"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1024" op_0_bw="4140">
<![CDATA[
entry:148  %ref_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 2

]]></Node>
<StgValue><ssdm name="ref_local_2_V"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1024" op_0_bw="4140">
<![CDATA[
entry:149  %ref_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 3

]]></Node>
<StgValue><ssdm name="ref_local_3_V"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="4140">
<![CDATA[
entry:150  %refpop_local_0_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 4

]]></Node>
<StgValue><ssdm name="refpop_local_0_V"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="4140">
<![CDATA[
entry:151  %refpop_local_1_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 5

]]></Node>
<StgValue><ssdm name="refpop_local_1_V"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="4140">
<![CDATA[
entry:152  %refpop_local_2_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 6

]]></Node>
<StgValue><ssdm name="refpop_local_2_V"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="4140">
<![CDATA[
entry:153  %refpop_local_3_V = extractvalue { i1024, i1024, i1024, i1024, i11, i11, i11, i11 } %tmp, 7

]]></Node>
<StgValue><ssdm name="refpop_local_3_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="1024" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="1024" op_20_bw="1024" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="11" op_35_bw="11" op_36_bw="11" op_37_bw="11" op_38_bw="11" op_39_bw="11" op_40_bw="10" op_41_bw="6" op_42_bw="6" op_43_bw="4140" op_44_bw="4140">
<![CDATA[
entry:156  %call_ret1 = call fastcc { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } @calculation(i1024 %ref_local_0_V, i1024 %ref_local_1_V, i1024 %ref_local_2_V, i1024 %ref_local_3_V, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11 %refpop_local_0_V, i11 %refpop_local_1_V, i11 %refpop_local_2_V, i11 %refpop_local_3_V, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i6* %data_num_0_i_c, i6* %data_num_0_i_c1)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="1024" op_2_bw="1024" op_3_bw="1024" op_4_bw="1024" op_5_bw="1024" op_6_bw="1024" op_7_bw="1024" op_8_bw="1024" op_9_bw="1024" op_10_bw="1024" op_11_bw="1024" op_12_bw="1024" op_13_bw="1024" op_14_bw="1024" op_15_bw="1024" op_16_bw="1024" op_17_bw="1024" op_18_bw="1024" op_19_bw="1024" op_20_bw="1024" op_21_bw="11" op_22_bw="11" op_23_bw="11" op_24_bw="11" op_25_bw="11" op_26_bw="11" op_27_bw="11" op_28_bw="11" op_29_bw="11" op_30_bw="11" op_31_bw="11" op_32_bw="11" op_33_bw="11" op_34_bw="11" op_35_bw="11" op_36_bw="11" op_37_bw="11" op_38_bw="11" op_39_bw="11" op_40_bw="10" op_41_bw="6" op_42_bw="6" op_43_bw="4140" op_44_bw="4140">
<![CDATA[
entry:156  %call_ret1 = call fastcc { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } @calculation(i1024 %ref_local_0_V, i1024 %ref_local_1_V, i1024 %ref_local_2_V, i1024 %ref_local_3_V, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_15_V_c, i11 %refpop_local_0_V, i11 %refpop_local_1_V, i11 %refpop_local_2_V, i11 %refpop_local_3_V, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_14_V_c, i10* %cmprpop_local_15_V_c, i6* %data_num_0_i_c, i6* %data_num_0_i_c1)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="16">
<![CDATA[
entry:157  %result_local_0_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="result_local_0_V"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="16">
<![CDATA[
entry:158  %result_local_1_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="result_local_1_V"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="16">
<![CDATA[
entry:159  %result_local_2_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="result_local_2_V"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="16">
<![CDATA[
entry:160  %result_local_3_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="result_local_3_V"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="16">
<![CDATA[
entry:161  %result_local_4_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="result_local_4_V"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="16">
<![CDATA[
entry:162  %result_local_5_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="result_local_5_V"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="16">
<![CDATA[
entry:163  %result_local_6_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="result_local_6_V"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="16">
<![CDATA[
entry:164  %result_local_7_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="result_local_7_V"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="16">
<![CDATA[
entry:165  %result_local_8_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="result_local_8_V"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16">
<![CDATA[
entry:166  %result_local_9_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="result_local_9_V"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="16">
<![CDATA[
entry:167  %result_local_10_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="result_local_10_V"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="16">
<![CDATA[
entry:168  %result_local_11_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="result_local_11_V"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="16">
<![CDATA[
entry:169  %result_local_12_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="result_local_12_V"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="16">
<![CDATA[
entry:170  %result_local_13_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="result_local_13_V"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="16">
<![CDATA[
entry:171  %result_local_14_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="result_local_14_V"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16">
<![CDATA[
entry:172  %result_local_15_V = extractvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="result_local_15_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="6" op_21_bw="16" op_22_bw="16">
<![CDATA[
entry:173  call void @result_write(i512* %output_V, i58* nocapture %output_V_offset_c, i1 %result_local_0_V, i1 %result_local_1_V, i1 %result_local_2_V, i1 %result_local_3_V, i1 %result_local_4_V, i1 %result_local_5_V, i1 %result_local_6_V, i1 %result_local_7_V, i1 %result_local_8_V, i1 %result_local_9_V, i1 %result_local_10_V, i1 %result_local_11_V, i1 %result_local_12_V, i1 %result_local_13_V, i1 %result_local_14_V, i1 %result_local_15_V, i2* %cmpr_chunk_num_0_i_c, i6* %data_num_0_i_c1)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:37  call void (...)* @_ssdm_op_SpecInterface(i512* %input_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 8192, [6 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:38  call void (...)* @_ssdm_op_SpecInterface(i512* %output_V, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 256, [6 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:74  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln135"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="6">
<![CDATA[
entry:75  %empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @data_num_OC_0_OC_i_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %data_num_0_i_c, i6* %data_num_0_i_c)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:76  call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:77  %empty_16 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_0_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_0_V_c, i1024* %cmpr_local_0_V_c)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:78  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:79  %empty_17 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_1_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_1_V_c, i1024* %cmpr_local_1_V_c)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:80  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:81  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_2_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_2_V_c, i1024* %cmpr_local_2_V_c)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:82  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:83  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_3_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_3_V_c, i1024* %cmpr_local_3_V_c)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:84  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:85  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_4_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_4_V_c, i1024* %cmpr_local_4_V_c)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:86  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_4_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:87  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_5_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_5_V_c, i1024* %cmpr_local_5_V_c)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:88  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_5_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:89  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_6_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_6_V_c, i1024* %cmpr_local_6_V_c)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:90  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_6_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:91  %empty_23 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_7_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_7_V_c, i1024* %cmpr_local_7_V_c)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:92  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_7_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:93  %empty_24 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_8_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_8_V_c, i1024* %cmpr_local_8_V_c)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:94  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_8_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:95  %empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @cmpr_local_LF_9_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_9_V_c, i1024* %cmpr_local_9_V_c)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:96  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_9_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:97  %empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_10_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_10_V_c, i1024* %cmpr_local_10_V_c)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:98  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_10_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:99  %empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_11_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_11_V_c, i1024* %cmpr_local_11_V_c)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:100  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_11_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:101  %empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_12_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_12_V_c, i1024* %cmpr_local_12_V_c)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:102  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_12_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:103  %empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_13_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_13_V_c, i1024* %cmpr_local_13_V_c)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:104  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_13_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:105  %empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_14_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_14_V_c, i1024* %cmpr_local_14_V_c)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:106  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_14_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1024" op_8_bw="1024">
<![CDATA[
entry:107  %empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @cmpr_local_LF_15_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i1024* %cmpr_local_15_V_c, i1024* %cmpr_local_15_V_c)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:108  call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_15_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:109  %empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_0_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_0_V_c, i11* %cmprpop_local_0_V_c)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:110  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:111  %empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_1_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_1_V_c, i11* %cmprpop_local_1_V_c)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:112  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:113  %empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_2_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_2_V_c, i11* %cmprpop_local_2_V_c)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:114  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:115  %empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_3_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_3_V_c, i11* %cmprpop_local_3_V_c)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:116  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:117  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_4_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_4_V_c, i11* %cmprpop_local_4_V_c)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:118  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_4_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:119  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_5_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_5_V_c, i11* %cmprpop_local_5_V_c)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:120  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_5_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:121  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_6_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_6_V_c, i11* %cmprpop_local_6_V_c)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:122  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_6_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:123  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_7_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_7_V_c, i11* %cmprpop_local_7_V_c)

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:124  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_7_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:125  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_8_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_8_V_c, i11* %cmprpop_local_8_V_c)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:126  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_8_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:127  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmprpop_local_LF_9_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_9_V_c, i11* %cmprpop_local_9_V_c)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:128  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_9_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:129  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_10_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_10_V_c, i11* %cmprpop_local_10_V_c)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:130  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_10_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:131  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_11_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_11_V_c, i11* %cmprpop_local_11_V_c)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:132  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_11_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:133  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_12_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_12_V_c, i11* %cmprpop_local_12_V_c)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:134  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_12_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:135  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_13_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_13_V_c, i11* %cmprpop_local_13_V_c)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:136  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_13_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="11" op_8_bw="11">
<![CDATA[
entry:137  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_14_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %cmprpop_local_14_V_c, i11* %cmprpop_local_14_V_c)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:138  call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_14_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="10" op_8_bw="10">
<![CDATA[
entry:139  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @cmprpop_local_LF_15_NF_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %cmprpop_local_15_V_c, i10* %cmprpop_local_15_V_c)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:140  call void (...)* @_ssdm_op_SpecInterface(i10* %cmprpop_local_15_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2">
<![CDATA[
entry:141  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @cmpr_chunk_num_OC_0_OC_i_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i2* %cmpr_chunk_num_0_i_c, i2* %cmpr_chunk_num_0_i_c)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:142  call void (...)* @_ssdm_op_SpecInterface(i2* %cmpr_chunk_num_0_i_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="58" op_8_bw="58">
<![CDATA[
entry:143  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @output_OC_V_OC_offset_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i58* %output_V_offset_c, i58* %output_V_offset_c)

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="58" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:144  call void (...)* @_ssdm_op_SpecInterface(i58* %output_V_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln138"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="6">
<![CDATA[
entry:154  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @data_num_OC_0_OC_i_c1_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i6* %data_num_0_i_c1, i6* %data_num_0_i_c1)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:155  call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_c1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="58" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="2" op_20_bw="6" op_21_bw="16" op_22_bw="16">
<![CDATA[
entry:173  call void @result_write(i512* %output_V, i58* nocapture %output_V_offset_c, i1 %result_local_0_V, i1 %result_local_1_V, i1 %result_local_2_V, i1 %result_local_3_V, i1 %result_local_4_V, i1 %result_local_5_V, i1 %result_local_6_V, i1 %result_local_7_V, i1 %result_local_8_V, i1 %result_local_9_V, i1 %result_local_10_V, i1 %result_local_11_V, i1 %result_local_12_V, i1 %result_local_13_V, i1 %result_local_14_V, i1 %result_local_15_V, i2* %cmpr_chunk_num_0_i_c, i6* %data_num_0_i_c1)

]]></Node>
<StgValue><ssdm name="call_ln138"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0">
<![CDATA[
entry:174  ret void

]]></Node>
<StgValue><ssdm name="ret_ln138"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
