// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1S25F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "calc_top")
  (DATE "05/27/2010 12:12:11")
  (VENDOR "Altera")
  (PROGRAM "Quartus II")
  (VERSION "Version 9.1 Build 222 10/21/2009 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1247:1247:1247))
        (PORT datab (555:555:555) (555:555:555))
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_data\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2098:2098:2098) (2098:2098:2098))
        (PORT oe (4159:4159:4159) (4159:4159:4159))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge oe) padio (577:577:577) (577:577:577))
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\ps2_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3064:3064:3064) (3064:3064:3064))
        (PORT oe (1652:1652:1652) (1652:1652:1652))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
        (IOPATH (posedge oe) padio (703:703:703) (703:703:703))
        (IOPATH padio combout (1295:1295:1295) (1295:1295:1295))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_clk\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (760:760:760) (760:760:760))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\sys_res_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (4607:4607:4607) (4607:4607:4607))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (4697:4697:4697) (4697:4697:4697))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2474:2474:2474) (2474:2474:2474))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (490:490:490))
        (PORT datac (2759:2759:2759) (2759:2759:2759))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2849:2849:2849) (2849:2849:2849))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (497:497:497))
        (PORT datab (526:526:526) (526:526:526))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (393:393:393) (393:393:393))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1156:1156:1156))
        (PORT datab (650:650:650) (650:650:650))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (523:523:523) (523:523:523))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (484:484:484) (484:484:484))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datab (570:570:570) (570:570:570))
        (PORT datac (628:628:628) (628:628:628))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1155:1155:1155))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (537:537:537) (537:537:537))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datab (516:516:516) (516:516:516))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (624:624:624) (624:624:624))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1865:1865:1865) (1865:1865:1865))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2504:2504:2504) (2504:2504:2504))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (413:413:413))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (642:642:642))
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (623:623:623) (623:623:623))
        (PORT datad (628:628:628) (628:628:628))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (631:631:631))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (360:360:360) (360:360:360))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (524:524:524) (524:524:524))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1846:1846:1846) (1846:1846:1846))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2510:2510:2510) (2510:2510:2510))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1108:1108:1108))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (633:633:633))
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (626:626:626) (626:626:626))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (1138:1138:1138) (1138:1138:1138))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (1081:1081:1081) (1081:1081:1081))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (521:521:521) (521:521:521))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (477:477:477) (477:477:477))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (390:390:390))
        (PORT datab (648:648:648) (648:648:648))
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2514:2514:2514) (2514:2514:2514))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\sys_res_n_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (614:614:614) (614:614:614))
        (PORT datac (635:635:635) (635:635:635))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1421:1421:1421) (1421:1421:1421))
        (PORT datad (1282:1282:1282) (1282:1282:1282))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_last\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1511:1511:1511) (1511:1511:1511))
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (4166:4166:4166) (4166:4166:4166))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2359:2359:2359) (2359:2359:2359))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (626:626:626) (626:626:626))
        (PORT datac (2026:2026:2026) (2026:2026:2026))
        (PORT datad (1309:1309:1309) (1309:1309:1309))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2116:2116:2116) (2116:2116:2116))
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (482:482:482))
        (PORT datac (1298:1298:1298) (1298:1298:1298))
        (PORT datad (1323:1323:1323) (1323:1323:1323))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1336:1336:1336) (1336:1336:1336))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (1303:1303:1303) (1303:1303:1303))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1285:1285:1285) (1285:1285:1285))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1327:1327:1327) (1327:1327:1327))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (465:465:465) (465:465:465))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr32\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (606:606:606))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1510:1510:1510) (1510:1510:1510))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (651:651:651) (651:651:651))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (741:741:741))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (633:633:633))
        (PORT datac (620:620:620) (620:620:620))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (710:710:710) (710:710:710))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1462:1462:1462))
        (PORT datac (1163:1163:1163) (1163:1163:1163))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (941:941:941) (941:941:941))
        (PORT datad (1426:1426:1426) (1426:1426:1426))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (599:599:599) (599:599:599))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_VALUE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (926:926:926) (926:926:926))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (1424:1424:1424) (1424:1424:1424))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1146:1146:1146) (1146:1146:1146))
        (PORT datac (438:438:438) (438:438:438))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (1142:1142:1142) (1142:1142:1142))
        (PORT datad (1247:1247:1247) (1247:1247:1247))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (386:386:386) (386:386:386))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_ASSIGN_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector65\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1475:1475:1475) (1475:1475:1475))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1262:1262:1262))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (373:373:373) (373:373:373))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector68\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datad (1473:1473:1473) (1473:1473:1473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datac (378:378:378) (378:378:378))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout (551:551:551) (551:551:551))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (468:468:468) (468:468:468))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector66\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datad (1477:1477:1477) (1477:1477:1477))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector67\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (597:597:597))
        (PORT datac (1224:1224:1224) (1224:1224:1224))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (636:636:636) (636:636:636))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (555:555:555) (555:555:555))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (645:645:645) (645:645:645))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (377:377:377) (377:377:377))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (467:467:467) (467:467:467))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector60\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datad (1426:1426:1426) (1426:1426:1426))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector63\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1233:1233:1233))
        (PORT datac (594:594:594) (594:594:594))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector64\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (1225:1225:1225) (1225:1225:1225))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datac (541:541:541) (541:541:541))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (631:631:631) (631:631:631))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (539:539:539) (539:539:539))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2050:2050:2050) (2050:2050:2050))
        (PORT datac (629:629:629) (629:629:629))
        (PORT aclr (3737:3737:3737) (3737:3737:3737))
        (PORT clk (2386:2386:2386) (2386:2386:2386))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector61\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (637:637:637))
        (PORT datac (1259:1259:1259) (1259:1259:1259))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector62\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datac (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (417:417:417))
        (PORT datac (850:850:850) (850:850:850))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (940:940:940) (940:940:940))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (543:543:543) (543:543:543))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (633:633:633) (633:633:633))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datac (546:546:546) (546:546:546))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (636:636:636) (636:636:636))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector57\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datac (1262:1262:1262) (1262:1262:1262))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector58\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datad (1424:1424:1424) (1424:1424:1424))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector59\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1261:1261:1261))
        (PORT datac (594:594:594) (594:594:594))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (845:845:845) (845:845:845))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (935:935:935) (935:935:935))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datac (373:373:373) (373:373:373))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (463:463:463) (463:463:463))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (554:554:554) (554:554:554))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (644:644:644) (644:644:644))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (1100:1100:1100) (1100:1100:1100))
        (PORT datac (1149:1149:1149) (1149:1149:1149))
        (PORT datad (624:624:624) (624:624:624))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector56\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (600:600:600) (600:600:600))
        (PORT datac (1258:1258:1258) (1258:1258:1258))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout1\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1559:1559:1559) (1559:1559:1559))
        (PORT datac (631:631:631) (631:631:631))
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2396:2396:2396) (2396:2396:2396))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1113:1113:1113))
        (PORT datab (541:541:541) (541:541:541))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (611:611:611) (611:611:611))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (371:371:371) (371:371:371))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (1052:1052:1052) (1052:1052:1052))
        (PORT datad (1529:1529:1529) (1529:1529:1529))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (663:663:663))
        (PORT datab (620:620:620) (620:620:620))
        (PORT datac (1092:1092:1092) (1092:1092:1092))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_DATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector74\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (755:755:755) (755:755:755))
        (PORT datad (622:622:622) (622:622:622))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector75\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (753:753:753) (753:753:753))
        (PORT datad (617:617:617) (617:617:617))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector76\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (618:618:618) (618:618:618))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector77\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (743:743:743))
        (PORT datac (600:600:600) (600:600:600))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (552:552:552) (552:552:552))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (642:642:642) (642:642:642))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (PORT datac (869:869:869) (869:869:869))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (959:959:959) (959:959:959))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (863:863:863) (863:863:863))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (953:953:953) (953:953:953))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datac (868:868:868) (868:868:868))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (958:958:958) (958:958:958))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (636:636:636))
        (PORT datab (609:609:609) (609:609:609))
        (PORT datac (604:604:604) (604:604:604))
        (PORT datad (620:620:620) (620:620:620))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector69\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (628:628:628) (628:628:628))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector73\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1437:1437:1437) (1437:1437:1437))
        (PORT datad (1105:1105:1105) (1105:1105:1105))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (1090:1090:1090) (1090:1090:1090))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (1180:1180:1180) (1180:1180:1180))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector70\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1441:1441:1441) (1441:1441:1441))
        (PORT datad (1102:1102:1102) (1102:1102:1102))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector71\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (742:742:742))
        (PORT datac (610:610:610) (610:610:610))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector72\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1438:1438:1438) (1438:1438:1438))
        (PORT datad (1103:1103:1103) (1103:1103:1103))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (1184:1184:1184) (1184:1184:1184))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (854:854:854) (854:854:854))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (944:944:944) (944:944:944))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (PORT datac (1099:1099:1099) (1099:1099:1099))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (1189:1189:1189) (1189:1189:1189))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|prepare_timeout2\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1488:1488:1488) (1488:1488:1488))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Equal1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (624:624:624) (624:624:624))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (337:337:337))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_WAIT2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (555:555:555) (555:555:555))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (580:580:580))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (638:638:638) (638:638:638))
        (PORT datad (1111:1111:1111) (1111:1111:1111))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.PREPARE_SEND_RELEASE_CLK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1151:1151:1151))
        (PORT datab (1572:1572:1572) (1572:1572:1572))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1559:1559:1559) (1559:1559:1559))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1131:1131:1131))
        (PORT datab (1562:1562:1562) (1562:1562:1562))
        (PORT datac (447:447:447) (447:447:447))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1129:1129:1129))
        (PORT datab (1574:1574:1574) (1574:1574:1574))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (471:471:471))
        (PORT datab (1562:1562:1562) (1562:1562:1562))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (1118:1118:1118) (1118:1118:1118))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (1572:1572:1572) (1572:1572:1572))
        (PORT datad (1113:1113:1113) (1113:1113:1113))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (1115:1115:1115) (1115:1115:1115))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (1565:1565:1565) (1565:1565:1565))
        (PORT datad (1117:1117:1117) (1117:1117:1117))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1193:1193:1193))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (1451:1451:1451) (1451:1451:1451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (1534:1534:1534) (1534:1534:1534))
        (PORT datac (1176:1176:1176) (1176:1176:1176))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (788:788:788))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (1553:1553:1553) (1553:1553:1553))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1555:1555:1555) (1555:1555:1555))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (1537:1537:1537) (1537:1537:1537))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (771:771:771) (771:771:771))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (789:789:789))
        (PORT datab (1537:1537:1537) (1537:1537:1537))
        (PORT datac (463:463:463) (463:463:463))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (450:450:450) (450:450:450))
        (PORT datac (1556:1556:1556) (1556:1556:1556))
        (PORT datad (649:649:649) (649:649:649))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (1537:1537:1537) (1537:1537:1537))
        (PORT datac (467:467:467) (467:467:467))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_DATA7\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (617:617:617))
        (PORT datab (1573:1573:1573) (1573:1573:1573))
        (PORT datac (1120:1120:1120) (1120:1120:1120))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (1056:1056:1056) (1056:1056:1056))
        (PORT datad (1526:1526:1526) (1526:1526:1526))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (1041:1041:1041) (1041:1041:1041))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (1524:1524:1524) (1524:1524:1524))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (1043:1043:1043) (1043:1043:1043))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (1050:1050:1050) (1050:1050:1050))
        (PORT datad (1529:1529:1529) (1529:1529:1529))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (PORT datad (1527:1527:1527) (1527:1527:1527))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_WAIT_ACK2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector3\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1288:1288:1288))
        (PORT datab (643:643:643) (643:643:643))
        (PORT datac (732:732:732) (732:732:732))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector30\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1285:1285:1285) (1285:1285:1285))
        (PORT datab (718:718:718) (718:718:718))
        (PORT datac (661:661:661) (661:661:661))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (353:353:353) (353:353:353))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_START\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (729:729:729) (729:729:729))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1293:1293:1293) (1293:1293:1293))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (727:727:727) (727:727:727))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1370:1370:1370))
        (PORT datab (1162:1162:1162) (1162:1162:1162))
        (PORT datac (1277:1277:1277) (1277:1277:1277))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (472:472:472) (472:472:472))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (1352:1352:1352) (1352:1352:1352))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (1273:1273:1273) (1273:1273:1273))
        (PORT datad (1353:1353:1353) (1353:1353:1353))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (459:459:459))
        (PORT datac (1273:1273:1273) (1273:1273:1273))
        (PORT datad (1353:1353:1353) (1353:1353:1353))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA2\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datac (1271:1271:1271) (1271:1271:1271))
        (PORT datad (1351:1351:1351) (1351:1351:1351))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (1257:1257:1257) (1257:1257:1257))
        (PORT datad (1357:1357:1357) (1357:1357:1357))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA3\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1369:1369:1369))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (1181:1181:1181) (1181:1181:1181))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (595:595:595))
        (PORT datac (1299:1299:1299) (1299:1299:1299))
        (PORT datad (1321:1321:1321) (1321:1321:1321))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA4\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (1283:1283:1283) (1283:1283:1283))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1322:1322:1322) (1322:1322:1322))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1284:1284:1284) (1284:1284:1284))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (1326:1326:1326) (1326:1326:1326))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_DATA5\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (473:473:473))
        (PORT datab (1694:1694:1694) (1694:1694:1694))
        (PORT datac (1303:1303:1303) (1303:1303:1303))
        (PORT datad (467:467:467) (467:467:467))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_DATA6\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (1302:1302:1302) (1302:1302:1302))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (484:484:484))
        (PORT datab (433:433:433) (433:433:433))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (1174:1174:1174) (1174:1174:1174))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (439:439:439) (439:439:439))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (474:474:474))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (609:609:609) (609:609:609))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1064:1064:1064))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1140:1140:1140))
        (PORT datac (713:713:713) (713:713:713))
        (PORT datad (1736:1736:1736) (1736:1736:1736))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_PARITY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (1736:1736:1736) (1736:1736:1736))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_WAIT_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|WideOr1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (475:475:475) (475:475:475))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1060:1060:1060))
        (PORT datab (1090:1090:1090) (1090:1090:1090))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1068:1068:1068) (1068:1068:1068))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (5207:5207:5207) (5207:5207:5207))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1729:1729:1729) (1729:1729:1729))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (1097:1097:1097) (1097:1097:1097))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1245:1245:1245) (1245:1245:1245))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (566:566:566) (566:566:566))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (455:455:455) (455:455:455))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_READ_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (456:456:456))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.SEND_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (546:546:546) (546:546:546))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1284:1284:1284))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (733:733:733) (733:733:733))
        (PORT datad (927:927:927) (927:927:927))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (1119:1119:1119) (1119:1119:1119))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (1158:1158:1158) (1158:1158:1158))
        (PORT datad (1098:1098:1098) (1098:1098:1098))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (716:716:716))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (1737:1737:1737) (1737:1737:1737))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_transceiver_state\.RECEIVE_STOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.NEW_DATA_AVAILABLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (449:449:449))
        (PORT datad (699:699:699) (699:699:699))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.NEW_DATA_AVAILABLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (717:717:717))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (594:594:594) (594:594:594))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.ENABLE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1402:1402:1402) (1402:1402:1402))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|new_data\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1492:1492:1492) (1492:1492:1492))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.OPERATIONAL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (923:923:923))
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.OPERATIONAL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datac (898:898:898) (898:898:898))
        (PORT datad (633:633:633) (633:633:633))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1201:1201:1201))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (892:892:892) (892:892:892))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.INIT_WAIT_BAT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (644:644:644) (644:644:644))
        (PORT datad (941:941:941) (941:941:941))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (734:734:734) (734:734:734))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (941:941:941) (941:941:941))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (456:456:456) (456:456:456))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (546:546:546) (546:546:546))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (606:606:606))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (630:630:630) (630:630:630))
        (PORT datad (1038:1038:1038) (1038:1038:1038))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (720:720:720) (720:720:720))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (623:623:623))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|output_data_internal\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (713:713:713) (713:713:713))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1640:1640:1640) (1640:1640:1640))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (913:913:913) (913:913:913))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (917:917:917) (917:917:917))
        (PORT datad (1428:1428:1428) (1428:1428:1428))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|keyboard_state\.SET_INDICATORS_CMD\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (667:667:667))
        (PORT datad (637:637:637) (637:637:637))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1179:1179:1179) (1179:1179:1179))
        (PORT datac (635:635:635) (635:635:635))
        (PORT datad (1258:1258:1258) (1258:1258:1258))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (1164:1164:1164) (1164:1164:1164))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (1167:1167:1167) (1167:1167:1167))
        (PORT datac (1382:1382:1382) (1382:1382:1382))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity_next\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (1190:1190:1190) (1190:1190:1190))
        (PORT datac (1191:1191:1191) (1191:1191:1191))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (560:560:560))
        (PORT datab (443:443:443) (443:443:443))
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datab (1240:1240:1240) (1240:1240:1240))
        (PORT datac (1217:1217:1217) (1217:1217:1217))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1213:1213:1213) (1213:1213:1213))
        (PORT datab (1198:1198:1198) (1198:1198:1198))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1256:1256:1256) (1256:1256:1256))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (477:477:477) (477:477:477))
        (PORT datad (1165:1165:1165) (1165:1165:1165))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (PORT datab (616:616:616) (616:616:616))
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT datad (1200:1200:1200) (1200:1200:1200))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (940:940:940))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (1193:1193:1193) (1193:1193:1193))
        (PORT datad (1262:1262:1262) (1262:1262:1262))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector55\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1068:1068:1068))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (1067:1067:1067) (1067:1067:1067))
        (PORT datad (950:950:950) (950:950:950))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|parity\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (952:952:952))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (936:936:936) (936:936:936))
        (PORT datad (930:930:930) (930:930:930))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1187:1187:1187))
        (PORT datab (1175:1175:1175) (1175:1175:1175))
        (PORT datac (570:570:570) (570:570:570))
        (PORT datad (1263:1263:1263) (1263:1263:1263))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1212:1212:1212))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1260:1260:1260) (1260:1260:1260))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|Selector53\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1067:1067:1067))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datac (1436:1436:1436) (1436:1436:1436))
        (PORT datad (937:937:937) (937:937:937))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (340:340:340) (340:340:340))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1444:1444:1444))
        (PORT datab (915:915:915) (915:915:915))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (922:922:922) (922:922:922))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_data_hz\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1149:1149:1149))
        (PORT datab (627:627:627) (627:627:627))
        (PORT datac (452:452:452) (452:452:452))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|ps2_transceiver_inst\|ps2_clk_internal\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3756:3756:3756) (3756:3756:3756))
        (PORT clk (2405:2405:2405) (2405:2405:2405))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (497:497:497) (497:497:497))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (522:522:522) (522:522:522))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (1130:1130:1130) (1130:1130:1130))
        (PORT datad (525:525:525) (525:525:525))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1174:1174:1174))
        (PORT datab (1156:1156:1156) (1156:1156:1156))
        (PORT datac (1212:1212:1212) (1212:1212:1212))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (495:495:495) (495:495:495))
        (PORT datac (667:667:667) (667:667:667))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1087:1087:1087))
        (PORT datab (509:509:509) (509:509:509))
        (PORT datac (1131:1131:1131) (1131:1131:1131))
        (PORT datad (412:412:412) (412:412:412))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (547:547:547))
        (PORT datab (500:500:500) (500:500:500))
        (PORT datac (369:369:369) (369:369:369))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE1\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1195:1195:1195) (1195:1195:1195))
        (PORT datac (1175:1175:1175) (1175:1175:1175))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1920:1920:1920) (1920:1920:1920))
        (PORT aclr (3808:3808:3808) (3808:3808:3808))
        (PORT clk (2457:2457:2457) (2457:2457:2457))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1224:1224:1224))
        (PORT datac (1173:1173:1173) (1173:1173:1173))
        (PORT datad (1196:1196:1196) (1196:1196:1196))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1175:1175:1175))
        (PORT datab (1106:1106:1106) (1106:1106:1106))
        (PORT datac (1202:1202:1202) (1202:1202:1202))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1220:1220:1220))
        (PORT datab (1143:1143:1143) (1143:1143:1143))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (466:466:466))
        (PORT datab (1094:1094:1094) (1094:1094:1094))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (472:472:472))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|counter_inst\|cnt_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1896:1896:1896) (1896:1896:1896))
        (PORT aclr (3810:3810:3810) (3810:3810:3810))
        (PORT clk (2459:2459:2459) (2459:2459:2459))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1224:1224:1224))
        (PORT datab (1151:1151:1151) (1151:1151:1151))
        (PORT datac (1171:1171:1171) (1171:1171:1171))
        (PORT datad (1194:1194:1194) (1194:1194:1194))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (464:464:464))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1225:1225:1225))
        (PORT datac (1212:1212:1212) (1212:1212:1212))
        (PORT datad (1187:1187:1187) (1187:1187:1187))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Equal0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (1143:1143:1143) (1143:1143:1143))
        (PORT datac (1332:1332:1332) (1332:1332:1332))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\btn_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1141:1141:1141) (1141:1141:1141))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (6241:6241:6241) (6241:6241:6241))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (537:537:537))
        (PORT datab (1111:1111:1111) (1111:1111:1111))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (512:512:512) (512:512:512))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|sync_inst\|sync\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1022:1022:1022) (1022:1022:1022))
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (861:861:861) (861:861:861))
        (PORT datad (520:520:520) (520:520:520))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (542:542:542))
        (PORT datab (496:496:496) (496:496:496))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.TIMEOUT0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (500:500:500) (500:500:500))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (510:510:510) (510:510:510))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (525:525:525) (525:525:525))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|debounce_fsm_state\.IDLE0\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3773:3773:3773) (3773:3773:3773))
        (PORT clk (2422:2422:2422) (2422:2422:2422))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\btn_a_debounce_inst\|fsm_inst\|o\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1211:1211:1211) (1211:1211:1211))
        (PORT datad (1149:1149:1149) (1149:1149:1149))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_pll")
    (INSTANCE \\pll_vga_clk\|altpll_component\|pll\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (649:649:649) (649:649:649))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (434:434:434))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector23\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1428:1428:1428) (1428:1428:1428))
        (PORT datad (692:692:692) (692:692:692))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (659:659:659) (659:659:659))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (1166:1166:1166) (1166:1166:1166))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (440:440:440))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (443:443:443) (443:443:443))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (473:473:473) (473:473:473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hcnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1637:1637:1637) (1637:1637:1637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (1051:1051:1051) (1051:1051:1051))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (1114:1114:1114) (1114:1114:1114))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (583:583:583))
        (PORT datac (495:495:495) (495:495:495))
        (PORT datad (1148:1148:1148) (1148:1148:1148))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (1121:1121:1121) (1121:1121:1121))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (656:656:656) (656:656:656))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (586:586:586) (586:586:586))
        (PORT datac (499:499:499) (499:499:499))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr11\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1138:1138:1138))
        (PORT datac (1072:1072:1072) (1072:1072:1072))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_cnt_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2144:2144:2144) (2144:2144:2144))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1103:1103:1103) (1103:1103:1103))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal5\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (570:570:570) (570:570:570))
        (PORT datad (1107:1107:1107) (1107:1107:1107))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (875:875:875))
        (PORT datab (448:448:448) (448:448:448))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_CHAR_NEW\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (441:441:441))
        (PORT datac (1107:1107:1107) (1107:1107:1107))
        (PORT datad (421:421:421) (421:421:421))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.BLACK_PIXEL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (635:635:635))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_FINISHED\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1202:1202:1202) (1202:1202:1202))
        (PORT datad (1175:1175:1175) (1175:1175:1175))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector14\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1178:1178:1178) (1178:1178:1178))
        (PORT datad (1124:1124:1124) (1124:1124:1124))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (380:380:380) (380:380:380))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_FINISH\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1359:1359:1359) (1359:1359:1359))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datac (993:993:993) (993:993:993))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1083:1083:1083) (1083:1083:1083))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (1014:1014:1014) (1014:1014:1014))
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (462:462:462) (462:462:462))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (632:632:632))
        (PORT datab (1012:1012:1012) (1012:1012:1012))
        (PORT datac (998:998:998) (998:998:998))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (1009:1009:1009) (1009:1009:1009))
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (443:443:443) (443:443:443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1074:1074:1074) (1074:1074:1074))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1013:1013:1013) (1013:1013:1013))
        (PORT datac (973:973:973) (973:973:973))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1063:1063:1063) (1063:1063:1063))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1428:1428:1428) (1428:1428:1428))
        (PORT datab (1020:1020:1020) (1020:1020:1020))
        (PORT datac (1459:1459:1459) (1459:1459:1459))
        (PORT datad (1214:1214:1214) (1214:1214:1214))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1549:1549:1549) (1549:1549:1549))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (PORT ena (2437:2437:2437) (2437:2437:2437))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (1462:1462:1462) (1462:1462:1462))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1552:1552:1552) (1552:1552:1552))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (PORT ena (2437:2437:2437) (2437:2437:2437))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1209:1209:1209))
        (PORT datab (447:447:447) (447:447:447))
        (PORT datac (1022:1022:1022) (1022:1022:1022))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|data_internal\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT aclr (3769:3769:3769) (3769:3769:3769))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Mux19\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (936:936:936) (936:936:936))
        (PORT datad (1422:1422:1422) (1422:1422:1422))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.ENTER\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1198:1198:1198))
        (PORT datab (365:365:365) (365:365:365))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (1158:1158:1158) (1158:1158:1158))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.ENTER\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (952:952:952) (952:952:952))
        (PORT datad (455:455:455) (455:455:455))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1433:1433:1433))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (1195:1195:1195) (1195:1195:1195))
        (PORT datad (1157:1157:1157) (1157:1157:1157))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Mux19\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (729:729:729))
        (PORT datac (691:691:691) (691:691:691))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Mux19\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (958:958:958) (958:958:958))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (464:464:464) (464:464:464))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\ps2_keyboard_controller_inst\|new_data\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1721:1721:1721) (1721:1721:1721))
        (PORT datad (671:671:671) (671:671:671))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\ps2_keyboard_controller_inst\|new_data\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1811:1811:1811) (1811:1811:1811))
        (PORT aclr (3763:3763:3763) (3763:3763:3763))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1137:1137:1137))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (1388:1388:1388) (1388:1388:1388))
        (PORT datad (1030:1030:1030) (1030:1030:1030))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (925:925:925))
        (PORT datab (369:369:369) (369:369:369))
        (PORT datac (1422:1422:1422) (1422:1422:1422))
        (PORT datad (1073:1073:1073) (1073:1073:1073))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (1153:1153:1153) (1153:1153:1153))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (1042:1042:1042) (1042:1042:1042))
        (PORT datac (359:359:359) (359:359:359))
        (PORT datad (365:365:365) (365:365:365))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector11\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (378:378:378))
        (PORT datac (953:953:953) (953:953:953))
        (PORT datad (588:588:588) (588:588:588))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (487:487:487))
        (PORT datab (545:545:545) (545:545:545))
        (PORT datac (1462:1462:1462) (1462:1462:1462))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1043:1043:1043) (1043:1043:1043))
        (PORT datad (1373:1373:1373) (1373:1373:1373))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (577:577:577) (577:577:577))
        (PORT datac (957:957:957) (957:957:957))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (376:376:376) (376:376:376))
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (366:366:366) (366:366:366))
        (PORT datac (629:629:629) (629:629:629))
        (PORT datad (969:969:969) (969:969:969))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1132:1132:1132))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (373:373:373))
        (PORT datab (368:368:368) (368:368:368))
        (PORT datac (1068:1068:1068) (1068:1068:1068))
        (PORT datad (364:364:364) (364:364:364))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (543:543:543) (543:543:543))
        (PORT datac (933:933:933) (933:933:933))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector10\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (363:363:363))
        (PORT datad (897:897:897) (897:897:897))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.SPECIAL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (545:545:545) (545:545:545))
        (PORT datac (1460:1460:1460) (1460:1460:1460))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.SPECIAL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1387:1387:1387))
        (PORT datac (1044:1044:1044) (1044:1044:1044))
        (PORT datad (966:966:966) (966:966:966))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.VALID\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (336:336:336) (336:336:336))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (570:570:570) (570:570:570))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.VALID\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector13\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (449:449:449) (449:449:449))
        (PORT datac (468:468:468) (468:468:468))
        (PORT datad (589:589:589) (589:589:589))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|input_fsm_state\.BACKSPACE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1203:1203:1203))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (397:397:397) (397:397:397))
        (PORT datad (1177:1177:1177) (1177:1177:1177))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|input_fsm_state\.BACKSPACE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5442:5442:5442) (5442:5442:5442))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (993:993:993))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.WAIT_STATE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (403:403:403))
        (PORT datab (986:986:986) (986:986:986))
        (PORT datac (497:497:497) (497:497:497))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.WAIT_STATE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.READY\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (405:405:405))
        (PORT datab (984:984:984) (984:984:984))
        (PORT datac (493:493:493) (493:493:493))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.READY\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (498:498:498) (498:498:498))
        (PORT datad (1042:1042:1042) (1042:1042:1042))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Selector2\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (402:402:402))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (499:499:499) (499:499:499))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.INIT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (757:757:757))
        (PORT datac (613:613:613) (613:613:613))
        (PORT datad (655:655:655) (655:655:655))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.INIT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (622:622:622))
        (PORT datab (431:431:431) (431:431:431))
        (PORT datad (663:663:663) (663:663:663))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1537:1537:1537) (1537:1537:1537))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5385:5385:5385) (5385:5385:5385))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|state_after_wait\.DELETE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1045:1045:1045) (1045:1045:1045))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.DELETE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.DELETE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (591:591:591))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datad (661:661:661) (661:661:661))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.DELETE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (744:744:744) (744:744:744))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5385:5385:5385) (5385:5385:5385))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (440:440:440) (440:440:440))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (765:765:765) (765:765:765))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (441:441:441) (441:441:441))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (531:531:531) (531:531:531))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (477:477:477))
        (PORT datab (631:631:631) (631:631:631))
        (PORT datac (572:572:572) (572:572:572))
        (PORT datad (348:348:348) (348:348:348))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (481:481:481))
        (PORT datab (640:640:640) (640:640:640))
        (PORT datac (626:626:626) (626:626:626))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (480:480:480) (480:480:480))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (757:757:757))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5385:5385:5385) (5385:5385:5385))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (938:938:938) (938:938:938))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1718:1718:1718) (1718:1718:1718))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector18\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (652:652:652))
        (PORT datab (940:940:940) (940:940:940))
        (PORT datac (1129:1129:1129) (1129:1129:1129))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector18\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1107:1107:1107) (1107:1107:1107))
        (PORT datac (1203:1203:1203) (1203:1203:1203))
        (PORT datad (1176:1176:1176) (1176:1176:1176))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (983:983:983))
        (PORT datab (1096:1096:1096) (1096:1096:1096))
        (PORT datac (397:397:397) (397:397:397))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1176:1176:1176) (1176:1176:1176))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (1191:1191:1191) (1191:1191:1191))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (343:343:343) (343:343:343))
        (PORT datac (935:935:935) (935:935:935))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1025:1025:1025) (1025:1025:1025))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1718:1718:1718) (1718:1718:1718))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_LINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (PORT datab (547:547:547) (547:547:547))
        (PORT datac (621:621:621) (621:621:621))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_LINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (656:656:656))
        (PORT datab (872:872:872) (872:872:872))
        (PORT datac (925:925:925) (925:925:925))
        (PORT datad (436:436:436) (436:436:436))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_latched\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1015:1015:1015) (1015:1015:1015))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1718:1718:1718) (1718:1718:1718))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector9\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (1175:1175:1175) (1175:1175:1175))
        (PORT datac (1204:1204:1204) (1204:1204:1204))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLUMN\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (954:954:954))
        (PORT datab (629:629:629) (629:629:629))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (625:625:625) (625:625:625))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLUMN\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (965:965:965))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (966:966:966) (966:966:966))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (959:959:959) (959:959:959))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (987:987:987) (987:987:987))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (1278:1278:1278) (1278:1278:1278))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1050:1050:1050) (1050:1050:1050))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|state_after_wait\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1033:1033:1033) (1033:1033:1033))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|state_after_wait\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|output_fsm_state\.WRITE_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datad (664:664:664) (664:664:664))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|output_fsm_state\.WRITE_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5490:5490:5490) (5490:5490:5490))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1260:1260:1260) (1260:1260:1260))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (587:587:587) (587:587:587))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (PORT datac (999:999:999) (999:999:999))
        (PORT datad (457:457:457) (457:457:457))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (1442:1442:1442) (1442:1442:1442))
        (PORT datac (365:365:365) (365:365:365))
        (PORT datad (1457:1457:1457) (1457:1457:1457))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (604:604:604) (604:604:604))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (1439:1439:1439) (1439:1439:1439))
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (893:893:893) (893:893:893))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (591:591:591))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (434:434:434))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector5\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1040:1040:1040))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (1085:1085:1085) (1085:1085:1085))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (759:759:759))
        (PORT datab (673:673:673) (673:673:673))
        (PORT datac (1086:1086:1086) (1086:1086:1086))
        (PORT datad (718:718:718) (718:718:718))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (757:757:757))
        (PORT datab (674:674:674) (674:674:674))
        (PORT datac (1087:1087:1087) (1087:1087:1087))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1222:1222:1222))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (346:346:346) (346:346:346))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (4619:4619:4619) (4619:4619:4619))
        (PORT datad (963:963:963) (963:963:963))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (464:464:464) (464:464:464))
        (PORT datad (1209:1209:1209) (1209:1209:1209))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (502:502:502))
        (PORT datab (1047:1047:1047) (1047:1047:1047))
        (PORT datac (930:930:930) (930:930:930))
        (PORT datad (932:932:932) (932:932:932))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (1053:1053:1053) (1053:1053:1053))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2070:2070:2070) (2070:2070:2070))
        (PORT datac (1059:1059:1059) (1059:1059:1059))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (1009:1009:1009) (1009:1009:1009))
        (PORT datac (1279:1279:1279) (1279:1279:1279))
        (PORT datad (1286:1286:1286) (1286:1286:1286))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2565:2565:2565) (2565:2565:2565))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (936:936:936) (936:936:936))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (648:648:648) (648:648:648))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1683:1683:1683) (1683:1683:1683))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (580:580:580) (580:580:580))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (1447:1447:1447) (1447:1447:1447))
        (PORT datac (1457:1457:1457) (1457:1457:1457))
        (PORT datad (571:571:571) (571:571:571))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1919:1919:1919) (1919:1919:1919))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (890:890:890) (890:890:890))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (896:896:896) (896:896:896))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (1281:1281:1281) (1281:1281:1281))
        (PORT datac (1284:1284:1284) (1284:1284:1284))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2196:2196:2196) (2196:2196:2196))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (609:609:609) (609:609:609))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1219:1219:1219))
        (PORT datab (1203:1203:1203) (1203:1203:1203))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1328:1328:1328) (1328:1328:1328))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (1485:1485:1485) (1485:1485:1485))
        (PORT datad (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1242:1242:1242))
        (PORT datab (946:946:946) (946:946:946))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (1444:1444:1444) (1444:1444:1444))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1032:1032:1032))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (966:966:966) (966:966:966))
        (PORT datac (1089:1089:1089) (1089:1089:1089))
        (PORT datad (1072:1072:1072) (1072:1072:1072))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (965:965:965) (965:965:965))
        (PORT datac (1092:1092:1092) (1092:1092:1092))
        (PORT datad (1073:1073:1073) (1073:1073:1073))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (963:963:963) (963:963:963))
        (PORT datad (1049:1049:1049) (1049:1049:1049))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2070:2070:2070) (2070:2070:2070))
        (PORT datac (1053:1053:1053) (1053:1053:1053))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data_next\[3\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1285:1285:1285) (1285:1285:1285))
        (PORT datad (1037:1037:1037) (1037:1037:1037))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datac (1486:1486:1486) (1486:1486:1486))
        (PORT datad (343:343:343) (343:343:343))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (763:763:763))
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (1080:1080:1080) (1080:1080:1080))
        (PORT datad (721:721:721) (721:721:721))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (764:764:764))
        (PORT datab (596:596:596) (596:596:596))
        (PORT datac (1075:1075:1075) (1075:1075:1075))
        (PORT datad (722:722:722) (722:722:722))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (501:501:501))
        (PORT datab (1048:1048:1048) (1048:1048:1048))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (933:933:933) (933:933:933))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~9\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (725:725:725) (725:725:725))
        (PORT datad (1102:1102:1102) (1102:1102:1102))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~11\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1468:1468:1468))
        (PORT datab (1052:1052:1052) (1052:1052:1052))
        (PORT datac (1421:1421:1421) (1421:1421:1421))
        (PORT datad (1514:1514:1514) (1514:1514:1514))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (764:764:764))
        (PORT datab (676:676:676) (676:676:676))
        (PORT datac (1077:1077:1077) (1077:1077:1077))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\~12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (506:506:506))
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (932:932:932) (932:932:932))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1052:1052:1052))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (936:936:936) (936:936:936))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2412:2412:2412) (2412:2412:2412))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data_next\[4\]\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1286:1286:1286) (1286:1286:1286))
        (PORT datad (1441:1441:1441) (1441:1441:1441))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (564:564:564))
        (PORT datab (1282:1282:1282) (1282:1282:1282))
        (PORT datac (1481:1481:1481) (1481:1481:1481))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1242:1242:1242))
        (PORT datab (945:945:945) (945:945:945))
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (1445:1445:1445) (1445:1445:1445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1022:1022:1022) (1022:1022:1022))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (441:441:441))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (942:942:942) (942:942:942))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1032:1032:1032) (1032:1032:1032))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (642:642:642))
        (PORT datab (1472:1472:1472) (1472:1472:1472))
        (PORT datac (934:934:934) (934:934:934))
        (PORT datad (360:360:360) (360:360:360))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector4\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1084:1084:1084) (1084:1084:1084))
        (PORT datad (1066:1066:1066) (1066:1066:1066))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (1059:1059:1059) (1059:1059:1059))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (PORT datab (1071:1071:1071) (1071:1071:1071))
        (PORT datac (972:972:972) (972:972:972))
        (PORT datad (354:354:354) (354:354:354))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2070:2070:2070) (2070:2070:2070))
        (PORT datac (1062:1062:1062) (1062:1062:1062))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (905:905:905))
        (PORT datab (1280:1280:1280) (1280:1280:1280))
        (PORT datac (1280:1280:1280) (1280:1280:1280))
        (PORT datad (1043:1043:1043) (1043:1043:1043))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2565:2565:2565) (2565:2565:2565))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (934:934:934) (934:934:934))
        (PORT datad (362:362:362) (362:362:362))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (855:855:855))
        (PORT datab (873:873:873) (873:873:873))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (596:596:596) (596:596:596))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|position\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (1202:1202:1202) (1202:1202:1202))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (1201:1201:1201) (1201:1201:1201))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|position\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5496:5496:5496) (5496:5496:5496))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (1814:1814:1814) (1814:1814:1814))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (1270:1270:1270) (1270:1270:1270))
        (PORT datac (1482:1482:1482) (1482:1482:1482))
        (PORT datad (1295:1295:1295) (1295:1295:1295))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1246:1246:1246))
        (PORT datab (948:948:948) (948:948:948))
        (PORT datac (938:938:938) (938:938:938))
        (PORT datad (1440:1440:1440) (1440:1440:1440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1028:1028:1028) (1028:1028:1028))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (914:914:914))
        (PORT datab (1177:1177:1177) (1177:1177:1177))
        (PORT datac (1006:1006:1006) (1006:1006:1006))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (418:418:418) (418:418:418))
        (PORT datac (1208:1208:1208) (1208:1208:1208))
        (PORT datad (625:625:625) (625:625:625))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (986:986:986))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (561:561:561))
        (PORT datac (988:988:988) (988:988:988))
        (PORT datad (1274:1274:1274) (1274:1274:1274))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1078:1078:1078) (1078:1078:1078))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (1189:1189:1189) (1189:1189:1189))
        (PORT datac (926:926:926) (926:926:926))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (974:974:974) (974:974:974))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (832:832:832) (832:832:832))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (1275:1275:1275) (1275:1275:1275))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (754:754:754) (754:754:754))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (642:642:642))
        (PORT datab (1191:1191:1191) (1191:1191:1191))
        (PORT datac (562:562:562) (562:562:562))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Add1\~30\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datac (734:734:734) (734:734:734))
        (PORT datad (1278:1278:1278) (1278:1278:1278))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (824:824:824) (824:824:824))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (565:565:565))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (1213:1213:1213) (1213:1213:1213))
        (PORT datad (942:942:942) (942:942:942))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (666:666:666) (666:666:666))
        (PORT datad (683:683:683) (683:683:683))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (593:593:593))
        (PORT datab (713:713:713) (713:713:713))
        (PORT datac (959:959:959) (959:959:959))
        (PORT datad (352:352:352) (352:352:352))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1154:1154:1154))
        (PORT datac (390:390:390) (390:390:390))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector7\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1110:1110:1110))
        (PORT datab (1144:1144:1144) (1144:1144:1144))
        (PORT datac (891:891:891) (891:891:891))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1109:1109:1109))
        (PORT datab (1145:1145:1145) (1145:1145:1145))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (1143:1143:1143) (1143:1143:1143))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (1394:1394:1394) (1394:1394:1394))
        (PORT datac (1097:1097:1097) (1097:1097:1097))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (422:422:422))
        (PORT datac (1911:1911:1911) (1911:1911:1911))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2027:2027:2027) (2027:2027:2027))
        (PORT datac (2001:2001:2001) (2001:2001:2001))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (1673:1673:1673) (1673:1673:1673))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2027:2027:2027) (2027:2027:2027))
        (PORT datac (1763:1763:1763) (1763:1763:1763))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datac (1233:1233:1233) (1233:1233:1233))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2027:2027:2027) (2027:2027:2027))
        (PORT datac (1323:1323:1323) (1323:1323:1323))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datac (1151:1151:1151) (1151:1151:1151))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2027:2027:2027) (2027:2027:2027))
        (PORT datac (1241:1241:1241) (1241:1241:1241))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1171:1171:1171) (1171:1171:1171))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|line_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2027:2027:2027) (2027:2027:2027))
        (PORT datac (1261:1261:1261) (1261:1261:1261))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (945:945:945))
        (PORT datad (949:949:949) (949:949:949))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (918:918:918) (918:918:918))
        (PORT datac (945:945:945) (945:945:945))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (1072:1072:1072) (1072:1072:1072))
        (PORT datac (676:676:676) (676:676:676))
        (PORT datad (1391:1391:1391) (1391:1391:1391))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SIMPLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1103:1103:1103))
        (PORT datad (1065:1065:1065) (1065:1065:1065))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_CARRIAGE_RETURN\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (878:878:878) (878:878:878))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_CARRIAGE_RETURN\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr9\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1483:1483:1483))
        (PORT datab (1192:1192:1192) (1192:1192:1192))
        (PORT datac (1354:1354:1354) (1354:1354:1354))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (582:582:582))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (1277:1277:1277) (1277:1277:1277))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2214:2214:2214) (2214:2214:2214))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1755:1755:1755))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (544:544:544) (544:544:544))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1480:1480:1480) (1480:1480:1480))
        (PORT datac (979:979:979) (979:979:979))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1069:1069:1069) (1069:1069:1069))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datab (429:429:429) (429:429:429))
        (PORT datac (1213:1213:1213) (1213:1213:1213))
        (PORT datad (917:917:917) (917:917:917))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (1478:1478:1478) (1478:1478:1478))
        (PORT datac (975:975:975) (975:975:975))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_save\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1065:1065:1065) (1065:1065:1065))
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (2410:2410:2410) (2410:2410:2410))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (1214:1214:1214) (1214:1214:1214))
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|column_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (PORT ena (1082:1082:1082) (1082:1082:1082))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (960:960:960) (960:960:960))
        (PORT datac (985:985:985) (985:985:985))
        (PORT datad (943:943:943) (943:943:943))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Equal8\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (592:592:592))
        (PORT datab (714:714:714) (714:714:714))
        (PORT datac (961:961:961) (961:961:961))
        (PORT datad (353:353:353) (353:353:353))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (353:353:353))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (1493:1493:1493) (1493:1493:1493))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_CLEAR_LINE_LOOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3817:3817:3817) (3817:3817:3817))
        (PORT clk (2141:2141:2141) (2141:2141:2141))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1185:1185:1185))
        (PORT datab (1173:1173:1173) (1173:1173:1173))
        (PORT datac (1203:1203:1203) (1203:1203:1203))
        (PORT datad (463:463:463) (463:463:463))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (389:389:389))
        (PORT datab (371:371:371) (371:371:371))
        (PORT datac (377:377:377) (377:377:377))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_IDLE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1147:1147:1147) (1147:1147:1147))
        (PORT datad (1194:1194:1194) (1194:1194:1194))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1237:1237:1237) (1237:1237:1237))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (956:956:956))
        (PORT datab (625:625:625) (625:625:625))
        (PORT datac (397:397:397) (397:397:397))
        (PORT datad (627:627:627) (627:627:627))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (1402:1402:1402) (1402:1402:1402))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_NEW_LINE_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (613:613:613))
        (PORT datab (1181:1181:1181) (1181:1181:1181))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (1184:1184:1184) (1184:1184:1184))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1370:1370:1370))
        (PORT datab (964:964:964) (964:964:964))
        (PORT datac (939:939:939) (939:939:939))
        (PORT datad (887:887:887) (887:887:887))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|ack\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (683:683:683))
        (PORT datac (969:969:969) (969:969:969))
        (PORT datad (874:874:874) (874:874:874))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_WAIT_REQ_RELEASE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector37\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (994:994:994))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (997:997:997) (997:997:997))
        (PORT datad (442:442:442) (442:442:442))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector35\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (995:995:995) (995:995:995))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector36\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (977:977:977) (977:977:977))
        (PORT datac (457:457:457) (457:457:457))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector38\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (980:980:980) (980:980:980))
        (PORT datac (461:461:461) (461:461:461))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (379:379:379) (379:379:379))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1822:1822:1822) (1822:1822:1822))
        (PORT datac (469:469:469) (469:469:469))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (374:374:374) (374:374:374))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1822:1822:1822) (1822:1822:1822))
        (PORT datac (464:464:464) (464:464:464))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datac (543:543:543) (543:543:543))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1822:1822:1822) (1822:1822:1822))
        (PORT datac (633:633:633) (633:633:633))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (547:547:547) (547:547:547))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1822:1822:1822) (1822:1822:1822))
        (PORT datac (637:637:637) (637:637:637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (547:547:547) (547:547:547))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|scroll_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1822:1822:1822) (1822:1822:1822))
        (PORT datac (637:637:637) (637:637:637))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|Selector10\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (391:391:391))
        (PORT datab (456:456:456) (456:456:456))
        (PORT datac (1078:1078:1078) (1078:1078:1078))
        (PORT datad (384:384:384) (384:384:384))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1144:1144:1144))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (1004:1004:1004) (1004:1004:1004))
        (PORT datad (1153:1153:1153) (1153:1153:1153))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|LessThan2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (984:984:984) (984:984:984))
        (PORT datac (1018:1018:1018) (1018:1018:1018))
        (PORT datad (999:999:999) (999:999:999))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1139:1139:1139))
        (PORT datab (566:566:566) (566:566:566))
        (PORT datac (1001:1001:1001) (1001:1001:1001))
        (PORT datad (1154:1154:1154) (1154:1154:1154))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SCROLL_TOP\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (PORT ena (1810:1810:1810) (1810:1810:1810))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state_next\~22\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (433:433:433))
        (PORT datad (420:420:420) (420:420:420))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|ack_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|Selector1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (629:629:629) (629:629:629))
        (PORT datac (575:575:575) (575:575:575))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (630:630:630))
        (PORT datab (356:356:356) (356:356:356))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|sync_state\.STATE_WAIT_ACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1411:1411:1411) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sys\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1501:1501:1501) (1501:1501:1501))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2453:2453:2453) (2453:2453:2453))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_req_sync\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (541:541:541) (541:541:541))
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (943:943:943) (943:943:943))
        (PORT datac (1100:1100:1100) (1100:1100:1100))
        (PORT datad (1399:1399:1399) (1399:1399:1399))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CHAR_NEW_LINE_AND_CARRIAGE_RETURN_SCROLL\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (675:675:675))
        (PORT datac (746:746:746) (746:746:746))
        (PORT datad (1211:1211:1211) (1211:1211:1211))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (961:961:961) (961:961:961))
        (PORT datac (1082:1082:1082) (1082:1082:1082))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|Selector7\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (967:967:967) (967:967:967))
        (PORT datac (1088:1088:1088) (1088:1088:1088))
        (PORT datad (1075:1075:1075) (1075:1075:1075))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\input_inst\|ascii\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (578:578:578))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (975:975:975) (975:975:975))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\input_inst\|ascii\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2070:2070:2070) (2070:2070:2070))
        (PORT datac (1065:1065:1065) (1065:1065:1065))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2418:2418:2418) (2418:2418:2418))
        (PORT ena (1843:1843:1843) (1843:1843:1843))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (558:558:558))
        (PORT datab (1279:1279:1279) (1279:1279:1279))
        (PORT datac (1279:1279:1279) (1279:1279:1279))
        (PORT datad (1080:1080:1080) (1080:1080:1080))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2565:2565:2565) (2565:2565:2565))
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2466:2466:2466) (2466:2466:2466))
        (PORT ena (6069:6069:6069) (6069:6069:6069))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1102:1102:1102))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (PORT datac (1425:1425:1425) (1425:1425:1425))
        (PORT datad (1063:1063:1063) (1063:1063:1063))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1515:1515:1515) (1515:1515:1515))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1740:1740:1740) (1740:1740:1740))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_BLINK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1452:1452:1452) (1452:1452:1452))
        (PORT datad (1172:1172:1172) (1172:1172:1172))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_BLINK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_OFF\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datac (1449:1449:1449) (1449:1449:1449))
        (PORT datad (1172:1172:1172) (1172:1172:1172))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_OFF\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_ON\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1183:1183:1183))
        (PORT datac (1450:1450:1450) (1450:1450:1450))
        (PORT datad (1171:1171:1171) (1171:1171:1171))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_STATE_ON\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_ON\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_ON\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_BLINK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (452:452:452))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_state_int\.CURSOR_BLINK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (453:453:453))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (427:427:427))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (430:430:430))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1152:1152:1152) (1152:1152:1152))
        (PORT aclr (3724:3724:3724) (3724:3724:3724))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (423:423:423))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (419:419:419))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[8\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[9\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[10\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[11\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (420:420:420))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[12\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (424:424:424))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[13\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (436:436:436))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (426:426:426))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout (533:533:533) (533:533:533))
        (IOPATH cin cout (155:155:155) (155:155:155))
        (IOPATH cin0 cout (219:219:219) (219:219:219))
        (IOPATH cin1 cout (205:205:205) (205:205:205))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[16\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1850:1850:1850) (1850:1850:1850))
        (PORT aclr (3718:3718:3718) (3718:3718:3718))
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (431:431:431) (431:431:431))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[17\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (609:609:609))
        (PORT datab (602:602:602) (602:602:602))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1138:1138:1138) (1138:1138:1138))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (614:614:614))
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (594:594:594) (594:594:594))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (350:350:350) (350:350:350))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[18\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[19\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[20\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (628:628:628) (628:628:628))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH cin cout (110:110:110) (110:110:110))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[21\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[22\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[23\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (442:442:442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|cnt\[24\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1871:1871:1871) (1871:1871:1871))
        (PORT aclr (3710:3710:3710) (3710:3710:3710))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1095:1095:1095) (1095:1095:1095))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (607:607:607))
        (PORT datab (587:587:587) (587:587:587))
        (PORT datac (916:916:916) (916:916:916))
        (PORT datad (607:607:607) (607:607:607))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1057:1057:1057))
        (PORT datab (603:603:603) (603:603:603))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (342:342:342) (342:342:342))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|LessThan0\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (376:376:376))
        (PORT datab (1114:1114:1114) (1114:1114:1114))
        (PORT datac (1133:1133:1133) (1133:1133:1133))
        (PORT datad (1055:1055:1055) (1055:1055:1055))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datac (665:665:665) (665:665:665))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|blink_interval_inst\|active_int\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3701:3701:3701) (3701:3701:3701))
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datad (2459:2459:2459) (2459:2459:2459))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector24\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1487:1487:1487) (1487:1487:1487))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector25\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1490:1490:1490))
        (PORT datac (468:468:468) (468:468:468))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector26\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1483:1483:1483) (1483:1483:1483))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector27\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1491:1491:1491))
        (PORT datac (473:473:473) (473:473:473))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (385:385:385) (385:385:385))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2332:2332:2332) (2332:2332:2332))
        (PORT datac (475:475:475) (475:475:475))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (378:378:378) (378:378:378))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2332:2332:2332) (2332:2332:2332))
        (PORT datac (468:468:468) (468:468:468))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datac (544:544:544) (544:544:544))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2332:2332:2332) (2332:2332:2332))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (454:454:454))
        (PORT datac (550:550:550) (550:550:550))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2332:2332:2332) (2332:2332:2332))
        (PORT datac (640:640:640) (640:640:640))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (1119:1119:1119) (1119:1119:1119))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1402:1402:1402))
        (PORT datab (969:969:969) (969:969:969))
        (PORT datac (1201:1201:1201) (1201:1201:1201))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1150:1150:1150) (1150:1150:1150))
        (PORT datab (1007:1007:1007) (1007:1007:1007))
        (PORT datac (992:992:992) (992:992:992))
        (PORT datad (1160:1160:1160) (1160:1160:1160))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (626:626:626))
        (PORT datab (1093:1093:1093) (1093:1093:1093))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (372:372:372) (372:372:372))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~7\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (1467:1467:1467) (1467:1467:1467))
        (PORT datad (1445:1445:1445) (1445:1445:1445))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (657:657:657))
        (PORT datab (653:653:653) (653:653:653))
        (PORT datac (1140:1140:1140) (1140:1140:1140))
        (PORT datad (1493:1493:1493) (1493:1493:1493))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|h_sm_next_state\~8\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (369:369:369))
        (PORT datab (826:826:826) (826:826:826))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (359:359:359) (359:359:359))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector13\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (497:497:497))
        (PORT datab (584:584:584) (584:584:584))
        (PORT datac (873:873:873) (873:873:873))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (365:365:365))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (1834:1834:1834) (1834:1834:1834))
        (PORT datad (1742:1742:1742) (1742:1742:1742))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3814:3814:3814) (3814:3814:3814))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (448:448:448))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (377:377:377))
        (PORT datab (1819:1819:1819) (1819:1819:1819))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (1741:1741:1741) (1741:1741:1741))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3814:3814:3814) (3814:3814:3814))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (1123:1123:1123) (1123:1123:1123))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (943:943:943))
        (PORT datab (1104:1104:1104) (1104:1104:1104))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (949:949:949))
        (PORT datab (1344:1344:1344) (1344:1344:1344))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~25\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (964:964:964))
        (PORT datab (1118:1118:1118) (1118:1118:1118))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (578:578:578) (578:578:578))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add2\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan1\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (566:566:566))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (364:364:364) (364:364:364))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (356:356:356))
        (PORT datab (568:568:568) (568:568:568))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (537:537:537))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (558:558:558) (558:558:558))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add3\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (556:556:556) (556:556:556))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram\.raddr_a\[7\]\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (669:669:669))
        (PORT datab (988:988:988) (988:988:988))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (606:606:606) (606:606:606))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (671:671:671))
        (PORT datab (993:993:993) (993:993:993))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (973:973:973))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout (551:551:551) (551:551:551))
        (IOPATH datab cout (460:460:460) (460:460:460))
        (IOPATH cin0 cout (135:135:135) (135:135:135))
        (IOPATH cin1 cout (123:123:123) (123:123:123))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (1006:1006:1006))
        (PORT datab (609:609:609) (609:609:609))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (472:472:472) (472:472:472))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1079:1079:1079) (1079:1079:1079))
        (PORT datad (1062:1062:1062) (1062:1062:1062))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|LessThan0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1085:1085:1085))
        (PORT datab (1077:1077:1077) (1077:1077:1077))
        (PORT datac (1064:1064:1064) (1064:1064:1064))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (354:354:354))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1074:1074:1074))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~10\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1087:1087:1087))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|Add1\~15\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1086:1086:1086) (1086:1086:1086))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (2102:2102:2102))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3438:3438:3438))
        (PORT d[1] (3818:3818:3818) (3818:3818:3818))
        (PORT d[2] (2476:2476:2476) (2476:2476:2476))
        (PORT d[3] (2460:2460:2460) (2460:2460:2460))
        (PORT d[4] (2329:2329:2329) (2329:2329:2329))
        (PORT d[5] (2715:2715:2715) (2715:2715:2715))
        (PORT d[6] (3003:3003:3003) (3003:3003:3003))
        (PORT d[7] (3875:3875:3875) (3875:3875:3875))
        (PORT d[8] (2330:2330:2330) (2330:2330:2330))
        (PORT d[9] (3319:3319:3319) (3319:3319:3319))
        (PORT d[10] (3058:3058:3058) (3058:3058:3058))
        (PORT d[11] (2409:2409:2409) (2409:2409:2409))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2410:2410:2410))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2553:2553:2553))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2339:2339:2339))
        (PORT d[1] (2218:2218:2218) (2218:2218:2218))
        (PORT d[2] (2320:2320:2320) (2320:2320:2320))
        (PORT d[3] (2395:2395:2395) (2395:2395:2395))
        (PORT d[4] (2132:2132:2132) (2132:2132:2132))
        (PORT d[5] (2773:2773:2773) (2773:2773:2773))
        (PORT d[6] (2831:2831:2831) (2831:2831:2831))
        (PORT d[7] (2164:2164:2164) (2164:2164:2164))
        (PORT d[8] (2707:2707:2707) (2707:2707:2707))
        (PORT d[9] (2794:2794:2794) (2794:2794:2794))
        (PORT d[10] (2725:2725:2725) (2725:2725:2725))
        (PORT d[11] (2106:2106:2106) (2106:2106:2106))
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2085:2085:2085) (2085:2085:2085))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2552:2552:2552) (2552:2552:2552))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[1\]\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1105:1105:1105))
        (PORT datab (1437:1437:1437) (1437:1437:1437))
        (PORT datac (1388:1388:1388) (1388:1388:1388))
        (PORT datad (1067:1067:1067) (1067:1067:1067))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2030:2030:2030))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3922:3922:3922))
        (PORT d[1] (3793:3793:3793) (3793:3793:3793))
        (PORT d[2] (2428:2428:2428) (2428:2428:2428))
        (PORT d[3] (2414:2414:2414) (2414:2414:2414))
        (PORT d[4] (2293:2293:2293) (2293:2293:2293))
        (PORT d[5] (2658:2658:2658) (2658:2658:2658))
        (PORT d[6] (3194:3194:3194) (3194:3194:3194))
        (PORT d[7] (5167:5167:5167) (5167:5167:5167))
        (PORT d[8] (2084:2084:2084) (2084:2084:2084))
        (PORT d[9] (1700:1700:1700) (1700:1700:1700))
        (PORT d[10] (2090:2090:2090) (2090:2090:2090))
        (PORT d[11] (3068:3068:3068) (3068:3068:3068))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2362:2362:2362))
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2571:2571:2571))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1891:1891:1891))
        (PORT d[1] (3101:3101:3101) (3101:3101:3101))
        (PORT d[2] (1847:1847:1847) (1847:1847:1847))
        (PORT d[3] (3264:3264:3264) (3264:3264:3264))
        (PORT d[4] (1793:1793:1793) (1793:1793:1793))
        (PORT d[5] (2764:2764:2764) (2764:2764:2764))
        (PORT d[6] (1683:1683:1683) (1683:1683:1683))
        (PORT d[7] (3024:3024:3024) (3024:3024:3024))
        (PORT d[8] (2771:2771:2771) (2771:2771:2771))
        (PORT d[9] (2857:2857:2857) (2857:2857:2857))
        (PORT d[10] (2758:2758:2758) (2758:2758:2758))
        (PORT d[11] (2627:2627:2627) (2627:2627:2627))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[2\]\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1093:1093:1093))
        (PORT datab (1436:1436:1436) (1436:1436:1436))
        (PORT datac (1514:1514:1514) (1514:1514:1514))
        (PORT datad (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1572:1572:1572))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3949:3949:3949) (3949:3949:3949))
        (PORT d[1] (3835:3835:3835) (3835:3835:3835))
        (PORT d[2] (2396:2396:2396) (2396:2396:2396))
        (PORT d[3] (2380:2380:2380) (2380:2380:2380))
        (PORT d[4] (2248:2248:2248) (2248:2248:2248))
        (PORT d[5] (2615:2615:2615) (2615:2615:2615))
        (PORT d[6] (3207:3207:3207) (3207:3207:3207))
        (PORT d[7] (4419:4419:4419) (4419:4419:4419))
        (PORT d[8] (3701:3701:3701) (3701:3701:3701))
        (PORT d[9] (2288:2288:2288) (2288:2288:2288))
        (PORT d[10] (2540:2540:2540) (2540:2540:2540))
        (PORT d[11] (3073:3073:3073) (3073:3073:3073))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (1883:1883:1883))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2111:2111:2111) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2578:2578:2578) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3195:3195:3195))
        (PORT d[1] (3129:3129:3129) (3129:3129:3129))
        (PORT d[2] (2647:2647:2647) (2647:2647:2647))
        (PORT d[3] (3263:3263:3263) (3263:3263:3263))
        (PORT d[4] (2216:2216:2216) (2216:2216:2216))
        (PORT d[5] (2250:2250:2250) (2250:2250:2250))
        (PORT d[6] (2744:2744:2744) (2744:2744:2744))
        (PORT d[7] (3022:3022:3022) (3022:3022:3022))
        (PORT d[8] (2791:2791:2791) (2791:2791:2791))
        (PORT d[9] (2873:2873:2873) (2873:2873:2873))
        (PORT d[10] (2795:2795:2795) (2795:2795:2795))
        (PORT d[11] (2643:2643:2643) (2643:2643:2643))
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2110:2110:2110) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2577:2577:2577) (2577:2577:2577))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|data\[3\]\~5\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1103:1103:1103))
        (PORT datab (1436:1436:1436) (1436:1436:1436))
        (PORT datac (1377:1377:1377) (1377:1377:1377))
        (PORT datad (1066:1066:1066) (1066:1066:1066))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2051:2051:2051))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3450:3450:3450))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (2488:2488:2488) (2488:2488:2488))
        (PORT d[3] (2431:2431:2431) (2431:2431:2431))
        (PORT d[4] (2322:2322:2322) (2322:2322:2322))
        (PORT d[5] (2673:2673:2673) (2673:2673:2673))
        (PORT d[6] (3197:3197:3197) (3197:3197:3197))
        (PORT d[7] (4302:4302:4302) (4302:4302:4302))
        (PORT d[8] (2298:2298:2298) (2298:2298:2298))
        (PORT d[9] (2440:2440:2440) (2440:2440:2440))
        (PORT d[10] (3041:3041:3041) (3041:3041:3041))
        (PORT d[11] (3026:3026:3026) (3026:3026:3026))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2433:2433:2433))
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2096:2096:2096) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2563:2563:2563) (2563:2563:2563))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3144:3144:3144))
        (PORT d[1] (2206:2206:2206) (2206:2206:2206))
        (PORT d[2] (2277:2277:2277) (2277:2277:2277))
        (PORT d[3] (3218:3218:3218) (3218:3218:3218))
        (PORT d[4] (2206:2206:2206) (2206:2206:2206))
        (PORT d[5] (2598:2598:2598) (2598:2598:2598))
        (PORT d[6] (2822:2822:2822) (2822:2822:2822))
        (PORT d[7] (2978:2978:2978) (2978:2978:2978))
        (PORT d[8] (2728:2728:2728) (2728:2728:2728))
        (PORT d[9] (2839:2839:2839) (2839:2839:2839))
        (PORT d[10] (2552:2552:2552) (2552:2552:2552))
        (PORT d[11] (2591:2591:2591) (2591:2591:2591))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2071:2071:2071) (2071:2071:2071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2129:2129:2129))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2826:2826:2826))
        (PORT d[1] (3830:3830:3830) (3830:3830:3830))
        (PORT d[2] (2962:2962:2962) (2962:2962:2962))
        (PORT d[3] (2907:2907:2907) (2907:2907:2907))
        (PORT d[4] (2347:2347:2347) (2347:2347:2347))
        (PORT d[5] (2700:2700:2700) (2700:2700:2700))
        (PORT d[6] (2835:2835:2835) (2835:2835:2835))
        (PORT d[7] (4386:4386:4386) (4386:4386:4386))
        (PORT d[8] (2365:2365:2365) (2365:2365:2365))
        (PORT d[9] (2557:2557:2557) (2557:2557:2557))
        (PORT d[10] (3071:3071:3071) (3071:3071:3071))
        (PORT d[11] (2434:2434:2434) (2434:2434:2434))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2426:2426:2426))
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2075:2075:2075) (2075:2075:2075))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2542:2542:2542))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2726:2726:2726))
        (PORT d[1] (2485:2485:2485) (2485:2485:2485))
        (PORT d[2] (2335:2335:2335) (2335:2335:2335))
        (PORT d[3] (2136:2136:2136) (2136:2136:2136))
        (PORT d[4] (2098:2098:2098) (2098:2098:2098))
        (PORT d[5] (2816:2816:2816) (2816:2816:2816))
        (PORT d[6] (2852:2852:2852) (2852:2852:2852))
        (PORT d[7] (2080:2080:2080) (2080:2080:2080))
        (PORT d[8] (2107:2107:2107) (2107:2107:2107))
        (PORT d[9] (2778:2778:2778) (2778:2778:2778))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (2579:2579:2579) (2579:2579:2579))
        (PORT clk (2074:2074:2074) (2074:2074:2074))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2050:2050:2050) (2050:2050:2050))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2074:2074:2074) (2074:2074:2074))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2541:2541:2541))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1583:1583:1583))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3963:3963:3963))
        (PORT d[1] (3832:3832:3832) (3832:3832:3832))
        (PORT d[2] (1917:1917:1917) (1917:1917:1917))
        (PORT d[3] (1912:1912:1912) (1912:1912:1912))
        (PORT d[4] (1740:1740:1740) (1740:1740:1740))
        (PORT d[5] (1762:1762:1762) (1762:1762:1762))
        (PORT d[6] (3855:3855:3855) (3855:3855:3855))
        (PORT d[7] (4386:4386:4386) (4386:4386:4386))
        (PORT d[8] (3275:3275:3275) (3275:3275:3275))
        (PORT d[9] (2327:2327:2327) (2327:2327:2327))
        (PORT d[10] (2986:2986:2986) (2986:2986:2986))
        (PORT d[11] (3097:3097:3097) (3097:3097:3097))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3244:3244:3244) (3244:3244:3244))
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2116:2116:2116) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2583:2583:2583))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3210:3210:3210))
        (PORT d[1] (3138:3138:3138) (3138:3138:3138))
        (PORT d[2] (2674:2674:2674) (2674:2674:2674))
        (PORT d[3] (3273:3273:3273) (3273:3273:3273))
        (PORT d[4] (2244:2244:2244) (2244:2244:2244))
        (PORT d[5] (2297:2297:2297) (2297:2297:2297))
        (PORT d[6] (2184:2184:2184) (2184:2184:2184))
        (PORT d[7] (3025:3025:3025) (3025:3025:3025))
        (PORT d[8] (2790:2790:2790) (2790:2790:2790))
        (PORT d[9] (2865:2865:2865) (2865:2865:2865))
        (PORT d[10] (2791:2791:2791) (2791:2791:2791))
        (PORT d[11] (2654:2654:2654) (2654:2654:2654))
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2091:2091:2091) (2091:2091:2091))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2115:2115:2115) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2582:2582:2582) (2582:2582:2582))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2109:2109:2109))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2847:2847:2847))
        (PORT d[1] (3845:3845:3845) (3845:3845:3845))
        (PORT d[2] (2972:2972:2972) (2972:2972:2972))
        (PORT d[3] (2931:2931:2931) (2931:2931:2931))
        (PORT d[4] (2360:2360:2360) (2360:2360:2360))
        (PORT d[5] (2713:2713:2713) (2713:2713:2713))
        (PORT d[6] (2863:2863:2863) (2863:2863:2863))
        (PORT d[7] (4439:4439:4439) (4439:4439:4439))
        (PORT d[8] (2699:2699:2699) (2699:2699:2699))
        (PORT d[9] (2534:2534:2534) (2534:2534:2534))
        (PORT d[10] (3517:3517:3517) (3517:3517:3517))
        (PORT d[11] (2475:2475:2475) (2475:2475:2475))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2530:2530:2530))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2756:2756:2756))
        (PORT d[1] (2495:2495:2495) (2495:2495:2495))
        (PORT d[2] (2381:2381:2381) (2381:2381:2381))
        (PORT d[3] (2392:2392:2392) (2392:2392:2392))
        (PORT d[4] (2154:2154:2154) (2154:2154:2154))
        (PORT d[5] (2831:2831:2831) (2831:2831:2831))
        (PORT d[6] (2866:2866:2866) (2866:2866:2866))
        (PORT d[7] (2560:2560:2560) (2560:2560:2560))
        (PORT d[8] (2179:2179:2179) (2179:2179:2179))
        (PORT d[9] (2735:2735:2735) (2735:2735:2735))
        (PORT d[10] (2788:2788:2788) (2788:2788:2788))
        (PORT d[11] (2604:2604:2604) (2604:2604:2604))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2038:2038:2038) (2038:2038:2038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (956:956:956))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2897:2897:2897))
        (PORT d[1] (3864:3864:3864) (3864:3864:3864))
        (PORT d[2] (2925:2925:2925) (2925:2925:2925))
        (PORT d[3] (2940:2940:2940) (2940:2940:2940))
        (PORT d[4] (2366:2366:2366) (2366:2366:2366))
        (PORT d[5] (2734:2734:2734) (2734:2734:2734))
        (PORT d[6] (2880:2880:2880) (2880:2880:2880))
        (PORT d[7] (4465:4465:4465) (4465:4465:4465))
        (PORT d[8] (2551:2551:2551) (2551:2551:2551))
        (PORT d[9] (3061:3061:3061) (3061:3061:3061))
        (PORT d[10] (3523:3523:3523) (3523:3523:3523))
        (PORT d[11] (2987:2987:2987) (2987:2987:2987))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2917:2917:2917))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3186:3186:3186))
        (PORT d[1] (2638:2638:2638) (2638:2638:2638))
        (PORT d[2] (3170:3170:3170) (3170:3170:3170))
        (PORT d[3] (2165:2165:2165) (2165:2165:2165))
        (PORT d[4] (2136:2136:2136) (2136:2136:2136))
        (PORT d[5] (2839:2839:2839) (2839:2839:2839))
        (PORT d[6] (2872:2872:2872) (2872:2872:2872))
        (PORT d[7] (2581:2581:2581) (2581:2581:2581))
        (PORT d[8] (2156:2156:2156) (2156:2156:2156))
        (PORT d[9] (2142:2142:2142) (2142:2142:2142))
        (PORT d[10] (2782:2782:2782) (2782:2782:2782))
        (PORT d[11] (2597:2597:2597) (2597:2597:2597))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (1860:1860:1860))
        (PORT d[1] (1824:1824:1824) (1824:1824:1824))
        (PORT d[2] (1934:1934:1934) (1934:1934:1934))
        (PORT d[3] (1915:1915:1915) (1915:1915:1915))
        (PORT d[4] (2575:2575:2575) (2575:2575:2575))
        (PORT d[5] (2554:2554:2554) (2554:2554:2554))
        (PORT d[6] (3355:3355:3355) (3355:3355:3355))
        (PORT d[7] (2536:2536:2536) (2536:2536:2536))
        (PORT d[8] (2641:2641:2641) (2641:2641:2641))
        (PORT d[9] (2446:2446:2446) (2446:2446:2446))
        (PORT d[10] (3448:3448:3448) (3448:3448:3448))
        (PORT d[11] (2731:2731:2731) (2731:2731:2731))
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2156:2156:2156))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2623:2623:2623) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1887:1887:1887))
        (PORT d[1] (1851:1851:1851) (1851:1851:1851))
        (PORT d[2] (1962:1962:1962) (1962:1962:1962))
        (PORT d[3] (1936:1936:1936) (1936:1936:1936))
        (PORT d[4] (2585:2585:2585) (2585:2585:2585))
        (PORT d[5] (2582:2582:2582) (2582:2582:2582))
        (PORT d[6] (3360:3360:3360) (3360:3360:3360))
        (PORT d[7] (2533:2533:2533) (2533:2533:2533))
        (PORT d[8] (2523:2523:2523) (2523:2523:2523))
        (PORT d[9] (2206:2206:2206) (2206:2206:2206))
        (PORT d[10] (2713:2713:2713) (2713:2713:2713))
        (PORT d[11] (3175:3175:3175) (3175:3175:3175))
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2628:2628:2628))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (585:585:585) (585:585:585))
        (PORT datac (1107:1107:1107) (1107:1107:1107))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datac (875:875:875) (875:875:875))
        (PORT datad (857:857:857) (857:857:857))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (386:386:386))
        (PORT datab (359:359:359) (359:359:359))
        (PORT datac (1105:1105:1105) (1105:1105:1105))
        (PORT datad (606:606:606) (606:606:606))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr5\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1081:1081:1081))
        (PORT datab (1142:1142:1142) (1142:1142:1142))
        (PORT datac (571:571:571) (571:571:571))
        (PORT datad (1146:1146:1146) (1146:1146:1146))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector6\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (360:360:360))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (586:586:586) (586:586:586))
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2375:2375:2375) (2375:2375:2375))
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (PORT datad (1076:1076:1076) (1076:1076:1076))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1172:1172:1172) (1172:1172:1172))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2299:2299:2299) (2299:2299:2299))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1393:1393:1393))
        (PORT d[1] (1373:1373:1373) (1373:1373:1373))
        (PORT d[2] (1465:1465:1465) (1465:1465:1465))
        (PORT d[3] (1430:1430:1430) (1430:1430:1430))
        (PORT d[4] (2561:2561:2561) (2561:2561:2561))
        (PORT d[5] (2350:2350:2350) (2350:2350:2350))
        (PORT d[6] (3340:3340:3340) (3340:3340:3340))
        (PORT d[7] (2526:2526:2526) (2526:2526:2526))
        (PORT d[8] (2646:2646:2646) (2646:2646:2646))
        (PORT d[9] (2488:2488:2488) (2488:2488:2488))
        (PORT d[10] (2662:2662:2662) (2662:2662:2662))
        (PORT d[11] (3974:3974:3974) (3974:3974:3974))
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2616:2616:2616) (2616:2616:2616))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1921:1921:1921))
        (PORT d[1] (1825:1825:1825) (1825:1825:1825))
        (PORT d[2] (1969:1969:1969) (1969:1969:1969))
        (PORT d[3] (1887:1887:1887) (1887:1887:1887))
        (PORT d[4] (2353:2353:2353) (2353:2353:2353))
        (PORT d[5] (2599:2599:2599) (2599:2599:2599))
        (PORT d[6] (3296:3296:3296) (3296:3296:3296))
        (PORT d[7] (2446:2446:2446) (2446:2446:2446))
        (PORT d[8] (2603:2603:2603) (2603:2603:2603))
        (PORT d[9] (2558:2558:2558) (2558:2558:2558))
        (PORT d[10] (2603:2603:2603) (2603:2603:2603))
        (PORT d[11] (4050:4050:4050) (4050:4050:4050))
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2600:2600:2600) (2600:2600:2600))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2328:2328:2328) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2418:2418:2418) (2418:2418:2418))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (971:971:971))
        (PORT datab (613:613:613) (613:613:613))
        (PORT datac (2119:2119:2119) (2119:2119:2119))
        (PORT datad (418:418:418) (418:418:418))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2209:2209:2209) (2209:2209:2209))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2371:2371:2371))
        (PORT d[1] (2289:2289:2289) (2289:2289:2289))
        (PORT d[2] (2033:2033:2033) (2033:2033:2033))
        (PORT d[3] (1952:1952:1952) (1952:1952:1952))
        (PORT d[4] (2801:2801:2801) (2801:2801:2801))
        (PORT d[5] (2737:2737:2737) (2737:2737:2737))
        (PORT d[6] (2739:2739:2739) (2739:2739:2739))
        (PORT d[7] (2501:2501:2501) (2501:2501:2501))
        (PORT d[8] (2556:2556:2556) (2556:2556:2556))
        (PORT d[9] (2578:2578:2578) (2578:2578:2578))
        (PORT d[10] (2554:2554:2554) (2554:2554:2554))
        (PORT d[11] (4086:4086:4086) (4086:4086:4086))
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2095:2095:2095) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2562:2562:2562) (2562:2562:2562))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Add0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (612:612:612))
        (PORT datac (927:927:927) (927:927:927))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (346:346:346) (346:346:346))
        (PORT datac (2401:2401:2401) (2401:2401:2401))
        (PORT datad (358:358:358) (358:358:358))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2491:2491:2491) (2491:2491:2491))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2378:2378:2378) (2378:2378:2378))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (610:610:610) (610:610:610))
        (PORT datac (1923:1923:1923) (1923:1923:1923))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2013:2013:2013) (2013:2013:2013))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1953:1953:1953))
        (PORT d[1] (1848:1848:1848) (1848:1848:1848))
        (PORT d[2] (2014:2014:2014) (2014:2014:2014))
        (PORT d[3] (1909:1909:1909) (1909:1909:1909))
        (PORT d[4] (2806:2806:2806) (2806:2806:2806))
        (PORT d[5] (2605:2605:2605) (2605:2605:2605))
        (PORT d[6] (3238:3238:3238) (3238:3238:3238))
        (PORT d[7] (2491:2491:2491) (2491:2491:2491))
        (PORT d[8] (2535:2535:2535) (2535:2535:2535))
        (PORT d[9] (2589:2589:2589) (2589:2589:2589))
        (PORT d[10] (2094:2094:2094) (2094:2094:2094))
        (PORT d[11] (4081:4081:4081) (4081:4081:4081))
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2109:2109:2109) (2109:2109:2109))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2576:2576:2576) (2576:2576:2576))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1889:1889:1889))
        (PORT d[1] (1798:1798:1798) (1798:1798:1798))
        (PORT d[2] (1931:1931:1931) (1931:1931:1931))
        (PORT d[3] (1861:1861:1861) (1861:1861:1861))
        (PORT d[4] (2531:2531:2531) (2531:2531:2531))
        (PORT d[5] (2554:2554:2554) (2554:2554:2554))
        (PORT d[6] (3322:3322:3322) (3322:3322:3322))
        (PORT d[7] (2021:2021:2021) (2021:2021:2021))
        (PORT d[8] (2616:2616:2616) (2616:2616:2616))
        (PORT d[9] (2534:2534:2534) (2534:2534:2534))
        (PORT d[10] (2619:2619:2619) (2619:2619:2619))
        (PORT d[11] (4022:4022:4022) (4022:4022:4022))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2607:2607:2607) (2607:2607:2607))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2323:2323:2323) (2323:2323:2323))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (370:370:370))
        (PORT datab (342:342:342) (342:342:342))
        (PORT datac (2443:2443:2443) (2443:2443:2443))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_char\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2533:2533:2533) (2533:2533:2533))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (495:495:495))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Mux0\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (544:544:544))
        (PORT datab (544:544:544) (544:544:544))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (445:445:445) (445:445:445))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (1876:1876:1876) (1876:1876:1876))
        (PORT datac (394:394:394) (394:394:394))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector9\~4\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (372:372:372))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datad (437:437:437) (437:437:437))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (374:374:374))
        (PORT datab (1878:1878:1878) (1878:1878:1878))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (567:567:567) (567:567:567))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_FG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector13\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1139:1139:1139) (1139:1139:1139))
        (PORT datad (1150:1150:1150) (1150:1150:1150))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (866:866:866))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (387:387:387) (387:387:387))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1125:1125:1125))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.PIXEL_CURSOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (445:445:445))
        (PORT datad (605:605:605) (605:605:605))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (496:496:496))
        (PORT datab (1062:1062:1062) (1062:1062:1062))
        (PORT datac (1105:1105:1105) (1105:1105:1105))
        (PORT datad (366:366:366) (366:366:366))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector2\~3\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (364:364:364))
        (PORT datab (1039:1039:1039) (1039:1039:1039))
        (PORT datac (1066:1066:1066) (1066:1066:1066))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (366:366:366))
        (PORT datab (362:362:362) (362:362:362))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (381:381:381) (381:381:381))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1178:1178:1178))
        (PORT datab (649:649:649) (649:649:649))
        (PORT datac (456:456:456) (456:456:456))
        (PORT datad (368:368:368) (368:368:368))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal6\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1124:1124:1124))
        (PORT datab (1049:1049:1049) (1049:1049:1049))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (440:440:440))
        (PORT datab (1057:1057:1057) (1057:1057:1057))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (377:377:377) (377:377:377))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_LAST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (375:375:375))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (1442:1442:1442) (1442:1442:1442))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1853:1853:1853) (1853:1853:1853))
        (PORT datab (1919:1919:1919) (1919:1919:1919))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (1443:1443:1443) (1443:1443:1443))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (455:455:455))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (466:466:466) (466:466:466))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1464:1464:1464) (1464:1464:1464))
        (PORT datac (375:375:375) (375:375:375))
        (PORT datad (1358:1358:1358) (1358:1358:1358))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTCHAR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (544:544:544) (544:544:544))
        (PORT datad (434:434:434) (434:434:434))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_line_cnt_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2332:2332:2332) (2332:2332:2332))
        (PORT datac (634:634:634) (634:634:634))
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sload (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sload (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1464:1464:1464) (1464:1464:1464))
        (PORT datac (376:376:376) (376:376:376))
        (PORT datad (1361:1361:1361) (1361:1361:1361))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (433:433:433))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (444:444:444))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH datab cout0 (344:344:344) (344:344:344))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH datab cout1 (341:341:341) (341:341:341))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal4\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1069:1069:1069))
        (PORT datab (442:442:442) (442:442:442))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (1122:1122:1122) (1122:1122:1122))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1084:1084:1084))
        (PORT datab (1052:1052:1052) (1052:1052:1052))
        (PORT datac (485:485:485) (485:485:485))
        (PORT datad (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VFRONT_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1133:1133:1133))
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (445:445:445) (445:445:445))
        (PORT datad (1056:1056:1056) (1056:1056:1056))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1083:1083:1083) (1083:1083:1083))
        (PORT datac (1126:1126:1126) (1126:1126:1126))
        (PORT datad (1444:1444:1444) (1444:1444:1444))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1087:1087:1087))
        (PORT datab (1055:1055:1055) (1055:1055:1055))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (1058:1058:1058) (1058:1058:1058))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (468:468:468))
        (PORT datab (453:453:453) (453:453:453))
        (PORT datac (481:481:481) (481:481:481))
        (PORT datad (1048:1048:1048) (1048:1048:1048))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1049:1049:1049) (1049:1049:1049))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (1057:1057:1057) (1057:1057:1057))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VSYNC_NEXT\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1112:1112:1112))
        (PORT datac (1137:1137:1137) (1137:1137:1137))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr3\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (450:450:450))
        (PORT datab (438:438:438) (438:438:438))
        (PORT datac (366:366:366) (366:366:366))
        (PORT datad (460:460:460) (460:460:460))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
        (IOPATH dataa cout0 (443:443:443) (443:443:443))
        (IOPATH cin0 cout0 (60:60:60) (60:60:60))
        (IOPATH dataa cout1 (451:451:451) (451:451:451))
        (IOPATH cin1 cout1 (62:62:62) (62:62:62))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datab (445:445:445) (445:445:445))
        (PORT datac (379:379:379) (379:379:379))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1050:1050:1050) (1050:1050:1050))
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (1054:1054:1054) (1054:1054:1054))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VBACK_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr7\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1115:1115:1115) (1115:1115:1115))
        (PORT datac (1121:1121:1121) (1121:1121:1121))
        (PORT datad (1093:1093:1093) (1093:1093:1093))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (458:458:458))
        (IOPATH datad regin (235:235:235) (235:235:235))
        (IOPATH cin0 regin (571:571:571) (571:571:571))
        (IOPATH cin1 regin (587:587:587) (587:587:587))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|vcnt\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1154:1154:1154) (1154:1154:1154))
        (PORT aclr (3784:3784:3784) (3784:3784:3784))
        (PORT clk (2111:2111:2111) (2111:2111:2111))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP sclr (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD sclr (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal1\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (451:451:451))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (139:139:139) (139:139:139))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1081:1081:1081) (1081:1081:1081))
        (PORT datac (1124:1124:1124) (1124:1124:1124))
        (PORT datad (1446:1446:1446) (1446:1446:1446))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (1835:1835:1835) (1835:1835:1835))
        (PORT datad (1743:1743:1743) (1743:1743:1743))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3814:3814:3814) (3814:3814:3814))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Add1\~20\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH cin0 combout (432:432:432) (432:432:432))
        (IOPATH cin1 combout (449:449:449) (449:449:449))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (461:461:461))
        (PORT datab (347:347:347) (347:347:347))
        (PORT datac (1833:1833:1833) (1833:1833:1833))
        (PORT datad (1742:1742:1742) (1742:1742:1742))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3814:3814:3814) (3814:3814:3814))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|Equal2\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1192:1192:1192))
        (PORT datab (1128:1128:1128) (1128:1128:1128))
        (PORT datac (1287:1287:1287) (1287:1287:1287))
        (PORT datad (1252:1252:1252) (1252:1252:1252))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1850:1850:1850))
        (PORT datab (1915:1915:1915) (1915:1915:1915))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (1445:1445:1445) (1445:1445:1445))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|textmode_vga_v_sm_state\.VDATA_NEXTLINE\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (459:459:459))
        (PORT datab (1820:1820:1820) (1820:1820:1820))
        (PORT datac (378:378:378) (378:378:378))
        (PORT datad (1739:1739:1739) (1739:1739:1739))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|char_height_pixel_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3814:3814:3814) (3814:3814:3814))
        (PORT clk (2140:2140:2140) (2140:2140:2140))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (1922:1922:1922))
        (PORT d[1] (1825:1825:1825) (1825:1825:1825))
        (PORT d[2] (1994:1994:1994) (1994:1994:1994))
        (PORT d[3] (1922:1922:1922) (1922:1922:1922))
        (PORT d[4] (2766:2766:2766) (2766:2766:2766))
        (PORT d[5] (2596:2596:2596) (2596:2596:2596))
        (PORT d[6] (3263:3263:3263) (3263:3263:3263))
        (PORT d[7] (2476:2476:2476) (2476:2476:2476))
        (PORT d[8] (2329:2329:2329) (2329:2329:2329))
        (PORT d[9] (2576:2576:2576) (2576:2576:2576))
        (PORT d[10] (2574:2574:2574) (2574:2574:2574))
        (PORT d[11] (4068:4068:4068) (4068:4068:4068))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2121:2121:2121) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|font_rom_inst\|Mux0_rtl_1\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2588:2588:2588) (2588:2588:2588))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2370:2370:2370) (2370:2370:2370))
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT datad (1074:1074:1074) (1074:1074:1074))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.CHAR_NEW_BG\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr13\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (456:456:456))
        (PORT datab (444:444:444) (444:444:444))
        (PORT datac (1128:1128:1128) (1128:1128:1128))
        (PORT datad (1173:1173:1173) (1173:1173:1173))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr12\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (673:673:673))
        (PORT datab (854:854:854) (854:854:854))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (489:489:489) (489:489:489))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (457:457:457))
        (PORT datac (490:490:490) (490:490:490))
        (PORT datad (632:632:632) (632:632:632))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (462:462:462) (462:462:462))
        (PORT datac (493:493:493) (493:493:493))
        (PORT datad (630:630:630) (630:630:630))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (372:372:372) (372:372:372))
        (PORT datac (473:473:473) (473:473:473))
        (PORT datad (625:625:625) (625:625:625))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|char_width_pixel\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1795:1795:1795) (1795:1795:1795))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal4\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (475:475:475))
        (PORT datab (454:454:454) (454:454:454))
        (PORT datac (491:491:491) (491:491:491))
        (PORT datad (470:470:470) (470:470:470))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector10\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (585:585:585) (585:585:585))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1120:1120:1120))
        (PORT datab (561:561:561) (561:561:561))
        (PORT datac (367:367:367) (367:367:367))
        (PORT datad (426:426:426) (426:426:426))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HFRONT_FIRST\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3804:3804:3804) (3804:3804:3804))
        (PORT clk (2129:2129:2129) (2129:2129:2129))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|WideOr9\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (626:626:626) (626:626:626))
        (PORT datad (419:419:419) (419:419:419))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (PORT datab (446:446:446) (446:446:446))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (474:474:474) (474:474:474))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Equal0\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (388:388:388))
        (PORT datab (452:452:452) (452:452:452))
        (PORT datac (470:470:470) (470:470:470))
        (PORT datad (433:433:433) (433:433:433))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (559:559:559))
        (PORT datab (455:455:455) (455:455:455))
        (PORT datad (661:661:661) (661:661:661))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|textmode_vga_h_sm_state\.HSYNC\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3794:3794:3794) (3794:3794:3794))
        (PORT clk (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|hsync_n\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (458:458:458))
        (PORT datad (660:660:660) (660:660:660))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_v_sm_inst\|WideOr6\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (463:463:463))
        (PORT datac (488:488:488) (488:488:488))
        (PORT datad (459:459:459) (459:459:459))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|rgb\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (476:476:476) (476:476:476))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\~2\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (949:949:949) (949:949:949))
        (PORT datac (668:668:668) (668:668:668))
        (PORT datad (1129:1129:1129) (1129:1129:1129))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1164:1164:1164))
        (PORT datab (1141:1141:1141) (1141:1141:1141))
        (PORT datac (479:479:479) (479:479:479))
        (PORT datad (444:444:444) (444:444:444))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (754:754:754) (754:754:754))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5385:5385:5385) (5385:5385:5385))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[14\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1096:1096:1096) (1096:1096:1096))
        (PORT datab (1435:1435:1435) (1435:1435:1435))
        (PORT datac (1034:1034:1034) (1034:1034:1034))
        (PORT datad (1070:1070:1070) (1070:1070:1070))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[14\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1124:1124:1124) (1124:1124:1124))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1740:1740:1740) (1740:1740:1740))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLOR\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (630:630:630) (630:630:630))
        (PORT datac (391:391:391) (391:391:391))
        (PORT datad (623:623:623) (623:623:623))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_CURSOR_COLOR\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (438:438:438) (438:438:438))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_BACKGROUND\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (1178:1178:1178) (1178:1178:1178))
        (PORT datac (640:640:640) (640:640:640))
        (PORT datad (677:677:677) (677:677:677))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|state\.STATE_SET_BACKGROUND\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1805:1805:1805) (1805:1805:1805))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (382:382:382))
        (PORT datab (1126:1126:1126) (1126:1126:1126))
        (PORT datac (930:930:930) (930:930:930))
        (PORT datad (591:591:591) (591:591:591))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1020:1020:1020))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2229:2229:2229))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2744:2744:2744))
        (PORT d[1] (3139:3139:3139) (3139:3139:3139))
        (PORT d[2] (3058:3058:3058) (3058:3058:3058))
        (PORT d[3] (2315:2315:2315) (2315:2315:2315))
        (PORT d[4] (2657:2657:2657) (2657:2657:2657))
        (PORT d[5] (2893:2893:2893) (2893:2893:2893))
        (PORT d[6] (4477:4477:4477) (4477:4477:4477))
        (PORT d[7] (2825:2825:2825) (2825:2825:2825))
        (PORT d[8] (3054:3054:3054) (3054:3054:3054))
        (PORT d[9] (2242:2242:2242) (2242:2242:2242))
        (PORT d[10] (2891:2891:2891) (2891:2891:2891))
        (PORT d[11] (2321:2321:2321) (2321:2321:2321))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2316:2316:2316))
        (PORT clk (2035:2035:2035) (2035:2035:2035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2502:2502:2502) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3378:3378:3378))
        (PORT d[1] (3011:3011:3011) (3011:3011:3011))
        (PORT d[2] (2596:2596:2596) (2596:2596:2596))
        (PORT d[3] (3115:3115:3115) (3115:3115:3115))
        (PORT d[4] (2325:2325:2325) (2325:2325:2325))
        (PORT d[5] (4937:4937:4937) (4937:4937:4937))
        (PORT d[6] (2785:2785:2785) (2785:2785:2785))
        (PORT d[7] (2472:2472:2472) (2472:2472:2472))
        (PORT d[8] (2385:2385:2385) (2385:2385:2385))
        (PORT d[9] (2242:2242:2242) (2242:2242:2242))
        (PORT d[10] (2261:2261:2261) (2261:2261:2261))
        (PORT d[11] (2192:2192:2192) (2192:2192:2192))
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2010:2010:2010) (2010:2010:2010))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2501:2501:2501) (2501:2501:2501))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1106:1106:1106) (1106:1106:1106))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[5\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|rgb\~1\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (655:655:655))
        (PORT datad (956:956:956) (956:956:956))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (598:598:598))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (989:989:989) (989:989:989))
        (PORT datad (356:356:356) (356:356:356))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector35\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1819:1819:1819))
        (PORT datab (420:420:420) (420:420:420))
        (PORT datac (1853:1853:1853) (1853:1853:1853))
        (PORT datad (1102:1102:1102) (1102:1102:1102))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2164:2164:2164))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2724:2724:2724))
        (PORT d[1] (2470:2470:2470) (2470:2470:2470))
        (PORT d[2] (2531:2531:2531) (2531:2531:2531))
        (PORT d[3] (2303:2303:2303) (2303:2303:2303))
        (PORT d[4] (3184:3184:3184) (3184:3184:3184))
        (PORT d[5] (2380:2380:2380) (2380:2380:2380))
        (PORT d[6] (3997:3997:3997) (3997:3997:3997))
        (PORT d[7] (2731:2731:2731) (2731:2731:2731))
        (PORT d[8] (3329:3329:3329) (3329:3329:3329))
        (PORT d[9] (2182:2182:2182) (2182:2182:2182))
        (PORT d[10] (2346:2346:2346) (2346:2346:2346))
        (PORT d[11] (2890:2890:2890) (2890:2890:2890))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2243:2243:2243))
        (PORT clk (2082:2082:2082) (2082:2082:2082))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2082:2082:2082) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2549:2549:2549) (2549:2549:2549))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2585:2585:2585))
        (PORT d[1] (2901:2901:2901) (2901:2901:2901))
        (PORT d[2] (2518:2518:2518) (2518:2518:2518))
        (PORT d[3] (2613:2613:2613) (2613:2613:2613))
        (PORT d[4] (2238:2238:2238) (2238:2238:2238))
        (PORT d[5] (2511:2511:2511) (2511:2511:2511))
        (PORT d[6] (2628:2628:2628) (2628:2628:2628))
        (PORT d[7] (1716:1716:1716) (1716:1716:1716))
        (PORT d[8] (3248:3248:3248) (3248:3248:3248))
        (PORT d[9] (2208:2208:2208) (2208:2208:2208))
        (PORT d[10] (2203:2203:2203) (2203:2203:2203))
        (PORT d[11] (2129:2129:2129) (2129:2129:2129))
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2057:2057:2057) (2057:2057:2057))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2081:2081:2081) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2548:2548:2548) (2548:2548:2548))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (834:834:834) (834:834:834))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[6\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector34\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1823:1823:1823))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (1848:1848:1848) (1848:1848:1848))
        (PORT datad (835:835:835) (835:835:835))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\output_inst\|vga_command_data\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (623:623:623))
        (PORT datab (653:653:653) (653:653:653))
        (PORT datac (954:954:954) (954:954:954))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa regin (583:583:583) (583:583:583))
        (IOPATH datab regin (489:489:489) (489:489:489))
        (IOPATH datac regin (364:364:364) (364:364:364))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\output_inst\|vga_command_data\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (668:668:668) (668:668:668))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (5385:5385:5385) (5385:5385:5385))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[15\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (1438:1438:1438) (1438:1438:1438))
        (PORT datac (970:970:970) (970:970:970))
        (PORT datad (1071:1071:1071) (1071:1071:1071))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_sync_inst\|command_data_latched\[15\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1060:1060:1060) (1060:1060:1060))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2460:2460:2460) (2460:2460:2460))
        (PORT ena (1740:1740:1740) (1740:1740:1740))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (618:618:618) (618:618:618))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (619:619:619) (619:619:619))
        (PORT datad (369:369:369) (369:369:369))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (709:709:709) (709:709:709))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2117:2117:2117))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2755:2755:2755))
        (PORT d[1] (2959:2959:2959) (2959:2959:2959))
        (PORT d[2] (2998:2998:2998) (2998:2998:2998))
        (PORT d[3] (2771:2771:2771) (2771:2771:2771))
        (PORT d[4] (2489:2489:2489) (2489:2489:2489))
        (PORT d[5] (2364:2364:2364) (2364:2364:2364))
        (PORT d[6] (2286:2286:2286) (2286:2286:2286))
        (PORT d[7] (1664:1664:1664) (1664:1664:1664))
        (PORT d[8] (3801:3801:3801) (3801:3801:3801))
        (PORT d[9] (3025:3025:3025) (3025:3025:3025))
        (PORT d[10] (1898:1898:1898) (1898:1898:1898))
        (PORT d[11] (3362:3362:3362) (3362:3362:3362))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2227:2227:2227))
        (PORT clk (2090:2090:2090) (2090:2090:2090))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2090:2090:2090) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2557:2557:2557) (2557:2557:2557))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2134:2134:2134))
        (PORT d[1] (1833:1833:1833) (1833:1833:1833))
        (PORT d[2] (1746:1746:1746) (1746:1746:1746))
        (PORT d[3] (2124:2124:2124) (2124:2124:2124))
        (PORT d[4] (1756:1756:1756) (1756:1756:1756))
        (PORT d[5] (3315:3315:3315) (3315:3315:3315))
        (PORT d[6] (3394:3394:3394) (3394:3394:3394))
        (PORT d[7] (2135:2135:2135) (2135:2135:2135))
        (PORT d[8] (4018:4018:4018) (4018:4018:4018))
        (PORT d[9] (2248:2248:2248) (2248:2248:2248))
        (PORT d[10] (2256:2256:2256) (2256:2256:2256))
        (PORT d[11] (2550:2550:2550) (2550:2550:2550))
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2065:2065:2065) (2065:2065:2065))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2089:2089:2089) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2556:2556:2556) (2556:2556:2556))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1847:1847:1847) (1847:1847:1847))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[7\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector33\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (575:575:575))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (566:566:566) (566:566:566))
        (PORT datad (1845:1845:1845) (1845:1845:1845))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2734:2734:2734))
        (PORT d[1] (3554:3554:3554) (3554:3554:3554))
        (PORT d[2] (3049:3049:3049) (3049:3049:3049))
        (PORT d[3] (2310:2310:2310) (2310:2310:2310))
        (PORT d[4] (3115:3115:3115) (3115:3115:3115))
        (PORT d[5] (2882:2882:2882) (2882:2882:2882))
        (PORT d[6] (4494:4494:4494) (4494:4494:4494))
        (PORT d[7] (2812:2812:2812) (2812:2812:2812))
        (PORT d[8] (3254:3254:3254) (3254:3254:3254))
        (PORT d[9] (2231:2231:2231) (2231:2231:2231))
        (PORT d[10] (2397:2397:2397) (2397:2397:2397))
        (PORT d[11] (2815:2815:2815) (2815:2815:2815))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2305:2305:2305))
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2049:2049:2049) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2516:2516:2516) (2516:2516:2516))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2651:2651:2651))
        (PORT d[1] (2982:2982:2982) (2982:2982:2982))
        (PORT d[2] (2585:2585:2585) (2585:2585:2585))
        (PORT d[3] (2694:2694:2694) (2694:2694:2694))
        (PORT d[4] (2330:2330:2330) (2330:2330:2330))
        (PORT d[5] (4170:4170:4170) (4170:4170:4170))
        (PORT d[6] (3101:3101:3101) (3101:3101:3101))
        (PORT d[7] (2450:2450:2450) (2450:2450:2450))
        (PORT d[8] (3163:3163:3163) (3163:3163:3163))
        (PORT d[9] (2203:2203:2203) (2203:2203:2203))
        (PORT d[10] (2240:2240:2240) (2240:2240:2240))
        (PORT d[11] (2613:2613:2613) (2613:2613:2613))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2024:2024:2024) (2024:2024:2024))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2515:2515:2515) (2515:2515:2515))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1086:1086:1086) (1086:1086:1086))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[2\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector38\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (438:438:438))
        (PORT datab (1838:1838:1838) (1838:1838:1838))
        (PORT datac (1816:1816:1816) (1816:1816:1816))
        (PORT datad (1084:1084:1084) (1084:1084:1084))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2709:2709:2709))
        (PORT d[1] (3581:3581:3581) (3581:3581:3581))
        (PORT d[2] (3035:3035:3035) (3035:3035:3035))
        (PORT d[3] (2296:2296:2296) (2296:2296:2296))
        (PORT d[4] (3144:3144:3144) (3144:3144:3144))
        (PORT d[5] (2857:2857:2857) (2857:2857:2857))
        (PORT d[6] (4484:4484:4484) (4484:4484:4484))
        (PORT d[7] (2792:2792:2792) (2792:2792:2792))
        (PORT d[8] (3291:3291:3291) (3291:3291:3291))
        (PORT d[9] (2210:2210:2210) (2210:2210:2210))
        (PORT d[10] (2424:2424:2424) (2424:2424:2424))
        (PORT d[11] (2852:2852:2852) (2852:2852:2852))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2290:2290:2290))
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2062:2062:2062) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2529:2529:2529))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2642:2642:2642))
        (PORT d[1] (2962:2962:2962) (2962:2962:2962))
        (PORT d[2] (2565:2565:2565) (2565:2565:2565))
        (PORT d[3] (2681:2681:2681) (2681:2681:2681))
        (PORT d[4] (2310:2310:2310) (2310:2310:2310))
        (PORT d[5] (4129:4129:4129) (4129:4129:4129))
        (PORT d[6] (3087:3087:3087) (3087:3087:3087))
        (PORT d[7] (2426:2426:2426) (2426:2426:2426))
        (PORT d[8] (3193:3193:3193) (3193:3193:3193))
        (PORT d[9] (2176:2176:2176) (2176:2176:2176))
        (PORT d[10] (2213:2213:2213) (2213:2213:2213))
        (PORT d[11] (2587:2587:2587) (2587:2587:2587))
        (PORT clk (2061:2061:2061) (2061:2061:2061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2037:2037:2037) (2037:2037:2037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2528:2528:2528) (2528:2528:2528))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[3\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector37\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1821:1821:1821))
        (PORT datab (1839:1839:1839) (1839:1839:1839))
        (PORT datac (1291:1291:1291) (1291:1291:1291))
        (PORT datad (428:428:428) (428:428:428))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2782:2782:2782))
        (PORT d[1] (2992:2992:2992) (2992:2992:2992))
        (PORT d[2] (3053:3053:3053) (3053:3053:3053))
        (PORT d[3] (2826:2826:2826) (2826:2826:2826))
        (PORT d[4] (3182:3182:3182) (3182:3182:3182))
        (PORT d[5] (2148:2148:2148) (2148:2148:2148))
        (PORT d[6] (1806:1806:1806) (1806:1806:1806))
        (PORT d[7] (2126:2126:2126) (2126:2126:2126))
        (PORT d[8] (3859:3859:3859) (3859:3859:3859))
        (PORT d[9] (3083:3083:3083) (3083:3083:3083))
        (PORT d[10] (3213:3213:3213) (3213:3213:3213))
        (PORT d[11] (3403:3403:3403) (3403:3403:3403))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2498:2498:2498))
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2103:2103:2103) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2970:2970:2970))
        (PORT d[1] (2664:2664:2664) (2664:2664:2664))
        (PORT d[2] (2445:2445:2445) (2445:2445:2445))
        (PORT d[3] (2900:2900:2900) (2900:2900:2900))
        (PORT d[4] (2869:2869:2869) (2869:2869:2869))
        (PORT d[5] (3348:3348:3348) (3348:3348:3348))
        (PORT d[6] (3419:3419:3419) (3419:3419:3419))
        (PORT d[7] (2152:2152:2152) (2152:2152:2152))
        (PORT d[8] (4061:4061:4061) (4061:4061:4061))
        (PORT d[9] (2298:2298:2298) (2298:2298:2298))
        (PORT d[10] (2301:2301:2301) (2301:2301:2301))
        (PORT d[11] (2607:2607:2607) (2607:2607:2607))
        (PORT clk (2102:2102:2102) (2102:2102:2102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2078:2078:2078) (2078:2078:2078))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2102:2102:2102) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2569:2569:2569) (2569:2569:2569))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1679:1679:1679) (1679:1679:1679))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[4\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1083:1083:1083) (1083:1083:1083))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector36\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (1664:1664:1664) (1664:1664:1664))
        (PORT datac (459:459:459) (459:459:459))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2660:2660:2660))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2608:2608:2608))
        (PORT d[1] (3611:3611:3611) (3611:3611:3611))
        (PORT d[2] (3006:3006:3006) (3006:3006:3006))
        (PORT d[3] (2279:2279:2279) (2279:2279:2279))
        (PORT d[4] (3168:3168:3168) (3168:3168:3168))
        (PORT d[5] (2685:2685:2685) (2685:2685:2685))
        (PORT d[6] (4460:4460:4460) (4460:4460:4460))
        (PORT d[7] (2789:2789:2789) (2789:2789:2789))
        (PORT d[8] (3312:3312:3312) (3312:3312:3312))
        (PORT d[9] (2185:2185:2185) (2185:2185:2185))
        (PORT d[10] (2410:2410:2410) (2410:2410:2410))
        (PORT d[11] (2873:2873:2873) (2873:2873:2873))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2271:2271:2271))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2540:2540:2540))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2626:2626:2626))
        (PORT d[1] (2937:2937:2937) (2937:2937:2937))
        (PORT d[2] (2555:2555:2555) (2555:2555:2555))
        (PORT d[3] (2664:2664:2664) (2664:2664:2664))
        (PORT d[4] (2287:2287:2287) (2287:2287:2287))
        (PORT d[5] (4114:4114:4114) (4114:4114:4114))
        (PORT d[6] (2706:2706:2706) (2706:2706:2706))
        (PORT d[7] (2422:2422:2422) (2422:2422:2422))
        (PORT d[8] (3208:3208:3208) (3208:3208:3208))
        (PORT d[9] (1738:1738:1738) (1738:1738:1738))
        (PORT d[10] (1753:1753:1753) (1753:1753:1753))
        (PORT d[11] (1805:1805:1805) (1805:1805:1805))
        (PORT clk (2072:2072:2072) (2072:2072:2072))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2048:2048:2048) (2048:2048:2048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2072:2072:2072))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2539:2539:2539) (2539:2539:2539))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3747:3747:3747) (3747:3747:3747))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
        (PORT ena (2494:2494:2494) (2494:2494:2494))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1389:1389:1389) (1389:1389:1389))
        (IOPATH datac regin (364:364:364) (364:364:364))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[0\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (384:384:384))
        (PORT datab (1121:1121:1121) (1121:1121:1121))
        (PORT datac (1389:1389:1389) (1389:1389:1389))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datad combout (87:87:87) (87:87:87))
        (IOPATH qfbkin combout (291:291:291) (291:291:291))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|background_color_int\[0\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1479:1479:1479) (1479:1479:1479))
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1641:1641:1641) (1641:1641:1641))
        (IOPATH (posedge clk) qfbkout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) qfbkout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (10:10:10))
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datac (posedge clk) (100:100:100))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector40\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (1837:1837:1837) (1837:1837:1837))
        (PORT datac (1808:1808:1808) (1808:1808:1808))
        (PORT datad (1294:1294:1294) (1294:1294:1294))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|console_sm_inst\|cursor_color_int\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1638:1638:1638) (1638:1638:1638))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\~0\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (986:986:986) (986:986:986))
        (PORT datad (357:357:357) (357:357:357))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2095:2095:2095))
        (PORT clk (2098:2098:2098) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2787:2787:2787))
        (PORT d[1] (2992:2992:2992) (2992:2992:2992))
        (PORT d[2] (3029:3029:3029) (3029:3029:3029))
        (PORT d[3] (2784:2784:2784) (2784:2784:2784))
        (PORT d[4] (3175:3175:3175) (3175:3175:3175))
        (PORT d[5] (2332:2332:2332) (2332:2332:2332))
        (PORT d[6] (2244:2244:2244) (2244:2244:2244))
        (PORT d[7] (2099:2099:2099) (2099:2099:2099))
        (PORT d[8] (3845:3845:3845) (3845:3845:3845))
        (PORT d[9] (3056:3056:3056) (3056:3056:3056))
        (PORT d[10] (3202:3202:3202) (3202:3202:3202))
        (PORT d[11] (3389:3389:3389) (3389:3389:3389))
        (PORT clk (2098:2098:2098) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1764:1764:1764))
        (PORT clk (2098:2098:2098) (2098:2098:2098))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2098:2098:2098) (2098:2098:2098))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2565:2565:2565) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2955:2955:2955))
        (PORT d[1] (2636:2636:2636) (2636:2636:2636))
        (PORT d[2] (2423:2423:2423) (2423:2423:2423))
        (PORT d[3] (2867:2867:2867) (2867:2867:2867))
        (PORT d[4] (2834:2834:2834) (2834:2834:2834))
        (PORT d[5] (3324:3324:3324) (3324:3324:3324))
        (PORT d[6] (3405:3405:3405) (3405:3405:3405))
        (PORT d[7] (2143:2143:2143) (2143:2143:2143))
        (PORT d[8] (4046:4046:4046) (4046:4046:4046))
        (PORT d[9] (2274:2274:2274) (2274:2274:2274))
        (PORT d[10] (2282:2282:2282) (2282:2282:2282))
        (PORT d[11] (2566:2566:2566) (2566:2566:2566))
        (PORT clk (2097:2097:2097) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (313:313:313) (313:313:313))
        (PORT clk (2073:2073:2073) (2073:2073:2073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (149:149:149))
      (HOLD d (posedge clk) (38:38:38))
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_register")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2097:2097:2097) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_ram_pulse_generator")
    (INSTANCE \\textmode_vga_inst\|video_memory_inst\|ram_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2564:2564:2564) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1499:1499:1499) (1499:1499:1499))
        (IOPATH datad regin (235:235:235) (235:235:235))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_lcell_register")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|current_color\[1\]\\.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3811:3811:3811) (3811:3811:3811))
        (PORT clk (2136:2136:2136) (2136:2136:2136))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
        (IOPATH (posedge clk) regout (176:176:176) (176:176:176))
        (IOPATH (posedge aclr) regout (212:212:212) (212:212:212))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (10:10:10))
      (SETUP ena (posedge clk) (10:10:10))
      (HOLD datain (posedge clk) (100:100:100))
      (HOLD ena (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_lcell")
    (INSTANCE \\textmode_vga_inst\|textmode_vga_h_sm_inst\|Selector39\\.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (841:841:841) (841:841:841))
        (PORT datac (446:446:446) (446:446:446))
        (PORT datad (1501:1501:1501) (1501:1501:1501))
        (IOPATH dataa combout (459:459:459) (459:459:459))
        (IOPATH datab combout (332:332:332) (332:332:332))
        (IOPATH datac combout (213:213:213) (213:213:213))
        (IOPATH datad combout (87:87:87) (87:87:87))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\led_a\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3532:3532:3532) (3532:3532:3532))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\hsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2715:2715:2715) (2715:2715:2715))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\vsync_n\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3031:3031:3031) (3031:3031:3031))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2080:2080:2080) (2080:2080:2080))
        (IOPATH datain padio (2504:2504:2504) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3379:3379:3379) (3379:3379:3379))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\r\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2997:2997:2997) (2997:2997:2997))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2437:2437:2437) (2437:2437:2437))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (3348:3348:3348) (3348:3348:3348))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\g\[2\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2370:2370:2370) (2370:2370:2370))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[0\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2451:2451:2451) (2451:2451:2451))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
  (CELL
    (CELLTYPE "stratix_asynch_io")
    (INSTANCE \\b\[1\]\~I\\.inst1)
    (DELAY
      (ABSOLUTE
        (PORT datain (2990:2990:2990) (2990:2990:2990))
        (IOPATH datain padio (2495:2495:2495) (2495:2495:2495))
      )
    )
  )
)
