head	1.11;
access;
symbols
	OPENBSD_6_0:1.4.0.10
	OPENBSD_6_0_BASE:1.4
	OPENBSD_5_9:1.4.0.6
	OPENBSD_5_9_BASE:1.4
	OPENBSD_5_8:1.4.0.8
	OPENBSD_5_8_BASE:1.4
	OPENBSD_5_7:1.4.0.2
	OPENBSD_5_7_BASE:1.4
	OPENBSD_5_6:1.4.0.4
	OPENBSD_5_6_BASE:1.4
	OPENBSD_5_5:1.3.0.4
	OPENBSD_5_5_BASE:1.3;
locks; strict;
comment	@ * @;


1.11
date	2017.01.21.05.19.53;	author patrick;	state Exp;
branches;
next	1.10;
commitid	9CPAmuc5Z79MdV3P;

1.10
date	2016.11.22.11.03.08;	author kettenis;	state Exp;
branches;
next	1.9;
commitid	yAlNkuIPb9HUSnft;

1.9
date	2016.08.27.16.40.31;	author kettenis;	state Exp;
branches;
next	1.8;
commitid	QADrOB7c2746zH9b;

1.8
date	2016.08.23.21.43.51;	author kettenis;	state Exp;
branches;
next	1.7;
commitid	RyjuOpY26S5QnUvE;

1.7
date	2016.08.22.18.31.07;	author kettenis;	state Exp;
branches;
next	1.6;
commitid	YWPnixOw6gh2mSvZ;

1.6
date	2016.08.05.21.28.13;	author kettenis;	state Exp;
branches;
next	1.5;
commitid	Gp3AM4gtQOd7dHVj;

1.5
date	2016.08.05.19.00.25;	author kettenis;	state Exp;
branches;
next	1.4;
commitid	PWnrMbYWs67oDQuR;

1.4
date	2014.05.19.13.11.31;	author mpi;	state Exp;
branches;
next	1.3;

1.3
date	2013.11.06.19.03.07;	author syl;	state Exp;
branches;
next	1.2;

1.2
date	2013.10.23.18.01.52;	author jasper;	state Exp;
branches;
next	1.1;

1.1
date	2013.10.23.17.08.48;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.11
log
@Match on the Allwinner A64 ehci compatible as well.

ok kettenis@@ phessler@@
@
text
@/*	$OpenBSD: sxiehci.c,v 1.10 2016/11/22 11:03:08 kettenis Exp $ */

/*
 * Copyright (c) 2005 David Gwynne <dlg@@openbsd.org>
 * Copyright (c) 2016 Mark Kettenis <kettenis@@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

/*-
 * Copyright (c) 2011
 *	Ben Gray <ben.r.gray@@gmail.com>.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/kernel.h>
#include <sys/rwlock.h>
#include <sys/timeout.h>

#include <machine/intr.h>
#include <machine/bus.h>
#include <machine/fdt.h>

#include <dev/usb/usb.h>
#include <dev/usb/usbdi.h>
#include <dev/usb/usbdivar.h>
#include <dev/usb/usb_mem.h>

#include <dev/ofw/openfirm.h>
#include <dev/ofw/ofw_clock.h>
#include <dev/ofw/ofw_pinctrl.h>
#include <dev/ofw/ofw_regulator.h>
#include <dev/ofw/fdt.h>

#include <dev/usb/ehcireg.h>
#include <dev/usb/ehcivar.h>

#define USB_PMU_IRQ_ENABLE	0x800
#define ULPI_BYPASS		(1 << 0)
#define AHB_INCRX_ALIGN		(1 << 8)
#define AHB_INCR4		(1 << 9)
#define AHB_INCR8		(1 << 10)
#define AHB_INCR16		(1 << 11)

struct sxiehci_softc {
	struct ehci_softc	sc;
	int			sc_node;
	void			*sc_ih;
};

int	sxiehci_match(struct device *, void *, void *);
void	sxiehci_attach(struct device *, struct device *, void *);
int	sxiehci_detach(struct device *, int);
int	sxiehci_activate(struct device *, int);

struct cfattach sxiehci_ca = {
	sizeof(struct sxiehci_softc), sxiehci_match, sxiehci_attach,
	sxiehci_detach, sxiehci_activate
};

void sxiehci_attach_sun4i_phy(struct sxiehci_softc *);
void sxiehci_attach_sun9i_phy(struct sxiehci_softc *);

int
sxiehci_match(struct device *parent, void *match, void *aux)
{
	struct fdt_attach_args *faa = aux;

	if (OF_is_compatible(faa->fa_node, "allwinner,sun4i-a10-ehci"))
	    return 1;
	if (OF_is_compatible(faa->fa_node, "allwinner,sun5i-a13-ehci"))
	    return 1;
	if (OF_is_compatible(faa->fa_node, "allwinner,sun50i-a64-ehci"))
	    return 1;
	if (OF_is_compatible(faa->fa_node, "allwinner,sun7i-a20-ehci"))
	    return 1;
	if (OF_is_compatible(faa->fa_node, "allwinner,sun8i-h3-ehci"))
	    return 1;
	if (OF_is_compatible(faa->fa_node, "allwinner,sun9i-a80-ehci"))
	    return 1;

	return 0;
}

void
sxiehci_attach(struct device *parent, struct device *self, void *aux)
{
	struct sxiehci_softc	*sc = (struct sxiehci_softc *)self;
	struct fdt_attach_args	*faa = aux;
	usbd_status		 r;
	char			*devname = sc->sc.sc_bus.bdev.dv_xname;

	if (faa->fa_nreg < 1)
		return;

	sc->sc_node = faa->fa_node;
	sc->sc.iot = faa->fa_iot;
	sc->sc.sc_bus.dmatag = faa->fa_dmat;
	sc->sc.sc_size = faa->fa_reg[0].size;

	if (bus_space_map(sc->sc.iot, faa->fa_reg[0].addr,
	    faa->fa_reg[0].size, 0, &sc->sc.ioh)) {
		printf(": cannot map mem space\n");
		goto out;
	}

	printf("\n");

	clock_enable_all(sc->sc_node);
	reset_deassert_all(sc->sc_node);

	if (OF_is_compatible(sc->sc_node, "allwinner,sun9i-a80-ehci"))
		sxiehci_attach_sun9i_phy(sc);
	else
		sxiehci_attach_sun4i_phy(sc);

	/* Disable interrupts, so we don't get any spurious ones. */
	sc->sc.sc_offs = EREAD1(&sc->sc, EHCI_CAPLENGTH);
	EOWRITE2(&sc->sc, EHCI_USBINTR, 0);

	sc->sc_ih = arm_intr_establish_fdt(faa->fa_node, IPL_USB,
	    ehci_intr, &sc->sc, devname);
	if (sc->sc_ih == NULL) {
		printf(": unable to establish interrupt\n");
		printf("XXX - disable ehci");
#if 0
		clock_disable_all(sc->sc_node);
#endif
		goto mem0;
	}

	strlcpy(sc->sc.sc_vendor, "Allwinner", sizeof(sc->sc.sc_vendor));
	r = ehci_init(&sc->sc);
	if (r != USBD_NORMAL_COMPLETION) {
		printf("%s: init failed, error=%d\n", devname, r);
		printf("XXX - disable ehci");
#if 0
		clock_disable_all(sc->sc_node);
#endif
		goto intr;
	}

	config_found(self, &sc->sc.sc_bus, usbctlprint);

	goto out;

intr:
	arm_intr_disestablish(sc->sc_ih);
	sc->sc_ih = NULL;
mem0:
	bus_space_unmap(sc->sc.iot, sc->sc.ioh, sc->sc.sc_size);
	sc->sc.sc_size = 0;
out:
	return;
}

void
sxiehci_attach_sun4i_phy(struct sxiehci_softc *sc)
{
	uint32_t vbus_supply;
	uint32_t phys[2];
	char name[32];
	uint32_t val;
	int node;

	val = bus_space_read_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE);
	val |= AHB_INCR8;	/* AHB INCR8 enable */
	val |= AHB_INCR4;	/* AHB burst type INCR4 enable */
	val |= AHB_INCRX_ALIGN;	/* AHB INCRX align enable */
	val |= ULPI_BYPASS;	/* ULPI bypass enable */
	bus_space_write_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE, val);

	if (OF_getpropintarray(sc->sc_node, "phys", phys,
	    sizeof(phys)) != sizeof(phys))
		return;

	node = OF_getnodebyphandle(phys[0]);
	if (node == -1)
		return;

	pinctrl_byname(node, "default");

	/*
	 * On sun4i, sun5i and sun7i, there is a single clock.  The
	 * more recent SoCs have a separate clock for each PHY.
	 */
	if (OF_is_compatible(node, "allwinner,sun4i-a10-usb-phy") ||
	    OF_is_compatible(node, "allwinner,sun5i-a13-usb-phy") ||
	    OF_is_compatible(node, "allwinner,sun7i-a20-usb-phy")) {
		clock_enable(node, "usb_phy");
	} else {
		snprintf(name, sizeof(name), "usb%d_phy", phys[1]);
		clock_enable(node, name);
	}

	snprintf(name, sizeof(name), "usb%d_reset", phys[1]);
	reset_deassert(node, name);

	snprintf(name, sizeof(name), "usb%d_vbus-supply", phys[1]);
	vbus_supply = OF_getpropint(node, name, 0);
	if (vbus_supply)
		regulator_enable(vbus_supply);
}

void
sxiehci_attach_sun9i_phy(struct sxiehci_softc *sc)
{
	uint32_t phy_supply;
	uint32_t phys[1];
	uint32_t val;
	int node;

	if (OF_getpropintarray(sc->sc_node, "phys", phys,
	    sizeof(phys)) != sizeof(phys))
		return;

	node = OF_getnodebyphandle(phys[0]);
	if (node == -1)
		return;

	pinctrl_byname(node, "default");
	clock_enable(node, "phy");
	reset_deassert(node, "phy");

	val = bus_space_read_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE);
	val |= AHB_INCR16;
	val |= AHB_INCR8;	/* AHB INCR8 enable */
	val |= AHB_INCR4;	/* AHB burst type INCR4 enable */
	val |= AHB_INCRX_ALIGN;	/* AHB INCRX align enable */
	val |= ULPI_BYPASS;	/* ULPI bypass enable */
	bus_space_write_4(sc->sc.iot, sc->sc.ioh, USB_PMU_IRQ_ENABLE, val);

	phy_supply = OF_getpropint(node, "phy-supply", 0);
	if (phy_supply)
		regulator_enable(phy_supply);
}

int
sxiehci_detach(struct device *self, int flags)
{
	struct sxiehci_softc *sc = (struct sxiehci_softc *)self;
	int rv;

	rv = ehci_detach(self, flags);
	if (rv)
		return (rv);

	if (sc->sc_ih != NULL) {
		arm_intr_disestablish(sc->sc_ih);
		sc->sc_ih = NULL;
	}

	if (sc->sc.sc_size) {
		bus_space_unmap(sc->sc.iot, sc->sc.ioh, sc->sc.sc_size);
		sc->sc.sc_size = 0;
	}
	/* XXX */
#if 0
	sxiehci_detach_phy(sc);
	clock_disable_all(sc->sc_node);
#endif
	return (0);
}

int
sxiehci_activate(struct device *self, int act)
{
	struct sxiehci_softc *sc = (struct sxiehci_softc *)self;

	switch (act) {
	case DVACT_SUSPEND:
		sc->sc.sc_bus.use_polling++;
		/* FIXME */
		sc->sc.sc_bus.use_polling--;
		break;
	case DVACT_RESUME:
		sc->sc.sc_bus.use_polling++;
		/* FIXME */
		sc->sc.sc_bus.use_polling--;
		break;
	case DVACT_POWERDOWN:
		ehci_reset(&sc->sc);
		break;
	}
	return 0;
}
@


1.10
log
@Add support for the sun9i USB PHYs and attach to the sun9i EHCI controllers.
Doesn't work yet, but it is a step in the right direction.
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.9 2016/08/27 16:40:31 kettenis Exp $ */
d106 2
@


1.9
log
@Match on "allwinner,sun8i-h3-ehci".
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.8 2016/08/23 21:43:51 kettenis Exp $ */
d77 1
d95 2
a96 1
void sxiehci_attach_phy(struct sxiehci_softc *);
d111 2
d143 5
a147 1
	sxiehci_attach_phy(sc);
d190 1
a190 1
sxiehci_attach_phy(struct sxiehci_softc *sc)
d235 33
@


1.8
log
@Deassert all reset signals for the controller.  Add support for more recent
SoCs that have a separate clock for each PHY.
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.7 2016/08/22 18:31:07 kettenis Exp $ */
d106 2
@


1.7
log
@Move all the platform-specific code into a new function sxiehci_attach_phy()
making use of pinctrl, clock and reset APIs where appropriate.
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.6 2016/08/05 21:28:13 kettenis Exp $ */
d136 1
d204 13
a216 1
	clock_enable(node, "usb_phy");
@


1.6
log
@Check if we have the required "reg" property.
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.5 2016/08/05 19:00:25 kettenis Exp $ */
d5 1
a62 4
#include <armv7/armv7/armv7var.h>
#include <armv7/sunxi/sxiccmuvar.h>
#include <armv7/sunxi/sxipiovar.h>

d64 3
a71 2
#define EHCI_HC_DEVSTR		"Sunxi Integrated USB 2.0 controller"

a72 5

#define SDRAM_REG_HPCR_USB1	(0x250 + ((1 << 2) * 4))
#define SDRAM_REG_HPCR_USB2	(0x250 + ((1 << 2) * 5))
#define SDRAM_BP_HPCR_ACCESS	(1 << 0)

d78 6
a88 7
struct sxiehci_softc {
	struct ehci_softc	 sc;
	void			*sc_ih;
};

int sxiehci_init(struct sxiehci_softc *, int);

d94 2
d122 1
d135 2
a136 2
	if (sxiehci_init(sc, self->dv_unit))
		return;
d148 1
a148 1
		sxiccmu_disable(CCMU_EHCI+unit?);
d159 1
a159 1
		sxiccmu_disable(CCMU_EHCI+unit?);
d178 2
a179 2
int
sxiehci_init(struct sxiehci_softc *sc, int unit)
d181 5
a185 20
	uint32_t r, val;
	int pin, mod;

	if (unit > 1)
		panic("sxiehci_init: unit >1 %d", unit);
	else if (unit == 0) {
		pin = SXIPIO_USB1_PWR;
		r = SDRAM_REG_HPCR_USB1;
		mod = CCMU_EHCI0;
	} else {
		pin = SXIPIO_USB2_PWR;
		r = SDRAM_REG_HPCR_USB2;
		mod = CCMU_EHCI1;
	}

	sxiccmu_enablemodule(mod);

	/* power up */
	sxipio_setcfg(pin, SXIPIO_OUTPUT);
	sxipio_setpin(pin);
d194 13
a206 3
	val = bus_space_read_4(sc->sc.iot, sc->sc.ioh, r);
	val |= SDRAM_BP_HPCR_ACCESS;
	bus_space_write_4(sc->sc.iot, sc->sc.ioh, r, val);
d208 4
a211 1
	return (0);
d235 2
a236 2
	sxiccmu_disable(CCMU_EHCI+unit?);
	sxipio_clrpin(pin);
@


1.5
log
@Switch the sunxi platform over to the new interrupt establish API.  This
involves turning sxiahci(4) into a real driver that dynamically attaches.
ehci(4) now also attaches dynamically.

ok jsg@@, patrick@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.4 2014/05/19 13:11:31 mpi Exp $ */
d124 3
@


1.4
log
@There is no need to remember which usb(4) device is the child of an USB
host controller because autoconf(9) already does it.

Breakage reported by todd@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.3 2013/11/06 19:03:07 syl Exp $ */
d55 1
d66 3
d85 1
d98 1
a98 1
	sizeof (struct sxiehci_softc), NULL, sxiehci_attach,
d102 15
a116 4
/* XXX
 * given the nature of SoCs, i think this should just panic on failure,
 * instead of disestablishing interrupt and unmapping space etc..
 */
d121 1
a121 1
	struct armv7_attach_args *aa = aux;
d125 3
a127 3
	sc->sc.iot = aa->aa_iot;
	sc->sc.sc_bus.dmatag = aa->aa_dmat;
	sc->sc.sc_size = aa->aa_dev->mem[0].size;
d129 2
a130 2
	if (bus_space_map(sc->sc.iot, aa->aa_dev->mem[0].addr,
		aa->aa_dev->mem[0].size, 0, &sc->sc.ioh)) {
d144 1
a144 1
	sc->sc_ih = arm_intr_establish(aa->aa_dev->irq[0], IPL_USB,
@


1.3
log
@After factorizing armv7_machdep code here is an effort to factorize all
the code present in omap/omap.c imx/imx.c and sunxi/sunxi.c

All this code looks quite the same, so we move it in a generic armv7/armv7.c

This is a step closer to only one kernel for all armv7 boards.

ok patrick@@, rapha@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.2 2013/10/23 18:01:52 jasper Exp $ */
d150 1
a150 2
	sc->sc.sc_child = config_found((void *)sc, &sc->sc.sc_bus,
	    usbctlprint);
d208 1
a208 1
	rv = ehci_detach(&sc->sc, flags);
@


1.2
log
@rename some defines as well
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.1 2013/10/23 17:08:48 jasper Exp $ */
d61 1
a61 1
#include <armv7/sunxi/sunxivar.h>
d105 1
a105 1
	struct sxi_attach_args	*sxi = aux;
d109 3
a111 3
	sc->sc.iot = sxi->sxi_iot;
	sc->sc.sc_bus.dmatag = sxi->sxi_dmat;
	sc->sc.sc_size = sxi->sxi_dev->mem[0].size;
d113 2
a114 2
	if (bus_space_map(sc->sc.iot, sxi->sxi_dev->mem[0].addr,
		sxi->sxi_dev->mem[0].size, 0, &sc->sc.ioh)) {
d128 1
a128 1
	sc->sc_ih = arm_intr_establish(sxi->sxi_dev->irq[0], IPL_USB,
@


1.1
log
@rename 'allwinner' to 'sunxi' to actually match the SoC name instead of using
the vendor to follow our naming convention.

ok aalm@@ patrick@@
@
text
@d1 1
a1 1
/*	$OpenBSD: sxiehci.c,v 1.1 2013/10/22 13:22:19 jasper Exp $ */
d174 1
a174 1
		pin = AWPIO_USB1_PWR;
d178 1
a178 1
		pin = AWPIO_USB2_PWR;
d186 1
a186 1
	sxipio_setcfg(pin, AWPIO_OUTPUT);
@

