{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579879804724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579879804725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 16:30:04 2020 " "Processing started: Fri Jan 24 16:30:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579879804725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579879804725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579879804725 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579879805040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mousetransiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mousetransiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseTransiver " "Found entity 1: MouseTransiver" {  } { { "MouseTransiver.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouseinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MouseInterface " "Found entity 1: MouseInterface" {  } { { "MouseInterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mouse.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Found entity 1: mouse" {  } { { "mouse.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mouse.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/KeyDetector.bdf " "Can't analyze file -- file output_files/KeyDetector.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1579879805099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keydetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDetector " "Found entity 1: KeyDetector" {  } { { "KeyDetector.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/KeyDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Player1 " "Found entity 1: Player1" {  } { { "Player1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mp4x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MP4X " "Found entity 1: MP4X" {  } { { "MP4X.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MP4X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ball.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Player2 " "Found entity 1: Player2" {  } { { "Player2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805112 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Winner.bdf " "Can't analyze file -- file Winner.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1579879805115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winner2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file winner2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Winner2 " "Found entity 1: Winner2" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segments.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segments.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segments " "Found entity 1: 7segments" {  } { { "7segments.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/7segments.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579879805121 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579879805186 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G1\[3..0\] G " "Bus \"G1\[3..0\]\" found using same base name as \"G\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 448 1464 1521 464 "G1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G0\[3..0\] G0 " "Bus \"G0\[3..0\]\" found using same base name as \"G0\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 416 1464 1521 432 "G0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R1\[3..0\] R1 " "Bus \"R1\[3..0\]\" found using same base name as \"R1\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 344 664 728 360 "R1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G1\[3..0\] G " "Bus \"G1\[3..0\]\" found using same base name as \"G\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 360 664 720 376 "G1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[3..0\] B " "Bus \"B1\[3..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 376 664 720 392 "B1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R2\[3..0\] R " "Bus \"R2\[3..0\]\" found using same base name as \"R\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 584 672 736 600 "R2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G2\[3..0\] G " "Bus \"G2\[3..0\]\" found using same base name as \"G\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 600 672 752 616 "G2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B " "Bus \"B2\[3..0\]\" found using same base name as \"B\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 616 672 739 632 "B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 656 1616 1664 672 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805187 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 424 2096 2176 439 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805187 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 656 1616 1664 672 "B\[3..0\]" "" } { 424 2096 2176 439 "B\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B0 " "Converted elements in bus name \"B0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[3..0\] B03..0 " "Converted element name(s) from \"B0\[3..0\]\" to \"B03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 240 664 756 256 "B0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805187 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 240 664 756 256 "B0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805187 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B1 " "Converted elements in bus name \"B1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 376 664 720 392 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 376 664 720 392 "B1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B2 " "Converted elements in bus name \"B2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 616 672 739 632 "B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 616 672 739 632 "B2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B3 " "Converted elements in bus name \"B3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B3\[3..0\] B33..0 " "Converted element name(s) from \"B3\[3..0\]\" to \"B33..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 888 728 784 904 "B3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 888 728 784 904 "B3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 432 1624 1666 448 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 368 2096 2176 383 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 432 1624 1666 448 "G\[3..0\]" "" } { 368 2096 2176 383 "G\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G0 " "Converted elements in bus name \"G0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 224 664 746 240 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 416 1464 1521 432 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 224 664 746 240 "G0\[3..0\]" "" } { 416 1464 1521 432 "G0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G1 " "Converted elements in bus name \"G1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 448 1464 1521 464 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 360 664 720 376 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 448 1464 1521 464 "G1\[3..0\]" "" } { 360 664 720 376 "G1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G2 " "Converted elements in bus name \"G2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G2\[3..0\] G23..0 " "Converted element name(s) from \"G2\[3..0\]\" to \"G23..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 600 672 752 616 "G2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 600 672 752 616 "G2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G3 " "Converted elements in bus name \"G3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G3\[3..0\] G33..0 " "Converted element name(s) from \"G3\[3..0\]\" to \"G33..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 872 728 784 888 "G3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 872 728 784 888 "G3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 248 1632 1681 264 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 312 2096 2176 327 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805188 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 248 1632 1681 264 "R\[3..0\]" "" } { 312 2096 2176 327 "R\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805188 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 208 664 736 224 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 640 1464 1521 656 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 232 1464 1528 248 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 208 664 736 224 "R0\[3..0\]" "" } { 640 1464 1521 656 "R0\[3..0\]" "" } { 232 1464 1528 248 "R0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805189 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 672 1456 1513 688 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 264 1464 1528 280 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 344 664 728 360 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 672 1456 1513 688 "R1\[3..0\]" "" } { 264 1464 1528 280 "R1\[3..0\]" "" } { 344 664 728 360 "R1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805189 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R2 " "Converted elements in bus name \"R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R2\[3..0\] R23..0 " "Converted element name(s) from \"R2\[3..0\]\" to \"R23..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 584 672 736 600 "R2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 584 672 736 600 "R2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805189 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R3 " "Converted elements in bus name \"R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R3\[3..0\] R33..0 " "Converted element name(s) from \"R3\[3..0\]\" to \"R33..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 856 728 792 872 "R3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805189 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 856 728 792 872 "R3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579879805189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vgacontroller.bdf 1 1 " "Using design file vgacontroller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "vgacontroller.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst\"" {  } { { "Pong.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 192 -32 96 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805199 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpx.vhd 2 1 " "Using design file cmpx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "cmpx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/cmpx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805522 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "cmpx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/cmpx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805522 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst7\"" {  } { { "vgacontroller.bdf" "inst7" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regx.vhd 2 1 " "Using design file regx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "regx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/regx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805535 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "regx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/regx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst\"" {  } { { "vgacontroller.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 232 400 632 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805536 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constx.vhd 2 1 " "Using design file constx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "constx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/constx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805546 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "constx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/constx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805546 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst4\"" {  } { { "vgacontroller.bdf" "inst4" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst9\"" {  } { { "vgacontroller.bdf" "inst9" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst8\"" {  } { { "vgacontroller.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst12\"" {  } { { "vgacontroller.bdf" "inst12" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst1\"" {  } { { "vgacontroller.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst5\"" {  } { { "vgacontroller.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst14\"" {  } { { "vgacontroller.bdf" "inst14" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst13\"" {  } { { "vgacontroller.bdf" "inst13" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst18\"" {  } { { "vgacontroller.bdf" "inst18" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst17\"" {  } { { "vgacontroller.bdf" "inst17" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805559 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_digit_interface.vhd 2 1 " "Using design file seven_segment_digit_interface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "seven_segment_digit_interface.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/seven_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805570 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "seven_segment_digit_interface.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/seven_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst48 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst48\"" {  } { { "Pong.bdf" "inst48" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -304 2128 2248 -128 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX REGX:inst9 " "Elaborating entity \"REGX\" for hierarchy \"REGX:inst9\"" {  } { { "Pong.bdf" "inst9" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -312 1176 1408 -232 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX CMPX:inst17 " "Elaborating entity \"CMPX\" for hierarchy \"CMPX:inst17\"" {  } { { "Pong.bdf" "inst17" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -144 1656 1816 -72 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:inst33 " "Elaborating entity \"Ball\" for hierarchy \"Ball:inst33\"" {  } { { "Pong.bdf" "inst33" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 808 536 728 968 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst5 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst5\"" {  } { { "Ball.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 480 704 936 560 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst30 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst30\"" {  } { { "Ball.bdf" "inst30" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 480 96 328 560 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider.vhd 2 1 " "Using design file clk_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "clk_divider.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/clk_divider.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805665 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "clk_divider.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/clk_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805665 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER Ball:inst33\|CLK_DIVIDER:inst12 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"Ball:inst33\|CLK_DIVIDER:inst12\"" {  } { { "Ball.bdf" "inst12" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 184 376 528 272 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805666 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc8.bdf 1 1 " "Using design file dc8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC8 " "Found entity 1: DC8" {  } { { "dc8.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/dc8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC8 Ball:inst33\|DC8:inst6 " "Elaborating entity \"DC8\" for hierarchy \"Ball:inst33\|DC8:inst6\"" {  } { { "Ball.bdf" "inst6" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 64 1576 1672 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst74 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst74\"" {  } { { "Ball.bdf" "inst74" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 544 1192 1248 600 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst101 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst101\"" {  } { { "Ball.bdf" "inst101" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 512 568 624 568 "inst101" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst47 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst47\"" {  } { { "Ball.bdf" "inst47" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 424 184 240 480 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst48 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst48\"" {  } { { "Ball.bdf" "inst48" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 424 792 848 480 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst36 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst36\"" {  } { { "Ball.bdf" "inst36" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 944 720 952 1024 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805691 ""}
{ "Warning" "WSGN_SEARCH_FILE" "risingedge.bdf 1 1 " "Using design file risingedge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "risingedge.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/risingedge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge Ball:inst33\|RisingEdge:inst86 " "Elaborating entity \"RisingEdge\" for hierarchy \"Ball:inst33\|RisingEdge:inst86\"" {  } { { "Ball.bdf" "inst86" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 768 2392 2488 864 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst43 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst43\"" {  } { { "Ball.bdf" "inst43" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 816 1408 1640 896 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst55 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst55\"" {  } { { "Ball.bdf" "inst55" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 760 1496 1552 816 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst70 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst70\"" {  } { { "Ball.bdf" "inst70" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 848 1704 1760 904 "inst70" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst45 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst45\"" {  } { { "Ball.bdf" "inst45" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 816 1856 2088 896 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst53 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst53\"" {  } { { "Ball.bdf" "inst53" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 760 1944 2000 816 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst71 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst71\"" {  } { { "Ball.bdf" "inst71" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 864 2184 2240 920 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst56 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst56\"" {  } { { "Ball.bdf" "inst56" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 888 808 864 944 "inst56" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst32 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst32\"" {  } { { "Ball.bdf" "inst32" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 944 272 504 1024 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst57 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst57\"" {  } { { "Ball.bdf" "inst57" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 888 360 416 944 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst3\"" {  } { { "Ball.bdf" "inst3" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 432 1840 2072 512 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst54 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst54\"" {  } { { "Ball.bdf" "inst54" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 376 1928 1984 432 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Ball:inst33\|REGX:inst11 " "Elaborating entity \"REGX\" for hierarchy \"Ball:inst33\|REGX:inst11\"" {  } { { "Ball.bdf" "inst11" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 432 1392 1624 512 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst49\"" {  } { { "Ball.bdf" "inst49" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 376 1480 1536 432 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Ball:inst33\|CONSTX:inst20 " "Elaborating entity \"CONSTX\" for hierarchy \"Ball:inst33\|CONSTX:inst20\"" {  } { { "Ball.bdf" "inst20" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Ball.bdf" { { 616 2456 2512 672 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player1 Player1:inst10 " "Elaborating entity \"Player1\" for hierarchy \"Player1:inst10\"" {  } { { "Pong.bdf" "inst10" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 328 536 664 456 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst1\"" {  } { { "Player1.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 992 1592 1824 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst\"" {  } { { "Player1.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 992 1144 1376 1072 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst2\"" {  } { { "Player1.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1312 1576 1808 1392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Player1:inst10\|CONSTX:inst25 " "Elaborating entity \"CONSTX\" for hierarchy \"Player1:inst10\|CONSTX:inst25\"" {  } { { "Player1.bdf" "inst25" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1352 1448 1504 1408 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Player1:inst10\|CONSTX:inst23 " "Elaborating entity \"CONSTX\" for hierarchy \"Player1:inst10\|CONSTX:inst23\"" {  } { { "Player1.bdf" "inst23" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1344 1000 1056 1400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst7 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst7\"" {  } { { "Player1.bdf" "inst7" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1304 1128 1360 1384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDetector KeyDetector:inst8 " "Elaborating entity \"KeyDetector\" for hierarchy \"KeyDetector:inst8\"" {  } { { "Pong.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -248 344 480 -120 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805745 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboardinterface.bdf 1 1 " "Using design file keyboardinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardInterface " "Found entity 1: KeyboardInterface" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805754 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardInterface KeyboardInterface:inst5 " "Elaborating entity \"KeyboardInterface\" for hierarchy \"KeyboardInterface:inst5\"" {  } { { "Pong.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -248 56 256 -152 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805755 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst25 " "Primitive \"DFF\" of instance \"inst25\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 248 1848 1912 328 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805755 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst28 " "Primitive \"DFFE\" of instance \"inst28\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 136 592 656 216 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805755 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst38 " "Primitive \"DFFE\" of instance \"inst38\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 136 1848 1912 216 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805755 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer KeyboardInterface:inst5\|Debouncer:inst40 " "Elaborating entity \"Debouncer\" for hierarchy \"KeyboardInterface:inst5\|Debouncer:inst40\"" {  } { { "keyboardinterface.bdf" "inst40" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 200 368 464 296 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg1_inc_cl.bdf 1 1 " "Using design file reg1_inc_cl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "reg1_inc_cl.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/reg1_inc_cl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805774 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL KeyboardInterface:inst5\|Debouncer:inst40\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"KeyboardInterface:inst5\|Debouncer:inst40\|REG1_INC_CL:inst2\"" {  } { { "debouncer.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player2 Player2:inst7 " "Elaborating entity \"Player2\" for hierarchy \"Player2:inst7\"" {  } { { "Pong.bdf" "inst7" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 568 544 672 696 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player2:inst7\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"Player2:inst7\|REGX:inst1\"" {  } { { "Player2.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player2.bdf" { { 752 752 984 832 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player2:inst7\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Player2:inst7\|REGX:inst\"" {  } { { "Player2.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player2.bdf" { { 752 304 536 832 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse mouse:inst37 " "Elaborating entity \"mouse\" for hierarchy \"mouse:inst37\"" {  } { { "Pong.bdf" "inst37" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 1064 1288 1440 1288 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|REGX:inst22 " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|REGX:inst22\"" {  } { { "mouse.bdf" "inst22" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mouse.bdf" { { 48 920 1152 128 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseInterface mouse:inst37\|MouseInterface:inst " "Elaborating entity \"MouseInterface\" for hierarchy \"mouse:inst37\|MouseInterface:inst\"" {  } { { "mouse.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mouse.bdf" { { 248 -128 80 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805798 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst30 " "Primitive \"NOT\" of instance \"inst30\" not used" {  } { { "MouseInterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 872 1216 1264 904 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|REGX:inst17 " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|REGX:inst17\"" {  } { { "MouseInterface.bdf" "inst17" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 1184 1112 1344 1264 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX mouse:inst37\|MouseInterface:inst\|CMPX:inst66 " "Elaborating entity \"CMPX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|CMPX:inst66\"" {  } { { "MouseInterface.bdf" "inst66" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 576 2184 2344 648 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|REGX:packet_byte_reg " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|REGX:packet_byte_reg\"" {  } { { "MouseInterface.bdf" "packet_byte_reg" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 560 1696 1928 640 "packet_byte_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseTransiver mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77 " "Elaborating entity \"MouseTransiver\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\"" {  } { { "MouseInterface.bdf" "inst77" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 384 1328 1568 512 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805807 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tx_cmd " "Pin \"tx_cmd\" not connected" {  } { { "MouseTransiver.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 816 1160 1328 832 "tx_cmd\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1579879805807 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst71 " "Primitive \"NOT\" of instance \"inst71\" not used" {  } { { "MouseTransiver.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 1024 2648 2696 1056 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CMPX:inst85 " "Elaborating entity \"CMPX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CMPX:inst85\"" {  } { { "MouseTransiver.bdf" "inst85" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 944 2864 3024 1016 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:bit_cnt " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:bit_cnt\"" {  } { { "MouseTransiver.bdf" "bit_cnt" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 784 2456 2688 864 "bit_cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst87 " "Elaborating entity \"CONSTX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst87\"" {  } { { "MouseTransiver.bdf" "inst87" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 888 2936 2992 944 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CMPX:inst63 " "Elaborating entity \"CMPX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CMPX:inst63\"" {  } { { "MouseTransiver.bdf" "inst63" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 512 2816 2976 584 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:Timer_reg " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:Timer_reg\"" {  } { { "MouseTransiver.bdf" "Timer_reg" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 344 2368 2600 424 "Timer_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst60 " "Elaborating entity \"CONSTX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst60\"" {  } { { "MouseTransiver.bdf" "inst60" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 456 2504 2560 512 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst69 " "Elaborating entity \"CONSTX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst69\"" {  } { { "MouseTransiver.bdf" "inst69" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 456 2888 2944 512 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:inst12 " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:inst12\"" {  } { { "MouseTransiver.bdf" "inst12" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 1216 2848 3080 1296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst82123184 " "Elaborating entity \"CONSTX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|CONSTX:inst82123184\"" {  } { { "MouseTransiver.bdf" "inst82123184" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 880 2592 2648 936 "inst82123184" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:inst31 " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|MouseTransiver:inst77\|REGX:inst31\"" {  } { { "MouseTransiver.bdf" "inst31" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseTransiver.bdf" { { 120 2360 2592 200 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX mouse:inst37\|MouseInterface:inst\|REGX:inst9 " "Elaborating entity \"REGX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|REGX:inst9\"" {  } { { "MouseInterface.bdf" "inst9" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 616 912 1144 696 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX mouse:inst37\|MouseInterface:inst\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"mouse:inst37\|MouseInterface:inst\|CMPX:inst18\"" {  } { { "MouseInterface.bdf" "inst18" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MouseInterface.bdf" { { 784 1024 1184 856 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER mouse:inst37\|CLK_DIVIDER:inst4 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"mouse:inst37\|CLK_DIVIDER:inst4\"" {  } { { "mouse.bdf" "inst4" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mouse.bdf" { { 240 456 608 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX mouse:inst37\|CONSTX:inst27 " "Elaborating entity \"CONSTX\" for hierarchy \"mouse:inst37\|CONSTX:inst27\"" {  } { { "mouse.bdf" "inst27" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mouse.bdf" { { 552 528 584 608 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX CONSTX:inst35 " "Elaborating entity \"CONSTX\" for hierarchy \"CONSTX:inst35\"" {  } { { "Pong.bdf" "inst35" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -200 1736 1792 -144 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805852 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mp2x.vhd 2 1 " "Using design file mp2x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "mp2x.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mp2x.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805864 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "mp2x.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mp2x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805864 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X MP2X:inst30 " "Elaborating entity \"MP2X\" for hierarchy \"MP2X:inst30\"" {  } { { "Pong.bdf" "inst30" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 624 1512 1616 720 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805865 ""}
{ "Warning" "WSGN_SEARCH_FILE" "winner1.bdf 1 1 " "Using design file winner1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Winner1 " "Found entity 1: Winner1" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805874 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Winner1 Winner1:inst38 " "Elaborating entity \"Winner1\" for hierarchy \"Winner1:inst38\"" {  } { { "Pong.bdf" "inst38" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 1032 544 664 1128 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805874 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 288 1032 1264 368 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 288 592 824 368 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst6 " "Port \"clk\" of type REGX and instance \"inst6\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 720 976 1208 800 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst5 " "Port \"clk\" of type REGX and instance \"inst5\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 720 536 768 800 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst43 " "Port \"clk\" of type REGX and instance \"inst43\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2432 864 1096 2512 "inst43" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst42 " "Port \"clk\" of type REGX and instance \"inst42\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2432 424 656 2512 "inst42" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst41 " "Port \"clk\" of type REGX and instance \"inst41\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2000 480 712 2080 "inst41" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805876 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst22 " "Port \"clk\" of type REGX and instance \"inst22\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1576 920 1152 1656 "inst22" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst21 " "Port \"clk\" of type REGX and instance \"inst21\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1576 480 712 1656 "inst21" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst20 " "Port \"clk\" of type REGX and instance \"inst20\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1144 536 768 1224 "inst20" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst74 " "Port \"clk\" of type REGX and instance \"inst74\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 4208 760 992 4288 "inst74" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst73 " "Port \"clk\" of type REGX and instance \"inst73\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 4208 320 552 4288 "inst73" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst75 " "Port \"clk\" of type REGX and instance \"inst75\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 3776 368 600 3856 "inst75" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst62 " "Port \"clk\" of type REGX and instance \"inst62\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 3320 816 1048 3400 "inst62" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst61 " "Port \"clk\" of type REGX and instance \"inst61\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 3320 376 608 3400 "inst61" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst58 " "Port \"clk\" of type REGX and instance \"inst58\" is missing source signal" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2888 424 656 2968 "inst58" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 176 408 440 208 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst33 " "Primitive \"VCC\" of instance \"inst33\" not used" {  } { { "winner1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 144 456 488 160 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst3\"" {  } { { "winner1.bdf" "inst3" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 288 1032 1264 368 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst\"" {  } { { "winner1.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 288 592 824 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst6 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst6\"" {  } { { "winner1.bdf" "inst6" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 720 976 1208 800 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst5 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst5\"" {  } { { "winner1.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 720 536 768 800 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst44 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst44\"" {  } { { "winner1.bdf" "inst44" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2000 920 1152 2080 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst48 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst48\"" {  } { { "winner1.bdf" "inst48" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2096 1192 1248 2152 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst43 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst43\"" {  } { { "winner1.bdf" "inst43" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2432 864 1096 2512 "inst43" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst42 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst42\"" {  } { { "winner1.bdf" "inst42" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2432 424 656 2512 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst49\"" {  } { { "winner1.bdf" "inst49" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1944 1008 1064 2000 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst41 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst41\"" {  } { { "winner1.bdf" "inst41" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2000 480 712 2080 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst19 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst19\"" {  } { { "winner1.bdf" "inst19" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1144 976 1208 1224 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst26 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst26\"" {  } { { "winner1.bdf" "inst26" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1240 1248 1304 1296 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst28 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst28\"" {  } { { "winner1.bdf" "inst28" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 1088 1064 1120 1144 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst76 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst76\"" {  } { { "winner1.bdf" "inst76" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 3776 816 1048 3856 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst78 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst78\"" {  } { { "winner1.bdf" "inst78" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 3720 904 960 3776 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner1:inst38\|REGX:inst60 " "Elaborating entity \"REGX\" for hierarchy \"Winner1:inst38\|REGX:inst60\"" {  } { { "winner1.bdf" "inst60" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2888 872 1104 2968 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst59 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst59\"" {  } { { "winner1.bdf" "inst59" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2984 1144 1200 3040 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner1:inst38\|CONSTX:inst63 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner1:inst38\|CONSTX:inst63\"" {  } { { "winner1.bdf" "inst63" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/winner1.bdf" { { 2832 960 1016 2888 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Winner2 Winner2:inst42 " "Elaborating entity \"Winner2\" for hierarchy \"Winner2:inst42\"" {  } { { "Pong.bdf" "inst42" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 1152 544 664 1248 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805933 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 528 1752 1984 608 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 528 1312 1544 608 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst6 " "Port \"clk\" of type REGX and instance \"inst6\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 960 1696 1928 1040 "inst6" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst5 " "Port \"clk\" of type REGX and instance \"inst5\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 960 1256 1488 1040 "inst5" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst43 " "Port \"clk\" of type REGX and instance \"inst43\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2672 1584 1816 2752 "inst43" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst42 " "Port \"clk\" of type REGX and instance \"inst42\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2672 1144 1376 2752 "inst42" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst41 " "Port \"clk\" of type REGX and instance \"inst41\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2240 1192 1424 2320 "inst41" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst22 " "Port \"clk\" of type REGX and instance \"inst22\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1816 1640 1872 1896 "inst22" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst21 " "Port \"clk\" of type REGX and instance \"inst21\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1816 1200 1432 1896 "inst21" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst20 " "Port \"clk\" of type REGX and instance \"inst20\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1384 1256 1488 1464 "inst20" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst74 " "Port \"clk\" of type REGX and instance \"inst74\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 4448 1480 1712 4528 "inst74" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst73 " "Port \"clk\" of type REGX and instance \"inst73\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 4448 1040 1272 4528 "inst73" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst75 " "Port \"clk\" of type REGX and instance \"inst75\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 4016 1088 1320 4096 "inst75" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst62 " "Port \"clk\" of type REGX and instance \"inst62\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3560 1536 1768 3640 "inst62" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst61 " "Port \"clk\" of type REGX and instance \"inst61\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3560 1096 1328 3640 "inst61" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst58 " "Port \"clk\" of type REGX and instance \"inst58\" is missing source signal" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3128 1144 1376 3208 "inst58" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst32 " "Primitive \"GND\" of instance \"inst32\" not used" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 416 1128 1160 448 "inst32" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst33 " "Primitive \"VCC\" of instance \"inst33\" not used" {  } { { "Winner2.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 384 1176 1208 400 "inst33" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579879805935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst3\"" {  } { { "Winner2.bdf" "inst3" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 528 1752 1984 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst\"" {  } { { "Winner2.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 528 1312 1544 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst44 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst44\"" {  } { { "Winner2.bdf" "inst44" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2240 1640 1872 2320 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst48 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst48\"" {  } { { "Winner2.bdf" "inst48" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2336 1912 1968 2392 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst49 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst49\"" {  } { { "Winner2.bdf" "inst49" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2184 1728 1784 2240 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst41 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst41\"" {  } { { "Winner2.bdf" "inst41" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 2240 1192 1424 2320 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst19 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst19\"" {  } { { "Winner2.bdf" "inst19" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1384 1696 1928 1464 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst26 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst26\"" {  } { { "Winner2.bdf" "inst26" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1480 1968 2024 1536 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst28 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst28\"" {  } { { "Winner2.bdf" "inst28" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 1328 1784 1840 1384 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst76 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst76\"" {  } { { "Winner2.bdf" "inst76" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 4016 1536 1768 4096 "inst76" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst78 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst78\"" {  } { { "Winner2.bdf" "inst78" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3960 1624 1680 4016 "inst78" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Winner2:inst42\|REGX:inst60 " "Elaborating entity \"REGX\" for hierarchy \"Winner2:inst42\|REGX:inst60\"" {  } { { "Winner2.bdf" "inst60" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3128 1592 1824 3208 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Winner2:inst42\|CONSTX:inst59 " "Elaborating entity \"CONSTX\" for hierarchy \"Winner2:inst42\|CONSTX:inst59\"" {  } { { "Winner2.bdf" "inst59" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Winner2.bdf" { { 3224 1864 1920 3280 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "background.bdf 1 1 " "Using design file background.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "background.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579879805995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579879805995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background Background:inst1 " "Elaborating entity \"Background\" for hierarchy \"Background:inst1\"" {  } { { "Pong.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 192 536 664 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879805995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst2 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst2\"" {  } { { "background.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 304 616 672 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879806003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst1 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst1\"" {  } { { "background.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 296 248 304 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879806005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst14\"" {  } { { "background.bdf" "inst14" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 416 1080 1136 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879806006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst8\"" {  } { { "background.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 472 1080 1136 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579879806008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "P1dot VCC " "Pin \"P1dot\" is stuck at VCC" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { -168 2248 2424 -152 "P1dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579879807496 "|Pong|P1dot"} { "Warning" "WMLS_MLS_STUCK_PIN" "P2dot VCC " "Pin \"P2dot\" is stuck at VCC" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 128 2248 2424 144 "P2dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579879807496 "|Pong|P2dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1579879807496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1579879807635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1579879808159 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579879808483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579879808483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1135 " "Implemented 1135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579879808659 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579879808659 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1579879808659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1100 " "Implemented 1100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579879808659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579879808659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579879808718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 16:30:08 2020 " "Processing ended: Fri Jan 24 16:30:08 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579879808718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579879808718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579879808718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579879808718 ""}
