// Seed: 2227055057
`timescale 1ps / 1ps
module module_0 (
    input  id_1,
    output id_2,
    output id_3,
    output id_4,
    output id_5,
    input  id_6,
    input  id_7
);
  type_12(
      id_5, id_1, 1
  );
  reg id_8;
  assign id_4 = id_7;
  always @(1 & id_5 or posedge 1) begin
    id_8 <= 1;
    id_6 <= #id_9 1;
  end
  logic id_10;
  logic id_11;
  initial begin
    #1;
    id_4 <= 1;
  end
endmodule
