{
  "module_name": "gcc-apq8084.c",
  "hash_id": "beec35cd6034cd2962f270f7af0e1b075abbe7f3919d6a876d4d92e6b360348d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-apq8084.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/bitops.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-apq8084.h>\n#include <dt-bindings/reset/qcom,gcc-apq8084.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"reset.h\"\n#include \"gdsc.h\"\n\nenum {\n\tP_XO,\n\tP_GPLL0,\n\tP_GPLL1,\n\tP_GPLL4,\n\tP_PCIE_0_1_PIPE_CLK,\n\tP_SATA_ASIC0_CLK,\n\tP_SATA_RX_CLK,\n\tP_SLEEP_CLK,\n};\n\nstatic struct clk_pll gpll0 = {\n\t.l_reg = 0x0004,\n\t.m_reg = 0x0008,\n\t.n_reg = 0x000c,\n\t.config_reg = 0x0014,\n\t.mode_reg = 0x0000,\n\t.status_reg = 0x001c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\", .name = \"xo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll0_vote = {\n\t.enable_reg = 0x1480,\n\t.enable_mask = BIT(0),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll1 = {\n\t.l_reg = 0x0044,\n\t.m_reg = 0x0048,\n\t.n_reg = 0x004c,\n\t.config_reg = 0x0054,\n\t.mode_reg = 0x0040,\n\t.status_reg = 0x005c,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\", .name = \"xo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll1_vote = {\n\t.enable_reg = 0x1480,\n\t.enable_mask = BIT(1),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll1_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic struct clk_pll gpll4 = {\n\t.l_reg = 0x1dc4,\n\t.m_reg = 0x1dc8,\n\t.n_reg = 0x1dcc,\n\t.config_reg = 0x1dd4,\n\t.mode_reg = 0x1dc0,\n\t.status_reg = 0x1ddc,\n\t.status_bit = 17,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t.fw_name = \"xo\", .name = \"xo_board\",\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_ops,\n\t},\n};\n\nstatic struct clk_regmap gpll4_vote = {\n\t.enable_reg = 0x1480,\n\t.enable_mask = BIT(4),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_pll_vote_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 5 }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll4[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .hw = &gpll0_vote.hw },\n\t{ .hw = &gpll4_vote.hw },\n};\n\nstatic const struct parent_map gcc_xo_sata_asic0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SATA_ASIC0_CLK, 2 }\n};\n\nstatic const struct clk_parent_data gcc_xo_sata_asic0[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"sata_asic0_clk\", .name = \"sata_asic0_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_sata_rx_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SATA_RX_CLK, 2}\n};\n\nstatic const struct clk_parent_data gcc_xo_sata_rx[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"sata_rx_clk\", .name = \"sata_rx_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_pcie_map[] = {\n\t{ P_XO, 0 },\n\t{ P_PCIE_0_1_PIPE_CLK, 2 }\n};\n\nstatic const struct clk_parent_data gcc_xo_pcie[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"pcie_pipe\", .name = \"pcie_pipe\" },\n};\n\nstatic const struct parent_map gcc_xo_pcie_sleep_map[] = {\n\t{ P_XO, 0 },\n\t{ P_SLEEP_CLK, 6 }\n};\n\nstatic const struct clk_parent_data gcc_xo_pcie_sleep[] = {\n\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" },\n};\n\nstatic struct clk_rcg2 config_noc_clk_src = {\n\t.cmd_rcgr = 0x0150,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"config_noc_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 periph_noc_clk_src = {\n\t.cmd_rcgr = 0x0190,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"periph_noc_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 system_noc_clk_src = {\n\t.cmd_rcgr = 0x0120,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"system_noc_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_axi_clk[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(240000000, P_GPLL0, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ufs_axi_clk_src = {\n\t.cmd_rcgr = 0x1d64,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_ufs_axi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ufs_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_master_clk[] = {\n\tF(125000000, P_GPLL0, 1, 5, 24),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_master_clk_src = {\n\t.cmd_rcgr = 0x03d4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb30_master_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_sec_master_clk[] = {\n\tF(125000000, P_GPLL0, 1, 5, 24),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_sec_master_clk_src = {\n\t.cmd_rcgr = 0x1bd4,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb30_sec_master_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_sec_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_sec_mock_utmi_clk[] = {\n\tF(125000000, P_GPLL0, 1, 5, 24),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_sec_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1be8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb30_sec_mock_utmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_sec_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_mock_utmi_clk = {\n\t.halt_reg = 0x1bd0,\n\t.clkr = {\n\t\t.enable_reg = 0x1bd0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_sec_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_sleep_clk = {\n\t.halt_reg = 0x1bcc,\n\t.clkr = {\n\t\t.enable_reg = 0x1bcc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0660,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk[] = {\n\tF(960000, P_XO, 10, 1, 2),\n\tF(4800000, P_XO, 4, 0, 0),\n\tF(9600000, P_XO, 2, 0, 0),\n\tF(15000000, P_GPLL0, 10, 1, 4),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x064c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x06e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x06cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0760,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x074c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x07e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x07cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0860,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x084c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x08e0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x08cc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_blsp1_2_uart1_6_apps_clk[] = {\n\tF(3686400, P_GPLL0, 1, 96, 15625),\n\tF(7372800, P_GPLL0, 1, 192, 15625),\n\tF(14745600, P_GPLL0, 1, 384, 15625),\n\tF(16000000, P_GPLL0, 5, 2, 15),\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 5, 1, 5),\n\tF(32000000, P_GPLL0, 1, 4, 75),\n\tF(40000000, P_GPLL0, 15, 0, 0),\n\tF(46400000, P_GPLL0, 1, 29, 375),\n\tF(48000000, P_GPLL0, 12.5, 0, 0),\n\tF(51200000, P_GPLL0, 1, 32, 375),\n\tF(56000000, P_GPLL0, 1, 7, 75),\n\tF(58982400, P_GPLL0, 1, 1536, 15625),\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\tF(63160000, P_GPLL0, 9.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x068c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x070c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x078c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x080c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x088c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x090c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x09a0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x098c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0a20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0a0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0aa0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0a8c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0b20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0b0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0ba0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0b8c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0c20,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_i2c_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x0c0c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_qup1_6_spi_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x09cc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x0a4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x0acc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x0b4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x0bcc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp2_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x0c4c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_blsp1_2_uart1_6_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp2_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ce1_clk[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ce1_clk_src = {\n\t.cmd_rcgr = 0x1050,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_ce1_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ce1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ce2_clk[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ce2_clk_src = {\n\t.cmd_rcgr = 0x1090,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_ce2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ce2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ce3_clk[] = {\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(85710000, P_GPLL0, 7, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(171430000, P_GPLL0, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 ce3_clk_src = {\n\t.cmd_rcgr = 0x1d10,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_ce3_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ce3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x1904,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x1944,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x1984,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_gp_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_1_aux_clk[] = {\n\tF(1010000, P_XO, 1, 1, 19),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x1b2c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_pcie_sleep_map,\n\t.freq_tbl = ftbl_gcc_pcie_0_1_aux_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_xo_pcie_sleep,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_pcie_sleep),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pcie_1_aux_clk_src = {\n\t.cmd_rcgr = 0x1bac,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_pcie_sleep_map,\n\t.freq_tbl = ftbl_gcc_pcie_0_1_aux_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_1_aux_clk_src\",\n\t\t.parent_data = gcc_xo_pcie_sleep,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_pcie_sleep),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_1_pipe_clk[] = {\n\tF(125000000, P_PCIE_0_1_PIPE_CLK, 1, 0, 0),\n\tF(250000000, P_PCIE_0_1_PIPE_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcie_0_pipe_clk_src = {\n\t.cmd_rcgr = 0x1b18,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_pcie_map,\n\t.freq_tbl = ftbl_gcc_pcie_0_1_pipe_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_0_pipe_clk_src\",\n\t\t.parent_data = gcc_xo_pcie,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_pcie),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 pcie_1_pipe_clk_src = {\n\t.cmd_rcgr = 0x1b98,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_pcie_map,\n\t.freq_tbl = ftbl_gcc_pcie_0_1_pipe_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie_1_pipe_clk_src\",\n\t\t.parent_data = gcc_xo_pcie,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_pcie),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pdm2_clk_src = {\n\t.cmd_rcgr = 0x0cd0,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_pdm2_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pdm2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sata_asic0_clk[] = {\n\tF(75000000, P_SATA_ASIC0_CLK, 1, 0, 0),\n\tF(150000000, P_SATA_ASIC0_CLK, 1, 0, 0),\n\tF(300000000, P_SATA_ASIC0_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sata_asic0_clk_src = {\n\t.cmd_rcgr = 0x1c94,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_sata_asic0_map,\n\t.freq_tbl = ftbl_gcc_sata_asic0_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sata_asic0_clk_src\",\n\t\t.parent_data = gcc_xo_sata_asic0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sata_asic0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sata_pmalive_clk[] = {\n\tF(19200000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sata_pmalive_clk_src = {\n\t.cmd_rcgr = 0x1c80,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sata_pmalive_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sata_pmalive_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sata_rx_clk[] = {\n\tF(75000000, P_SATA_RX_CLK, 1, 0, 0),\n\tF(150000000, P_SATA_RX_CLK, 1, 0, 0),\n\tF(300000000, P_SATA_RX_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sata_rx_clk_src = {\n\t.cmd_rcgr = 0x1ca8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_sata_rx_map,\n\t.freq_tbl = ftbl_gcc_sata_rx_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sata_rx_clk_src\",\n\t\t.parent_data = gcc_xo_sata_rx,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_sata_rx),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sata_rx_oob_clk[] = {\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sata_rx_oob_clk_src = {\n\t.cmd_rcgr = 0x1c5c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sata_rx_oob_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sata_rx_oob_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_4_apps_clk[] = {\n\tF(144000, P_XO, 16, 3, 25),\n\tF(400000, P_XO, 12, 1, 4),\n\tF(20000000, P_GPLL0, 15, 1, 2),\n\tF(25000000, P_GPLL0, 12, 1, 2),\n\tF(50000000, P_GPLL0, 12, 0, 0),\n\tF(100000000, P_GPLL0, 6, 0, 0),\n\tF(192000000, P_GPLL4, 4, 0, 0),\n\tF(200000000, P_GPLL0, 3, 0, 0),\n\tF(384000000, P_GPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x04d0,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_map,\n\t.freq_tbl = ftbl_gcc_sdcc1_4_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll4),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x0510,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc1_4_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc3_apps_clk_src = {\n\t.cmd_rcgr = 0x0550,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc1_4_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 sdcc4_apps_clk_src = {\n\t.cmd_rcgr = 0x0590,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_sdcc1_4_apps_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_tsif_ref_clk[] = {\n\tF(105000, P_XO, 2, 1, 91),\n\t{ }\n};\n\nstatic struct clk_rcg2 tsif_ref_clk_src = {\n\t.cmd_rcgr = 0x0d90,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_tsif_ref_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"tsif_ref_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_mock_utmi_clk[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x03e8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb30_mock_utmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hs_system_clk[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hs_system_clk_src = {\n\t.cmd_rcgr = 0x0490,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hs_system_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hs_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hsic_clk[] = {\n\tF(480000000, P_GPLL1, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct parent_map usb_hsic_clk_src_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL1, 4 }\n};\n\nstatic struct clk_rcg2 usb_hsic_clk_src = {\n\t.cmd_rcgr = 0x0440,\n\t.hid_width = 5,\n\t.parent_map = usb_hsic_clk_src_map,\n\t.freq_tbl = ftbl_gcc_usb_hsic_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_clk_src\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t\t{ .hw = &gpll1_vote.hw },\n\t\t},\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hsic_ahb_clk_src[] = {\n\tF(60000000, P_GPLL1, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_ahb_clk_src = {\n\t.cmd_rcgr = 0x046c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = usb_hsic_clk_src_map,\n\t.freq_tbl = ftbl_gcc_usb_hsic_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_ahb_clk_src\",\n\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" },\n\t\t\t{ .hw = &gpll1_vote.hw },\n\t\t},\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hsic_io_cal_clk[] = {\n\tF(9600000, P_XO, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_io_cal_clk_src = {\n\t.cmd_rcgr = 0x0458,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hsic_io_cal_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_io_cal_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hsic_mock_utmi_clk[] = {\n\tF(60000000, P_GPLL0, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1f00,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hsic_mock_utmi_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_mock_utmi_clk = {\n\t.halt_reg = 0x1f14,\n\t.clkr = {\n\t\t.enable_reg = 0x1f14,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb_hsic_system_clk[] = {\n\tF(75000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb_hsic_system_clk_src = {\n\t.cmd_rcgr = 0x041c,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.freq_tbl = ftbl_gcc_usb_hsic_system_clk,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb_hsic_system_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = ARRAY_SIZE(gcc_xo_gpll0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap gcc_mmss_gpll0_clk_src = {\n\t.enable_reg = 0x1484,\n\t.enable_mask = BIT(26),\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"mmss_gpll0_vote\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&gpll0_vote.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_branch_simple_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_bam_dma_ahb_clk = {\n\t.halt_reg = 0x0d44,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bam_dma_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x05c4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x0648,\n\t.clkr = {\n\t\t.enable_reg = 0x0648,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x0644,\n\t.clkr = {\n\t\t.enable_reg = 0x0644,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x06c8,\n\t.clkr = {\n\t\t.enable_reg = 0x06c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x06c4,\n\t.clkr = {\n\t\t.enable_reg = 0x06c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x0748,\n\t.clkr = {\n\t\t.enable_reg = 0x0748,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0744,\n\t.clkr = {\n\t\t.enable_reg = 0x0744,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x07c8,\n\t.clkr = {\n\t\t.enable_reg = 0x07c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x07c4,\n\t.clkr = {\n\t\t.enable_reg = 0x07c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x0848,\n\t.clkr = {\n\t\t.enable_reg = 0x0848,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0844,\n\t.clkr = {\n\t\t.enable_reg = 0x0844,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x08c8,\n\t.clkr = {\n\t\t.enable_reg = 0x08c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x08c4,\n\t.clkr = {\n\t\t.enable_reg = 0x08c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0684,\n\t.clkr = {\n\t\t.enable_reg = 0x0684,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0704,\n\t.clkr = {\n\t\t.enable_reg = 0x0704,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x0784,\n\t.clkr = {\n\t\t.enable_reg = 0x0784,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x0804,\n\t.clkr = {\n\t\t.enable_reg = 0x0804,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart5_apps_clk = {\n\t.halt_reg = 0x0884,\n\t.clkr = {\n\t\t.enable_reg = 0x0884,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart5_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart6_apps_clk = {\n\t.halt_reg = 0x0904,\n\t.clkr = {\n\t\t.enable_reg = 0x0904,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp1_uart6_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_ahb_clk = {\n\t.halt_reg = 0x0944,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x0988,\n\t.clkr = {\n\t\t.enable_reg = 0x0988,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup1_spi_apps_clk = {\n\t.halt_reg = 0x0984,\n\t.clkr = {\n\t\t.enable_reg = 0x0984,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup1_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x0a08,\n\t.clkr = {\n\t\t.enable_reg = 0x0a08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0a04,\n\t.clkr = {\n\t\t.enable_reg = 0x0a04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup2_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x0a88,\n\t.clkr = {\n\t\t.enable_reg = 0x0a88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0a84,\n\t.clkr = {\n\t\t.enable_reg = 0x0a84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup3_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x0b08,\n\t.clkr = {\n\t\t.enable_reg = 0x0b08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0b04,\n\t.clkr = {\n\t\t.enable_reg = 0x0b04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup4_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x0b88,\n\t.clkr = {\n\t\t.enable_reg = 0x0b88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup5_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0b84,\n\t.clkr = {\n\t\t.enable_reg = 0x0b84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup5_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_i2c_apps_clk = {\n\t.halt_reg = 0x0c08,\n\t.clkr = {\n\t\t.enable_reg = 0x0c08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup6_i2c_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_qup6_spi_apps_clk = {\n\t.halt_reg = 0x0c04,\n\t.clkr = {\n\t\t.enable_reg = 0x0c04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_qup6_spi_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart1_apps_clk = {\n\t.halt_reg = 0x09c4,\n\t.clkr = {\n\t\t.enable_reg = 0x09c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart2_apps_clk = {\n\t.halt_reg = 0x0a44,\n\t.clkr = {\n\t\t.enable_reg = 0x0a44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart3_apps_clk = {\n\t.halt_reg = 0x0ac4,\n\t.clkr = {\n\t\t.enable_reg = 0x0ac4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart4_apps_clk = {\n\t.halt_reg = 0x0b44,\n\t.clkr = {\n\t\t.enable_reg = 0x0b44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart5_apps_clk = {\n\t.halt_reg = 0x0bc4,\n\t.clkr = {\n\t\t.enable_reg = 0x0bc4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart5_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp2_uart6_apps_clk = {\n\t.halt_reg = 0x0c44,\n\t.clkr = {\n\t\t.enable_reg = 0x0c44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp2_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&blsp2_uart6_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x0e04,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_ahb_clk = {\n\t.halt_reg = 0x104c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_axi_clk = {\n\t.halt_reg = 0x1048,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce1_clk = {\n\t.halt_reg = 0x1050,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce2_ahb_clk = {\n\t.halt_reg = 0x108c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce2_axi_clk = {\n\t.halt_reg = 0x1088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce2_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce2_clk = {\n\t.halt_reg = 0x1090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce3_ahb_clk = {\n\t.halt_reg = 0x1d0c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1d0c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce3_axi_clk = {\n\t.halt_reg = 0x1088,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1d08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&system_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ce3_clk = {\n\t.halt_reg = 0x1090,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1d04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ce3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ce3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x1900,\n\t.clkr = {\n\t\t.enable_reg = 0x1900,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x1940,\n\t.clkr = {\n\t\t.enable_reg = 0x1940,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x1980,\n\t.clkr = {\n\t\t.enable_reg = 0x1980,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ocmem_noc_cfg_ahb_clk = {\n\t.halt_reg = 0x0248,\n\t.clkr = {\n\t\t.enable_reg = 0x0248,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ocmem_noc_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x1b10,\n\t.clkr = {\n\t\t.enable_reg = 0x1b10,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x1b0c,\n\t.clkr = {\n\t\t.enable_reg = 0x1b0c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x1b08,\n\t.clkr = {\n\t\t.enable_reg = 0x1b08,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x1b14,\n\t.clkr = {\n\t\t.enable_reg = 0x1b14,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.hw = &pcie_0_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x1b04,\n\t.clkr = {\n\t\t.enable_reg = 0x1b04,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x1b90,\n\t.clkr = {\n\t\t.enable_reg = 0x1b90,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pcie_1_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x1b8c,\n\t.clkr = {\n\t\t.enable_reg = 0x1b8c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x1b88,\n\t.clkr = {\n\t\t.enable_reg = 0x1b88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x1b94,\n\t.clkr = {\n\t\t.enable_reg = 0x1b94,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.hw = &pcie_1_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x1b84,\n\t.clkr = {\n\t\t.enable_reg = 0x1b84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x0ccc,\n\t.clkr = {\n\t\t.enable_reg = 0x0ccc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x0cc4,\n\t.clkr = {\n\t\t.enable_reg = 0x0cc4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_periph_noc_usb_hsic_ahb_clk = {\n\t.halt_reg = 0x01a4,\n\t.clkr = {\n\t\t.enable_reg = 0x01a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_periph_noc_usb_hsic_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x0d04,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x1484,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_asic0_clk = {\n\t.halt_reg = 0x1c54,\n\t.clkr = {\n\t\t.enable_reg = 0x1c54,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_asic0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_asic0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_axi_clk = {\n\t.halt_reg = 0x1c44,\n\t.clkr = {\n\t\t.enable_reg = 0x1c44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_cfg_ahb_clk = {\n\t.halt_reg = 0x1c48,\n\t.clkr = {\n\t\t.enable_reg = 0x1c48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_pmalive_clk = {\n\t.halt_reg = 0x1c50,\n\t.clkr = {\n\t\t.enable_reg = 0x1c50,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_pmalive_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_pmalive_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_rx_clk = {\n\t.halt_reg = 0x1c58,\n\t.clkr = {\n\t\t.enable_reg = 0x1c58,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sata_rx_oob_clk = {\n\t.halt_reg = 0x1c4c,\n\t.clkr = {\n\t\t.enable_reg = 0x1c4c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sata_rx_oob_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sata_rx_oob_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x04c8,\n\t.clkr = {\n\t\t.enable_reg = 0x04c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x04c4,\n\t.clkr = {\n\t\t.enable_reg = 0x04c4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_cdccal_ff_clk = {\n\t.halt_reg = 0x04e8,\n\t.clkr = {\n\t\t.enable_reg = 0x04e8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_cdccal_ff_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"xo\", .name = \"xo_board\" }\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_cdccal_sleep_clk = {\n\t.halt_reg = 0x04e4,\n\t.clkr = {\n\t\t.enable_reg = 0x04e4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_cdccal_sleep_clk\",\n\t\t\t.parent_data = (const struct clk_parent_data[]){\n\t\t\t\t{ .fw_name = \"sleep_clk\", .name = \"sleep_clk\" }\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x0508,\n\t.clkr = {\n\t\t.enable_reg = 0x0508,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x0504,\n\t.clkr = {\n\t\t.enable_reg = 0x0504,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_ahb_clk = {\n\t.halt_reg = 0x0548,\n\t.clkr = {\n\t\t.enable_reg = 0x0548,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc3_apps_clk = {\n\t.halt_reg = 0x0544,\n\t.clkr = {\n\t\t.enable_reg = 0x0544,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc3_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_ahb_clk = {\n\t.halt_reg = 0x0588,\n\t.clkr = {\n\t\t.enable_reg = 0x0588,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc4_apps_clk = {\n\t.halt_reg = 0x0584,\n\t.clkr = {\n\t\t.enable_reg = 0x0584,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&sdcc4_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_ufs_axi_clk = {\n\t.halt_reg = 0x013c,\n\t.clkr = {\n\t\t.enable_reg = 0x013c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_axi_clk = {\n\t.halt_reg = 0x0108,\n\t.clkr = {\n\t\t.enable_reg = 0x0108,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_sec_axi_clk = {\n\t.halt_reg = 0x0138,\n\t.clkr = {\n\t\t.enable_reg = 0x0138,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_sec_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ahb_clk = {\n\t.halt_reg = 0x0d84,\n\t.clkr = {\n\t\t.enable_reg = 0x0d84,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_inactivity_timers_clk = {\n\t.halt_reg = 0x0d8c,\n\t.clkr = {\n\t\t.enable_reg = 0x0d8c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_inactivity_timers_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsif_ref_clk = {\n\t.halt_reg = 0x0d88,\n\t.clkr = {\n\t\t.enable_reg = 0x0d88,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_tsif_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&tsif_ref_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_ahb_clk = {\n\t.halt_reg = 0x1d48,\n\t.clkr = {\n\t\t.enable_reg = 0x1d48,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&config_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_axi_clk = {\n\t.halt_reg = 0x1d44,\n\t.clkr = {\n\t\t.enable_reg = 0x1d44,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_cfg_clk = {\n\t.halt_reg = 0x1d50,\n\t.clkr = {\n\t\t.enable_reg = 0x1d50,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_0_clk = {\n\t.halt_reg = 0x1d5c,\n\t.clkr = {\n\t\t.enable_reg = 0x1d5c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_0_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_rx_symbol_0_clk_src\", .name = \"ufs_rx_symbol_0_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_rx_symbol_1_clk = {\n\t.halt_reg = 0x1d60,\n\t.clkr = {\n\t\t.enable_reg = 0x1d60,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_rx_symbol_1_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_rx_symbol_1_clk_src\", .name = \"ufs_rx_symbol_1_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_cfg_clk = {\n\t.halt_reg = 0x1d4c,\n\t.clkr = {\n\t\t.enable_reg = 0x1d4c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&ufs_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_0_clk = {\n\t.halt_reg = 0x1d54,\n\t.clkr = {\n\t\t.enable_reg = 0x1d54,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_0_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_tx_symbol_0_clk_src\", .name = \"ufs_tx_symbol_0_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_tx_symbol_1_clk = {\n\t.halt_reg = 0x1d58,\n\t.clkr = {\n\t\t.enable_reg = 0x1d58,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_tx_symbol_1_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"ufs_tx_symbol_1_clk_src\", .name = \"ufs_tx_symbol_1_clk_src\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2a_phy_sleep_clk = {\n\t.halt_reg = 0x04ac,\n\t.clkr = {\n\t\t.enable_reg = 0x04ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2a_phy_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2b_phy_sleep_clk = {\n\t.halt_reg = 0x04b4,\n\t.clkr = {\n\t\t.enable_reg = 0x04b4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb2b_phy_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x03c8,\n\t.clkr = {\n\t\t.enable_reg = 0x03c8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sec_master_clk = {\n\t.halt_reg = 0x1bc8,\n\t.clkr = {\n\t\t.enable_reg = 0x1bc8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sec_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_sec_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x03d0,\n\t.clkr = {\n\t\t.enable_reg = 0x03d0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb30_mock_utmi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x03cc,\n\t.clkr = {\n\t\t.enable_reg = 0x03cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_ahb_clk = {\n\t.halt_reg = 0x0488,\n\t.clkr = {\n\t\t.enable_reg = 0x0488,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_inactivity_timers_clk = {\n\t.halt_reg = 0x048c,\n\t.clkr = {\n\t\t.enable_reg = 0x048c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_inactivity_timers_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hs_system_clk = {\n\t.halt_reg = 0x0484,\n\t.clkr = {\n\t\t.enable_reg = 0x0484,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hs_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hs_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_ahb_clk = {\n\t.halt_reg = 0x0408,\n\t.clkr = {\n\t\t.enable_reg = 0x0408,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&periph_noc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_clk = {\n\t.halt_reg = 0x0410,\n\t.clkr = {\n\t\t.enable_reg = 0x0410,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_io_cal_clk = {\n\t.halt_reg = 0x0414,\n\t.clkr = {\n\t\t.enable_reg = 0x0414,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_io_cal_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_io_cal_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_io_cal_sleep_clk = {\n\t.halt_reg = 0x0418,\n\t.clkr = {\n\t\t.enable_reg = 0x0418,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_io_cal_sleep_clk\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\", .name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_hsic_system_clk = {\n\t.halt_reg = 0x040c,\n\t.clkr = {\n\t\t.enable_reg = 0x040c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb_hsic_system_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&usb_hsic_system_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc usb_hs_hsic_gdsc = {\n\t.gdscr = 0x404,\n\t.pd = {\n\t\t.name = \"usb_hs_hsic\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie0_gdsc = {\n\t.gdscr = 0x1ac4,\n\t.pd = {\n\t\t.name = \"pcie0\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie1_gdsc = {\n\t.gdscr = 0x1b44,\n\t.pd = {\n\t\t.name = \"pcie1\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_gdsc = {\n\t.gdscr = 0x1e84,\n\t.pd = {\n\t\t.name = \"usb30\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_apq8084_clocks[] = {\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_VOTE] = &gpll0_vote,\n\t[GPLL1] = &gpll1.clkr,\n\t[GPLL1_VOTE] = &gpll1_vote,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_VOTE] = &gpll4_vote,\n\t[CONFIG_NOC_CLK_SRC] = &config_noc_clk_src.clkr,\n\t[PERIPH_NOC_CLK_SRC] = &periph_noc_clk_src.clkr,\n\t[SYSTEM_NOC_CLK_SRC] = &system_noc_clk_src.clkr,\n\t[UFS_AXI_CLK_SRC] = &ufs_axi_clk_src.clkr,\n\t[USB30_MASTER_CLK_SRC] = &usb30_master_clk_src.clkr,\n\t[USB30_SEC_MASTER_CLK_SRC] = &usb30_sec_master_clk_src.clkr,\n\t[USB_HSIC_AHB_CLK_SRC] = &usb_hsic_ahb_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP1_UART4_APPS_CLK_SRC] = &blsp1_uart4_apps_clk_src.clkr,\n\t[BLSP1_UART5_APPS_CLK_SRC] = &blsp1_uart5_apps_clk_src.clkr,\n\t[BLSP1_UART6_APPS_CLK_SRC] = &blsp1_uart6_apps_clk_src.clkr,\n\t[BLSP2_QUP1_I2C_APPS_CLK_SRC] = &blsp2_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP1_SPI_APPS_CLK_SRC] = &blsp2_qup1_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP2_I2C_APPS_CLK_SRC] = &blsp2_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP2_SPI_APPS_CLK_SRC] = &blsp2_qup2_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP3_I2C_APPS_CLK_SRC] = &blsp2_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP3_SPI_APPS_CLK_SRC] = &blsp2_qup3_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP4_I2C_APPS_CLK_SRC] = &blsp2_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP4_SPI_APPS_CLK_SRC] = &blsp2_qup4_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP5_I2C_APPS_CLK_SRC] = &blsp2_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP5_SPI_APPS_CLK_SRC] = &blsp2_qup5_spi_apps_clk_src.clkr,\n\t[BLSP2_QUP6_I2C_APPS_CLK_SRC] = &blsp2_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP2_QUP6_SPI_APPS_CLK_SRC] = &blsp2_qup6_spi_apps_clk_src.clkr,\n\t[BLSP2_UART1_APPS_CLK_SRC] = &blsp2_uart1_apps_clk_src.clkr,\n\t[BLSP2_UART2_APPS_CLK_SRC] = &blsp2_uart2_apps_clk_src.clkr,\n\t[BLSP2_UART3_APPS_CLK_SRC] = &blsp2_uart3_apps_clk_src.clkr,\n\t[BLSP2_UART4_APPS_CLK_SRC] = &blsp2_uart4_apps_clk_src.clkr,\n\t[BLSP2_UART5_APPS_CLK_SRC] = &blsp2_uart5_apps_clk_src.clkr,\n\t[BLSP2_UART6_APPS_CLK_SRC] = &blsp2_uart6_apps_clk_src.clkr,\n\t[CE1_CLK_SRC] = &ce1_clk_src.clkr,\n\t[CE2_CLK_SRC] = &ce2_clk_src.clkr,\n\t[CE3_CLK_SRC] = &ce3_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[PCIE_0_AUX_CLK_SRC] = &pcie_0_aux_clk_src.clkr,\n\t[PCIE_0_PIPE_CLK_SRC] = &pcie_0_pipe_clk_src.clkr,\n\t[PCIE_1_AUX_CLK_SRC] = &pcie_1_aux_clk_src.clkr,\n\t[PCIE_1_PIPE_CLK_SRC] = &pcie_1_pipe_clk_src.clkr,\n\t[PDM2_CLK_SRC] = &pdm2_clk_src.clkr,\n\t[SATA_ASIC0_CLK_SRC] = &sata_asic0_clk_src.clkr,\n\t[SATA_PMALIVE_CLK_SRC] = &sata_pmalive_clk_src.clkr,\n\t[SATA_RX_CLK_SRC] = &sata_rx_clk_src.clkr,\n\t[SATA_RX_OOB_CLK_SRC] = &sata_rx_oob_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[SDCC2_APPS_CLK_SRC] = &sdcc2_apps_clk_src.clkr,\n\t[SDCC3_APPS_CLK_SRC] = &sdcc3_apps_clk_src.clkr,\n\t[SDCC4_APPS_CLK_SRC] = &sdcc4_apps_clk_src.clkr,\n\t[TSIF_REF_CLK_SRC] = &tsif_ref_clk_src.clkr,\n\t[USB30_MOCK_UTMI_CLK_SRC] = &usb30_mock_utmi_clk_src.clkr,\n\t[USB30_SEC_MOCK_UTMI_CLK_SRC] = &usb30_sec_mock_utmi_clk_src.clkr,\n\t[USB_HS_SYSTEM_CLK_SRC] = &usb_hs_system_clk_src.clkr,\n\t[USB_HSIC_CLK_SRC] = &usb_hsic_clk_src.clkr,\n\t[USB_HSIC_IO_CAL_CLK_SRC] = &usb_hsic_io_cal_clk_src.clkr,\n\t[USB_HSIC_MOCK_UTMI_CLK_SRC] = &usb_hsic_mock_utmi_clk_src.clkr,\n\t[USB_HSIC_SYSTEM_CLK_SRC] = &usb_hsic_system_clk_src.clkr,\n\t[GCC_BAM_DMA_AHB_CLK] = &gcc_bam_dma_ahb_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_I2C_APPS_CLK] = &gcc_blsp1_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_UART5_APPS_CLK] = &gcc_blsp1_uart5_apps_clk.clkr,\n\t[GCC_BLSP1_UART6_APPS_CLK] = &gcc_blsp1_uart6_apps_clk.clkr,\n\t[GCC_BLSP2_AHB_CLK] = &gcc_blsp2_ahb_clk.clkr,\n\t[GCC_BLSP2_QUP1_I2C_APPS_CLK] = &gcc_blsp2_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP1_SPI_APPS_CLK] = &gcc_blsp2_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_I2C_APPS_CLK] = &gcc_blsp2_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP2_SPI_APPS_CLK] = &gcc_blsp2_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_I2C_APPS_CLK] = &gcc_blsp2_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP3_SPI_APPS_CLK] = &gcc_blsp2_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_I2C_APPS_CLK] = &gcc_blsp2_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP4_SPI_APPS_CLK] = &gcc_blsp2_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_I2C_APPS_CLK] = &gcc_blsp2_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP5_SPI_APPS_CLK] = &gcc_blsp2_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_I2C_APPS_CLK] = &gcc_blsp2_qup6_i2c_apps_clk.clkr,\n\t[GCC_BLSP2_QUP6_SPI_APPS_CLK] = &gcc_blsp2_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP2_UART1_APPS_CLK] = &gcc_blsp2_uart1_apps_clk.clkr,\n\t[GCC_BLSP2_UART2_APPS_CLK] = &gcc_blsp2_uart2_apps_clk.clkr,\n\t[GCC_BLSP2_UART3_APPS_CLK] = &gcc_blsp2_uart3_apps_clk.clkr,\n\t[GCC_BLSP2_UART4_APPS_CLK] = &gcc_blsp2_uart4_apps_clk.clkr,\n\t[GCC_BLSP2_UART5_APPS_CLK] = &gcc_blsp2_uart5_apps_clk.clkr,\n\t[GCC_BLSP2_UART6_APPS_CLK] = &gcc_blsp2_uart6_apps_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CE1_AHB_CLK] = &gcc_ce1_ahb_clk.clkr,\n\t[GCC_CE1_AXI_CLK] = &gcc_ce1_axi_clk.clkr,\n\t[GCC_CE1_CLK] = &gcc_ce1_clk.clkr,\n\t[GCC_CE2_AHB_CLK] = &gcc_ce2_ahb_clk.clkr,\n\t[GCC_CE2_AXI_CLK] = &gcc_ce2_axi_clk.clkr,\n\t[GCC_CE2_CLK] = &gcc_ce2_clk.clkr,\n\t[GCC_CE3_AHB_CLK] = &gcc_ce3_ahb_clk.clkr,\n\t[GCC_CE3_AXI_CLK] = &gcc_ce3_axi_clk.clkr,\n\t[GCC_CE3_CLK] = &gcc_ce3_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_OCMEM_NOC_CFG_AHB_CLK] = &gcc_ocmem_noc_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PERIPH_NOC_USB_HSIC_AHB_CLK] = &gcc_periph_noc_usb_hsic_ahb_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_SATA_ASIC0_CLK] = &gcc_sata_asic0_clk.clkr,\n\t[GCC_SATA_AXI_CLK] = &gcc_sata_axi_clk.clkr,\n\t[GCC_SATA_CFG_AHB_CLK] = &gcc_sata_cfg_ahb_clk.clkr,\n\t[GCC_SATA_PMALIVE_CLK] = &gcc_sata_pmalive_clk.clkr,\n\t[GCC_SATA_RX_CLK] = &gcc_sata_rx_clk.clkr,\n\t[GCC_SATA_RX_OOB_CLK] = &gcc_sata_rx_oob_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_CDCCAL_FF_CLK] = &gcc_sdcc1_cdccal_ff_clk.clkr,\n\t[GCC_SDCC1_CDCCAL_SLEEP_CLK] = &gcc_sdcc1_cdccal_sleep_clk.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC3_AHB_CLK] = &gcc_sdcc3_ahb_clk.clkr,\n\t[GCC_SDCC3_APPS_CLK] = &gcc_sdcc3_apps_clk.clkr,\n\t[GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,\n\t[GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,\n\t[GCC_SYS_NOC_UFS_AXI_CLK] = &gcc_sys_noc_ufs_axi_clk.clkr,\n\t[GCC_SYS_NOC_USB3_AXI_CLK] = &gcc_sys_noc_usb3_axi_clk.clkr,\n\t[GCC_SYS_NOC_USB3_SEC_AXI_CLK] = &gcc_sys_noc_usb3_sec_axi_clk.clkr,\n\t[GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,\n\t[GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,\n\t[GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,\n\t[GCC_UFS_AHB_CLK] = &gcc_ufs_ahb_clk.clkr,\n\t[GCC_UFS_AXI_CLK] = &gcc_ufs_axi_clk.clkr,\n\t[GCC_UFS_RX_CFG_CLK] = &gcc_ufs_rx_cfg_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_0_CLK] = &gcc_ufs_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_RX_SYMBOL_1_CLK] = &gcc_ufs_rx_symbol_1_clk.clkr,\n\t[GCC_UFS_TX_CFG_CLK] = &gcc_ufs_tx_cfg_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_0_CLK] = &gcc_ufs_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_TX_SYMBOL_1_CLK] = &gcc_ufs_tx_symbol_1_clk.clkr,\n\t[GCC_USB2A_PHY_SLEEP_CLK] = &gcc_usb2a_phy_sleep_clk.clkr,\n\t[GCC_USB2B_PHY_SLEEP_CLK] = &gcc_usb2b_phy_sleep_clk.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB30_SEC_MASTER_CLK] = &gcc_usb30_sec_master_clk.clkr,\n\t[GCC_USB30_SEC_MOCK_UTMI_CLK] = &gcc_usb30_sec_mock_utmi_clk.clkr,\n\t[GCC_USB30_SEC_SLEEP_CLK] = &gcc_usb30_sec_sleep_clk.clkr,\n\t[GCC_USB_HS_AHB_CLK] = &gcc_usb_hs_ahb_clk.clkr,\n\t[GCC_USB_HS_INACTIVITY_TIMERS_CLK] = &gcc_usb_hs_inactivity_timers_clk.clkr,\n\t[GCC_USB_HS_SYSTEM_CLK] = &gcc_usb_hs_system_clk.clkr,\n\t[GCC_USB_HSIC_AHB_CLK] = &gcc_usb_hsic_ahb_clk.clkr,\n\t[GCC_USB_HSIC_CLK] = &gcc_usb_hsic_clk.clkr,\n\t[GCC_USB_HSIC_IO_CAL_CLK] = &gcc_usb_hsic_io_cal_clk.clkr,\n\t[GCC_USB_HSIC_IO_CAL_SLEEP_CLK] = &gcc_usb_hsic_io_cal_sleep_clk.clkr,\n\t[GCC_USB_HSIC_MOCK_UTMI_CLK] = &gcc_usb_hsic_mock_utmi_clk.clkr,\n\t[GCC_USB_HSIC_SYSTEM_CLK] = &gcc_usb_hsic_system_clk.clkr,\n\t[GCC_MMSS_GPLL0_CLK_SRC] = &gcc_mmss_gpll0_clk_src,\n};\n\nstatic struct gdsc *gcc_apq8084_gdscs[] = {\n\t[USB_HS_HSIC_GDSC] = &usb_hs_hsic_gdsc,\n\t[PCIE0_GDSC] = &pcie0_gdsc,\n\t[PCIE1_GDSC] = &pcie1_gdsc,\n\t[USB30_GDSC] = &usb30_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_apq8084_resets[] = {\n\t[GCC_SYSTEM_NOC_BCR] = { 0x0100 },\n\t[GCC_CONFIG_NOC_BCR] = { 0x0140 },\n\t[GCC_PERIPH_NOC_BCR] = { 0x0180 },\n\t[GCC_IMEM_BCR] = { 0x0200 },\n\t[GCC_MMSS_BCR] = { 0x0240 },\n\t[GCC_QDSS_BCR] = { 0x0300 },\n\t[GCC_USB_30_BCR] = { 0x03c0 },\n\t[GCC_USB3_PHY_BCR] = { 0x03fc },\n\t[GCC_USB_HS_HSIC_BCR] = { 0x0400 },\n\t[GCC_USB_HS_BCR] = { 0x0480 },\n\t[GCC_USB2A_PHY_BCR] = { 0x04a8 },\n\t[GCC_USB2B_PHY_BCR] = { 0x04b0 },\n\t[GCC_SDCC1_BCR] = { 0x04c0 },\n\t[GCC_SDCC2_BCR] = { 0x0500 },\n\t[GCC_SDCC3_BCR] = { 0x0540 },\n\t[GCC_SDCC4_BCR] = { 0x0580 },\n\t[GCC_BLSP1_BCR] = { 0x05c0 },\n\t[GCC_BLSP1_QUP1_BCR] = { 0x0640 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x0680 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x06c0 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x0700 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x0740 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x0780 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x07c0 },\n\t[GCC_BLSP1_UART4_BCR] = { 0x0800 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x0840 },\n\t[GCC_BLSP1_UART5_BCR] = { 0x0880 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x08c0 },\n\t[GCC_BLSP1_UART6_BCR] = { 0x0900 },\n\t[GCC_BLSP2_BCR] = { 0x0940 },\n\t[GCC_BLSP2_QUP1_BCR] = { 0x0980 },\n\t[GCC_BLSP2_UART1_BCR] = { 0x09c0 },\n\t[GCC_BLSP2_QUP2_BCR] = { 0x0a00 },\n\t[GCC_BLSP2_UART2_BCR] = { 0x0a40 },\n\t[GCC_BLSP2_QUP3_BCR] = { 0x0a80 },\n\t[GCC_BLSP2_UART3_BCR] = { 0x0ac0 },\n\t[GCC_BLSP2_QUP4_BCR] = { 0x0b00 },\n\t[GCC_BLSP2_UART4_BCR] = { 0x0b40 },\n\t[GCC_BLSP2_QUP5_BCR] = { 0x0b80 },\n\t[GCC_BLSP2_UART5_BCR] = { 0x0bc0 },\n\t[GCC_BLSP2_QUP6_BCR] = { 0x0c00 },\n\t[GCC_BLSP2_UART6_BCR] = { 0x0c40 },\n\t[GCC_PDM_BCR] = { 0x0cc0 },\n\t[GCC_PRNG_BCR] = { 0x0d00 },\n\t[GCC_BAM_DMA_BCR] = { 0x0d40 },\n\t[GCC_TSIF_BCR] = { 0x0d80 },\n\t[GCC_TCSR_BCR] = { 0x0dc0 },\n\t[GCC_BOOT_ROM_BCR] = { 0x0e00 },\n\t[GCC_MSG_RAM_BCR] = { 0x0e40 },\n\t[GCC_TLMM_BCR] = { 0x0e80 },\n\t[GCC_MPM_BCR] = { 0x0ec0 },\n\t[GCC_MPM_AHB_RESET] = { 0x0ec4, 1 },\n\t[GCC_MPM_NON_AHB_RESET] = { 0x0ec4, 2 },\n\t[GCC_SEC_CTRL_BCR] = { 0x0f40 },\n\t[GCC_SPMI_BCR] = { 0x0fc0 },\n\t[GCC_SPDM_BCR] = { 0x1000 },\n\t[GCC_CE1_BCR] = { 0x1040 },\n\t[GCC_CE2_BCR] = { 0x1080 },\n\t[GCC_BIMC_BCR] = { 0x1100 },\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = { 0x1240 },\n\t[GCC_SNOC_BUS_TIMEOUT2_BCR] = { 0x1248 },\n\t[GCC_PNOC_BUS_TIMEOUT0_BCR] = { 0x1280 },\n\t[GCC_PNOC_BUS_TIMEOUT1_BCR] = { 0x1288 },\n\t[GCC_PNOC_BUS_TIMEOUT2_BCR] = { 0x1290 },\n\t[GCC_PNOC_BUS_TIMEOUT3_BCR] = { 0x1298 },\n\t[GCC_PNOC_BUS_TIMEOUT4_BCR] = { 0x12a0 },\n\t[GCC_CNOC_BUS_TIMEOUT0_BCR] = { 0x12c0 },\n\t[GCC_CNOC_BUS_TIMEOUT1_BCR] = { 0x12c8 },\n\t[GCC_CNOC_BUS_TIMEOUT2_BCR] = { 0x12d0 },\n\t[GCC_CNOC_BUS_TIMEOUT3_BCR] = { 0x12d8 },\n\t[GCC_CNOC_BUS_TIMEOUT4_BCR] = { 0x12e0 },\n\t[GCC_CNOC_BUS_TIMEOUT5_BCR] = { 0x12e8 },\n\t[GCC_CNOC_BUS_TIMEOUT6_BCR] = { 0x12f0 },\n\t[GCC_DEHR_BCR] = { 0x1300 },\n\t[GCC_RBCPR_BCR] = { 0x1380 },\n\t[GCC_MSS_RESTART] = { 0x1680 },\n\t[GCC_LPASS_RESTART] = { 0x16c0 },\n\t[GCC_WCSS_RESTART] = { 0x1700 },\n\t[GCC_VENUS_RESTART] = { 0x1740 },\n\t[GCC_COPSS_SMMU_BCR] = { 0x1a40 },\n\t[GCC_SPSS_BCR] = { 0x1a80 },\n\t[GCC_PCIE_0_BCR] = { 0x1ac0 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x1b00 },\n\t[GCC_PCIE_1_BCR] = { 0x1b40 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x1b80 },\n\t[GCC_USB_30_SEC_BCR] = { 0x1bc0 },\n\t[GCC_USB3_SEC_PHY_BCR] = { 0x1bfc },\n\t[GCC_SATA_BCR] = { 0x1c40 },\n\t[GCC_CE3_BCR] = { 0x1d00 },\n\t[GCC_UFS_BCR] = { 0x1d40 },\n\t[GCC_USB30_PHY_COM_BCR] = { 0x1e80 },\n};\n\nstatic const struct regmap_config gcc_apq8084_regmap_config = {\n\t.reg_bits\t= 32,\n\t.reg_stride\t= 4,\n\t.val_bits\t= 32,\n\t.max_register\t= 0x1fc0,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_apq8084_desc = {\n\t.config = &gcc_apq8084_regmap_config,\n\t.clks = gcc_apq8084_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_apq8084_clocks),\n\t.resets = gcc_apq8084_resets,\n\t.num_resets = ARRAY_SIZE(gcc_apq8084_resets),\n\t.gdscs = gcc_apq8084_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_apq8084_gdscs),\n};\n\nstatic const struct of_device_id gcc_apq8084_match_table[] = {\n\t{ .compatible = \"qcom,gcc-apq8084\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_apq8084_match_table);\n\nstatic int gcc_apq8084_probe(struct platform_device *pdev)\n{\n\tint ret;\n\tstruct device *dev = &pdev->dev;\n\n\tret = qcom_cc_register_board_clk(dev, \"xo_board\", \"xo\", 19200000);\n\tif (ret)\n\t\treturn ret;\n\n\tret = qcom_cc_register_sleep_clk(dev);\n\tif (ret)\n\t\treturn ret;\n\n\treturn qcom_cc_probe(pdev, &gcc_apq8084_desc);\n}\n\nstatic struct platform_driver gcc_apq8084_driver = {\n\t.probe\t\t= gcc_apq8084_probe,\n\t.driver\t\t= {\n\t\t.name\t= \"gcc-apq8084\",\n\t\t.of_match_table = gcc_apq8084_match_table,\n\t},\n};\n\nstatic int __init gcc_apq8084_init(void)\n{\n\treturn platform_driver_register(&gcc_apq8084_driver);\n}\ncore_initcall(gcc_apq8084_init);\n\nstatic void __exit gcc_apq8084_exit(void)\n{\n\tplatform_driver_unregister(&gcc_apq8084_driver);\n}\nmodule_exit(gcc_apq8084_exit);\n\nMODULE_DESCRIPTION(\"QCOM GCC APQ8084 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-apq8084\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}