Drill report for tp4potencia.kicad_pcb
Created on 2024-06-30T22:06:12-0300

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'tp4potencia-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0,750mm  0,0295"  (28 holes)
    T2  0,800mm  0,0315"  (142 holes)
    T3  0,900mm  0,0354"  (10 holes)
    T4  1,000mm  0,0394"  (8 holes)
    T5  1,000mm  0,0394"  (20 holes)
    T6  1,100mm  0,0433"  (22 holes)
    T7  1,190mm  0,0469"  (2 holes)
    T8  1,200mm  0,0472"  (7 holes)
    T9  1,300mm  0,0512"  (4 holes)
    T10  1,500mm  0,0591"  (6 holes)
    T11  1,520mm  0,0598"  (5 holes)
    T12  1,600mm  0,0630"  (4 holes)
    T13  2,000mm  0,0787"  (7 holes)
    T14  3,200mm  0,1260"  (4 holes)

    Total plated holes count 269


Drill file 'tp4potencia-NPTH.drl' contains
    unplated through holes:
    =============================================================
    T1  3,500mm  0,1378"  (1 hole)

    Total unplated holes count 1
