# RISC-V-single-cycle-core
This repository is for RISC-V single cycle core. 
Team UIT has completed the whole implementation of a 32-Bit Single Cycle RISC-V Core on Logisim as well as on Chisel and developed the verilog file of it from the Chisel code. The core is being tested on FPGA now. 
