// Seed: 4095607758
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  inout uwire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout logic [7:0] id_4;
  output wire _id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = id_4[-1'b0] - id_4 ^ id_4;
  parameter id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5
  );
  logic [|  -1 : (  id_3  )] id_6[1 'b0 : id_3];
  assign id_6[~1'b0] = -1 ? 1 : id_6[1'b0];
  assign id_3 = !-1;
endmodule
