{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 00:55:42 2023 " "Info: Processing started: Wed Oct 25 00:55:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off problem4 -c problem4 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem4 -c problem4" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CL " "Info: Assuming node \"CL\" is an undefined clock" {  } { { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } } { "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CL register register 74112:inst4\|8 74112:inst4\|8 250.0 MHz Internal " "Info: Clock \"CL\" Internal fmax is restricted to 250.0 MHz between source register \"74112:inst4\|8\" and destination register \"74112:inst4\|8\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.0 ns 2.0 ns 4.0 ns " "Info: fmax restricted to Clock High delay (2.0 ns) plus Clock Low delay (2.0 ns) : restricted to 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.700 ns + Longest register register " "Info: + Longest register to register delay is 0.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst4\|8 1 REG LC8_C3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 0.700 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.100 ns) + CELL(0.600 ns) = 0.700 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 74112:inst4|8 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.600 ns ( 85.71 % ) " "Info: Total cell delay = 0.600 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 14.29 % ) " "Info: Total interconnect delay = 0.100 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 74112:inst4|8 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "0.700 ns" { 74112:inst4|8 74112:inst4|8 } { 0.000ns 0.100ns } { 0.000ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CL\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CL 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CL\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CL 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { 74112:inst4|8 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "0.700 ns" { 74112:inst4|8 74112:inst4|8 } { 0.000ns 0.100ns } { 0.000ns 0.600ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { 74112:inst4|8 } {  } {  } } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74112:inst4\|8 S CL 0.900 ns register " "Info: tsu for register \"74112:inst4\|8\" (data pin = \"S\", clock pin = \"CL\") is 0.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest pin register " "Info: + Longest pin to register delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns S 1 PIN PIN_126 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 1; PIN Node = 'S'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 48 40 208 64 "S" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 2.000 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.100 ns) + CELL(0.600 ns) = 2.000 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.700 ns" { S 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 95.00 % ) " "Info: Total cell delay = 1.900 ns ( 95.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 5.00 % ) " "Info: Total interconnect delay = 0.100 ns ( 5.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { S 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.000 ns" { S S~out 74112:inst4|8 } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.600ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CL\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CL 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { S 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.000 ns" { S S~out 74112:inst4|8 } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.600ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CL Q 74112:inst4\|8 6.200 ns register " "Info: tco from clock \"CL\" to destination pin \"Q\" through register \"74112:inst4\|8\" is 6.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CL 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.400 ns + Longest register pin " "Info: + Longest register to pin delay is 4.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74112:inst4\|8 1 REG LC8_C3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(3.800 ns) 4.400 ns Q 2 PIN PIN_95 0 " "Info: 2: + IC(0.600 ns) + CELL(3.800 ns) = 4.400 ns; Loc. = PIN_95; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { 74112:inst4|8 Q } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 104 504 680 120 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 86.36 % ) " "Info: Total cell delay = 3.800 ns ( 86.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 13.64 % ) " "Info: Total interconnect delay = 0.600 ns ( 13.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { 74112:inst4|8 Q } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "4.400 ns" { 74112:inst4|8 Q } { 0.000ns 0.600ns } { 0.000ns 3.800ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.400 ns" { 74112:inst4|8 Q } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "4.400 ns" { 74112:inst4|8 Q } { 0.000ns 0.600ns } { 0.000ns 3.800ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "74112:inst4\|8 R CL 0.400 ns register " "Info: th for register \"74112:inst4\|8\" (data pin = \"R\", clock pin = \"CL\") is 0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns CL 1 CLK PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 1; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 120 40 208 136 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.200 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns R 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'R'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "problem4.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab5/problem4/problem4.bdf" { { 88 40 208 104 "R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 1.800 ns 74112:inst4\|8 2 REG LC8_C3 2 " "Info: 2: + IC(0.100 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC8_C3; Fanout = 2; REG Node = '74112:inst4\|8'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.500 ns" { R 74112:inst4|8 } "NODE_NAME" } } { "74112.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/74112.bdf" { { 64 280 344 144 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 94.44 % ) " "Info: Total cell delay = 1.700 ns ( 94.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.100 ns ( 5.56 % ) " "Info: Total interconnect delay = 0.100 ns ( 5.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { R 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { R R~out 74112:inst4|8 } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.400ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.500 ns" { CL 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.500 ns" { CL CL~out 74112:inst4|8 } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.800 ns" { R 74112:inst4|8 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "1.800 ns" { R R~out 74112:inst4|8 } { 0.000ns 0.000ns 0.100ns } { 0.000ns 1.300ns 0.400ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 00:55:42 2023 " "Info: Processing ended: Wed Oct 25 00:55:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
