
*** Running vivado
    with args -log qsfp2_cmac_usplus_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source qsfp2_cmac_usplus_0_0.tcl



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source qsfp2_cmac_usplus_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1461.863 ; gain = 154.738
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: qsfp2_cmac_usplus_0_0
Command: synth_design -top qsfp2_cmac_usplus_0_0 -part xczu28dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 45220
INFO: [Synth 8-11241] undeclared symbol 'ability_match', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:1492]
INFO: [Synth 8-11241] undeclared symbol 'acknowledge_match', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:1493]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:22912]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:27949]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:38428]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:38429]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39884]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39885]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39886]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39887]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39888]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39889]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39890]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39891]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39892]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39893]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39894]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39895]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39896]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39897]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39898]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39899]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39900]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39901]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39902]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39903]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:39904]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:69306]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:74343]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:86460]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:86461]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87916]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87917]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87918]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87919]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87920]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87921]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87922]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87923]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87924]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87925]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87926]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87927]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87928]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87929]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87930]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87931]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87932]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87933]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87934]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87935]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:87936]
INFO: [Synth 8-11241] undeclared symbol 'pp2stats_is_control', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:116651]
INFO: [Synth 8-11241] undeclared symbol 'stat_rx_overflow_err', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:121970]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_overflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:131744]
INFO: [Synth 8-11241] undeclared symbol 'tx_otn_underflow_err_ml', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:131745]
INFO: [Synth 8-11241] undeclared symbol 'dataout0', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132798]
INFO: [Synth 8-11241] undeclared symbol 'dataout1', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132799]
INFO: [Synth 8-11241] undeclared symbol 'dataout2', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132800]
INFO: [Synth 8-11241] undeclared symbol 'dataout3', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132801]
INFO: [Synth 8-11241] undeclared symbol 'dataout4', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132802]
INFO: [Synth 8-11241] undeclared symbol 'dataout5', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132803]
INFO: [Synth 8-11241] undeclared symbol 'dataout6', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132804]
INFO: [Synth 8-11241] undeclared symbol 'dataout7', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132805]
INFO: [Synth 8-11241] undeclared symbol 'dataout8', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132806]
INFO: [Synth 8-11241] undeclared symbol 'dataout9', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132807]
INFO: [Synth 8-11241] undeclared symbol 'dataout10', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132808]
INFO: [Synth 8-11241] undeclared symbol 'dataout11', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132809]
INFO: [Synth 8-11241] undeclared symbol 'dataout12', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132810]
INFO: [Synth 8-11241] undeclared symbol 'dataout13', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132811]
INFO: [Synth 8-11241] undeclared symbol 'dataout14', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132812]
INFO: [Synth 8-11241] undeclared symbol 'dataout15', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132813]
INFO: [Synth 8-11241] undeclared symbol 'dataout16', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132814]
INFO: [Synth 8-11241] undeclared symbol 'dataout17', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132815]
INFO: [Synth 8-11241] undeclared symbol 'dataout18', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132816]
INFO: [Synth 8-11241] undeclared symbol 'dataout19', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132817]
INFO: [Synth 8-11241] undeclared symbol 'is_ctrlout', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/f140/hdl/cmac_usplus_v3_1_rfs.sv:132818]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_RdCE', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper.v:635]
INFO: [Synth 8-11241] undeclared symbol 'Bus2IP_WrCE', assumed default net type 'wire' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper.v:636]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3045.777 ; gain = 429.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0.v:52]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_wrapper' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:52]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 156.250000 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 100.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y1 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y12 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y13 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y14 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y15 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 1 - type: integer 
	Parameter C_RX_EQ_MODE bound to: DFE - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_cdc_sync' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2505]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_cdc_sync' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2505]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_syncer_reset' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2600]
	Parameter PIPE_LEN bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_syncer_reset' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2600]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_reg_map' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:51]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized0' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized0' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized1' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized1' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized2' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized2' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized3' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized3' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized4' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized4' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized5' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized5' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized6' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized6' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_syncer_pulse' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5980]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_syncer_level' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5870]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_syncer_level' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5870]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_syncer_pulse' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5980]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized7' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized7' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized8' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
	Parameter WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_cdc_sync_2stage__parameterized8' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:6083]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized0' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized0' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized1' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized1' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized2' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized2' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized3' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized3' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized4' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
	Parameter OUTWIDTH bound to: 48 - type: integer 
	Parameter INWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_pmtick_statsreg__parameterized4' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:5791]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_reg_map' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:51]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif.v:66]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif.v:66]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper.v:51]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_tx_sync' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2539]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_tx_sync' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2539]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_rx_64bit_sync' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2561]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_rx_64bit_sync' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2561]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_rx_32bit_sync' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2574]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_rx_32bit_sync' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2574]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_rx_16bit_sync' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2587]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_rx_16bit_sync' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:2587]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_fifo' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:531]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_fifo' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1207]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1274]
INFO: [Synth 8-226] default block is never used [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1296]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_lbus2axis_segmented_corelogic' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:448]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_lbus2axis_segmented_corelogic' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:154]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:2953]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:2953]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:71960]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:71960]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:1695]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:1695]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_ultrascale_tx_userclk' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_ultrascale_tx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_ultrascale_tx_userclk' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_ultrascale_rx_userclk' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_ultrascale_rx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_ultrascale_rx_userclk' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_gt' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtwizard_top' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtye4_common_wrapper' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:52975]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_common' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtye4_common_wrapper' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtye4_channel_wrapper' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp_diablo.v:51814]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_channel' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtye4_channel_wrapper' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-226] default block is never used [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtye4_delay_powergood' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_bit_synchronizer' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_synchronizer' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_reset_inv_synchronizer' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ipshared/102d/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4.v:143]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_gt_gtwizard_top' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt_gtwizard_top.v:175]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_gt' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0_wrapper' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/cmac_usplus_v3_1_13/qsfp2_cmac_usplus_0_0_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'qsfp2_cmac_usplus_0_0' (0#1) [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0.v:52]
INFO: [Synth 8-3936] Found unconnected internal register 'Bus2IP_Addr_reg_reg' and it is trimmed from '32' to '16' bits. [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axi4_lite_reg_map.v:374]
WARNING: [Synth 8-3848] Net prog_full in module/entity qsfp2_cmac_usplus_0_0_fifo does not have driver. [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3071]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1391]
WARNING: [Synth 8-7129] Port gtwiz_userclk_tx_reset_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_userclk_rx_reset_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_reset_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_tx_start_user_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_reset_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_buffbypass_rx_start_user_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_tx_done_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_done_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll0lock_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_reset_qpll1lock_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[71] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[70] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[69] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[68] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[67] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[66] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[65] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[64] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[63] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[62] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[61] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[60] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[59] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[58] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[57] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[56] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[55] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[54] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[53] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[52] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[51] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[50] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[49] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[48] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[47] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[46] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[45] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[44] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[43] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[42] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[41] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[40] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[39] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[38] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[37] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[36] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[35] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[34] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[33] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[32] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[31] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[30] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[29] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[28] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[27] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[26] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[25] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[24] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[23] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[22] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[21] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[20] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[19] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[18] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[17] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[16] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[15] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[14] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[13] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[12] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[11] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[10] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[9] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[8] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[7] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[6] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[5] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[4] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[3] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[2] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[1] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_txoutclk_period_in[0] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[71] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[70] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[69] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[68] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[67] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[66] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[65] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[64] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[63] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[62] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[61] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[60] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[59] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[58] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[57] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[56] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[55] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port gtwiz_gtye4_cpll_cal_cnt_tol_in[54] in module qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3201.312 ; gain = 584.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.234 ; gain = 602.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3219.234 ; gain = 602.500
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3232.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3350.477 ; gain = 0.039
Finished Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt.xdc] for cell 'inst/qsfp2_cmac_usplus_0_0_gt_i/inst'
Finished Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt.xdc] for cell 'inst/qsfp2_cmac_usplus_0_0_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/ip_0/synth/qsfp2_cmac_usplus_0_0_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0_board.xdc] for cell 'inst'
Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'gt_ref_clk_p' already exists, overwriting the previous clock with the same name. [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc:56]
Finished Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qsfp2_cmac_usplus_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3350.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.950 . Memory (MB): peak = 3350.477 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3350.477 ; gain = 733.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:11 ; elapsed = 00:01:19 . Memory (MB): peak = 3350.477 ; gain = 733.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_araddr_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 71).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property DONT_TOUCH = true for inst/i_qsfp2_cmac_usplus_0_0_axi4_lite_if_wrapper/i_qsfp2_cmac_usplus_0_0_axi4_lite_slave_2_ipif/axi_rdata_reg. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/synth/qsfp2_cmac_usplus_0_0.xdc, line 72).
Applied set_property KEEP_HIERARCHY = SOFT for inst/qsfp2_cmac_usplus_0_0_gt_i/inst. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for inst/qsfp2_cmac_usplus_0_0_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/i_qsfp2_cmac_usplus_0_0_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 3350.477 ; gain = 733.742
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_16_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 3350.477 ; gain = 733.742
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data4' (qsfp2_cmac_usplus_0_0_rx_32bit_sync) to 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data4' (qsfp2_cmac_usplus_0_0_rx_32bit_sync) to 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data4' (qsfp2_cmac_usplus_0_0_rx_32bit_sync) to 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data4' (qsfp2_cmac_usplus_0_0_rx_32bit_sync) to 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data4' (qsfp2_cmac_usplus_0_0_rx_32bit_sync) to 'inst/i_qsfp2_cmac_usplus_0_0_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:22 . Memory (MB): peak = 3350.477 ; gain = 733.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gt_ref_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:49 . Memory (MB): peak = 4239.672 ; gain = 1622.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:02:57 . Memory (MB): peak = 4375.539 ; gain = 1758.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].axis_tready_i_reg ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].axis_tready_i_reg ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].axis_tready_i_reg ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].axis_tready_i_reg ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:212]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23] ) from module (qsfp2_cmac_usplus_0_0_wrapper__GC0) as it is equivalent to (\i_qsfp2_cmac_usplus_0_0_axis2lbus/i_qsfp2_cmac_usplus_0_0_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.gen/sources_1/bd/qsfp2/ip/qsfp2_cmac_usplus_0_0/qsfp2_cmac_usplus_0_0/example_design/qsfp2_cmac_usplus_0_0_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:02 ; elapsed = 00:03:13 . Memory (MB): peak = 4395.203 ; gain = 1778.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:21 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:21 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:17 ; elapsed = 00:03:28 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:17 ; elapsed = 00:03:28 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:18 ; elapsed = 00:03:29 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:19 ; elapsed = 00:03:30 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |     3|
|2     |CARRY8        |  1028|
|3     |CMACE4        |     1|
|4     |GTYE4_CHANNEL |     4|
|5     |GTYE4_COMMON  |     1|
|6     |IBUFDS_GTE4   |     1|
|7     |LUT1          |    61|
|8     |LUT2          |  5603|
|9     |LUT3          |   276|
|10    |LUT4          |  1506|
|11    |LUT5          |   765|
|12    |LUT6          |  1317|
|13    |MUXF7         |   915|
|14    |MUXF8         |   371|
|15    |RAM32M16      |    44|
|16    |SRL16E        |    56|
|17    |FDCE          |    38|
|18    |FDPE          |    42|
|19    |FDRE          | 25019|
|20    |FDSE          |  2513|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:19 ; elapsed = 00:03:30 . Memory (MB): peak = 4396.738 ; gain = 1780.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:19 ; elapsed = 00:02:53 . Memory (MB): peak = 4396.738 ; gain = 1648.762
Synthesis Optimization Complete : Time (s): cpu = 00:03:19 ; elapsed = 00:03:30 . Memory (MB): peak = 4396.738 ; gain = 1780.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4396.738 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2358 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/BUFG_GT_SYNC for BUFG_GT inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/qsfp2_cmac_usplus_0_0_gt_i/inst/gen_gtwizard_gtye4_top.qsfp2_cmac_usplus_0_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4446.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 44 instances

Synth Design complete | Checksum: 52920084
INFO: [Common 17-83] Releasing license: Synthesis
351 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:04:02 . Memory (MB): peak = 4446.531 ; gain = 2908.398
INFO: [Common 17-1381] The checkpoint 'e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/qsfp2_cmac_usplus_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4446.531 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4446.531 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP qsfp2_cmac_usplus_0_0, cache-ID = 72bcdb6cc5ab9f78
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
INFO: [Common 17-1381] The checkpoint 'e:/KaOs_Tech/GitHub/100GBE-PYNQ/ZCU111/vivado/CMAC_Aldec_QSFP2/CMAC_Aldec_QSFP2.runs/qsfp2_cmac_usplus_0_0_synth_1/qsfp2_cmac_usplus_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4446.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file qsfp2_cmac_usplus_0_0_utilization_synth.rpt -pb qsfp2_cmac_usplus_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4446.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:36:39 2024...
