Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug 14 15:43:54 2019
| Host         : idlab52-OptiPlex-790 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_2 -file /home/idlab-52/salvador_fork/fix_WR_address/watchman-readout/Documentation/firmware_reports/clock_interactions_report.txt
| Design       : base_zynq_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock Interaction Report

Clock Interaction Table
-----------------------

                            WNS                            TNS Failing  TNS Total    WNS Path         WHS                            THS Failing  THS Total    WHS Path         Clock-Pair           Inter-Clock              
From Clock    To Clock      Clock Edges  WNS(ns)  TNS(ns)    Endpoints    Endpoints  Requirement(ns)  Clock Edges  WHS(ns)  THS(ns)    Endpoints    Endpoints  Requirement(ns)  Classification       Constraints              
------------  ------------  -----------  -------  -------  -----------  -----------  ---------------  -----------  -------  -------  -----------  -----------  ---------------  -------------------  -----------------------  
CLK100MHzraw  CLK100MHzraw  rise - rise    0.770    0.000            0         1332           10.000  rise - rise    0.267    0.000            0         1332            0.000  Clean                Timed                    
CLK100MHzraw  CLK125MHzraw  rise - rise    8.543    0.000            0            9           10.000                                           0            9                   Ignored              Max Delay Datapath Only  
CLK100MHzraw  clk_fpga_0    rise - rise    5.307    0.000            0          194           10.000  rise - rise    0.571    0.000            0          194            0.000  Clean                Partial False Path       
CLK125MHzraw  CLK100MHzraw  rise - rise    6.692    0.000            0            9            8.000                                           0            9                   Ignored              Max Delay Datapath Only  
CLK125MHzraw  CLK125MHzraw  rise - rise    1.168    0.000            0         1973            8.000  rise - rise    0.199    0.000            0         1973            0.000  Clean                Partial False Path       
CLK125MHzraw  clk_fpga_0    rise - rise    6.326    0.000            0           22            8.000                                           0           22                   Ignored              Max Delay Datapath Only  
clk_fpga_0    CLK100MHzraw  rise - rise    1.563    0.000            0          661           10.000  rise - rise    0.159    0.000            0          661            0.000  Clean                Partial False Path       
clk_fpga_0    CLK125MHzraw  rise - rise    8.422    0.000            0          121           10.000                                           0          121                   Ignored              Max Delay Datapath Only  
clk_fpga_0    clk_fpga_0    rise - rise    0.187    0.000            0        24432           10.000  rise - rise    0.032    0.000            0        24432            0.000  Clean                Partial False Path       


