// Seed: 1518976086
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input wire id_2,
    input wire id_3,
    input tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    output wire id_10,
    input wire id_11,
    input wor id_12,
    output supply1 id_13,
    output tri id_14,
    input wand id_15,
    input wire id_16,
    input tri id_17,
    output supply1 id_18
);
  assign id_6 = (1) != id_5;
  wire id_20;
  assign id_10 = -1'b0;
  wire id_21;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd87,
    parameter id_3 = 32'd32
) (
    input wire id_0,
    input wand _id_1,
    output wand id_2,
    input wand _id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wor id_6#(.id_12(1)),
    inout supply0 id_7,
    output wand id_8,
    input tri1 id_9,
    output wor id_10
);
  uwire [(  id_3  ) : id_1] id_13 = -1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_9,
      id_7,
      id_9,
      id_8,
      id_0,
      id_2,
      id_0,
      id_2,
      id_9,
      id_9,
      id_2,
      id_8,
      id_9,
      id_7,
      id_7,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
