<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='system68.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: system68
    <br/>
    Created: Sep  9, 2003
    <br/>
    Updated: Apr  7, 2008
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     6800 System on a chip with added 6801 instructions. Fits on 200K Gate Spartan II board. Will fit on an XC2S100 if an external ROM is used.
     
      Sytem68 Development History
     
     Michael Hasenfratz is working on a Wishbone version of System68 called
     
      system6801
     
     6800 Flex Operating System and software is available from the
     
      Flex Users Group
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - 6800/6801 instruction compatible core
     <br/>
     - MiniUART Modified to look like 6850
     <br/>
     - Parallel I/O Port
     <br/>
     - Compact Flash interface
     <br/>
     - SWTBUG Monitor ROM
     <br/>
     - Dynamic Address Translation RAM for extended addressing
     <br/>
     - Bus Trap logic generates interrupts on any address/data/control signal
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Runs old SWTPC &amp; TSC Basic Interpreters.
     <br/>
     - Implemented on BurchED B5-X300 Spartan2e FPGA board.
     <br/>
     - Update More Reliable UART runs at 57.6 Kb.
     <br/>
     - Uses 25 MHz System Clock
     <br/>
     - CPU runs with 12.5 MHz E clock.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 09 June 2015</p>
