5 18 181 7 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel1.vcd) 2 -o (mbit_sel1.cdd) 2 -v (mbit_sel1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel1.v 1 37 1
2 1 0 8 f000f 1 1008 0 0 32 48 1 0
2 2 0 8 d000d 6 1008 0 0 32 48 2 0
2 3 24 8 b0010 6 120c 1 2 2 18 0 3 0 0 0 0 z
2 4 1 8 70007 0 1410 0 0 2 1 a
2 5 35 8 70010 5 e 3 4
2 6 0 9 f000f 1 1008 0 0 32 48 2 0
2 7 0 9 d000d 6 1008 0 0 32 48 3 0
2 8 24 9 b0010 6 120c 6 7 2 18 0 3 0 0 0 0 z
2 9 1 9 70007 0 1410 0 0 2 1 b
2 10 35 9 70010 5 e 8 9
2 11 0 10 f000f 1 1008 0 0 32 48 3 0
2 12 0 10 d000d 6 1008 0 0 32 48 4 0
2 13 24 10 b0010 6 120c 11 12 2 18 0 3 0 0 0 0 z
2 14 1 10 70007 0 1410 0 0 2 1 c
2 15 35 10 70010 6 e 13 14
2 16 0 11 f000f 1 1008 0 0 32 48 1 0
2 17 0 11 d000d 6 1008 0 0 32 48 3 0
2 18 24 11 b0010 6 120c 16 17 3 18 0 7 0 0 0 0 z
2 19 1 11 70007 0 1410 0 0 3 1 d
2 20 35 11 70010 6 e 18 19
2 21 0 12 f000f 1 1008 0 0 32 48 2 0
2 22 0 12 d000d 6 1008 0 0 32 48 4 0
2 23 24 12 b0010 6 120c 21 22 3 18 0 7 0 0 0 0 z
2 24 1 12 70007 0 1410 0 0 3 1 e
2 25 35 12 70010 6 e 23 24
2 26 0 13 f000f 1 1008 0 0 32 48 1 0
2 27 0 13 d000d 6 1008 0 0 32 48 4 0
2 28 24 13 b0010 6 120c 26 27 4 18 0 f 0 0 0 0 z
2 29 1 13 70007 0 1410 0 0 4 1 f
2 30 35 13 70010 7 e 28 29
2 31 0 14 f000f 1 1008 0 0 32 48 5 0
2 32 0 14 d000d 6 1008 0 0 32 48 6 0
2 33 24 14 b0010 6 1200 31 32 2 18 0 3 0 0 0 0 z
2 34 1 14 70007 0 1410 0 0 2 1 g
2 35 35 14 70010 2 2 33 34
2 36 0 15 f000f 1 1008 0 0 32 48 4 0
2 37 0 15 d000d 6 1008 0 0 32 48 5 0
2 38 24 15 b0010 6 1200 36 37 2 18 0 3 0 0 0 0 z
2 39 1 15 70007 0 1410 0 0 2 1 h
2 40 35 15 70010 5 2 38 39
2 41 0 16 f000f 1 1004 0 0 32 48 0 0
2 42 0 16 d000d 6 1008 0 0 32 48 1 0
2 43 24 16 b0010 6 1100 41 42 2 18 0 3 0 0 0 0 z
2 44 1 16 70007 0 1410 0 0 2 1 i
2 45 35 16 70010 5 2 43 44
2 46 0 17 110011 1 1008 0 0 32 48 2 0
2 47 4d 17 100010 1 1008 46 0 32 50 0 ffffffff 1 fffffffe 0 0
2 48 0 17 e000e 1 1008 0 0 32 48 1 0
2 49 4d 17 d000d 6 1008 48 0 32 50 0 ffffffff 0 ffffffff 0 0
2 50 24 17 b0012 6 1200 47 49 2 18 0 3 0 0 0 0 z
2 51 1 17 70007 0 1410 0 0 2 1 j
2 52 35 17 70012 2 2 50 51
1 z 1 3 70011 1 0 4 1 4 17 0 f 0 d d 0
1 a 2 4 60011 1 0 1 0 2 17 3 3 0 1 1 0
1 b 3 4 60014 1 0 1 0 2 17 3 3 0 2 2 0
1 c 4 4 60017 1 0 1 0 2 17 3 3 0 3 3 0
1 g 5 4 6001a 1 0 1 0 2 17 3 3 0 0 0 0
1 h 6 4 6001d 1 0 1 0 2 17 3 3 0 1 1 0
1 i 7 4 60020 1 0 1 0 2 17 3 3 0 2 2 0
1 j 8 4 60023 1 0 1 0 2 17 3 3 0 0 0 0
1 d 9 5 60011 1 0 2 0 3 17 7 7 0 5 5 0
1 e 10 5 60014 1 0 2 0 3 17 7 7 0 6 6 0
1 f 11 6 60011 1 0 3 0 4 17 f f 0 d d 0
4 5 8 7 f 5 5 5
4 10 9 7 f 10 10 10
4 15 10 7 f 15 15 15
4 20 11 7 f 20 20 20
4 25 12 7 f 25 25 25
4 30 13 7 f 30 30 30
4 35 14 7 f 35 35 35
4 40 15 7 f 40 40 40
4 45 16 7 f 45 45 45
4 52 17 7 f 52 52 52
3 1 main.$u0 "main.$u0" 0 mbit_sel1.v 0 35 1
