{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 00:30:10 2011 " "Info: Processing started: Thu Nov 03 00:30:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mouse_display -c mouse_display " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mouse_display -c mouse_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_mouse.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_mouse-arch " "Info: Found design unit 1: display_mouse-arch" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 display_mouse " "Info: Found entity 1: display_mouse" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg_hex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dec_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg_hex-a " "Info: Found design unit 1: dec_7seg_hex-a" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg_hex " "Info: Found entity 1: dec_7seg_hex" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hex_to_seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_seven-a " "Info: Found design unit 1: hex_to_seven-a" {  } { { "hex_to_seven.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/hex_to_seven.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven " "Info: Found entity 1: hex_to_seven" {  } { { "hex_to_seven.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/hex_to_seven.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mouse_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouse-arch " "Info: Found design unit 1: mouse-arch" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mouse " "Info: Found entity 1: mouse" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2_rec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_rec-arch " "Info: Found design unit 1: ps2_rec-arch" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ps2_rec " "Info: Found entity 1: ps2_rec" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2_rt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_rt-arch " "Info: Found design unit 1: ps2_rt-arch" {  } { { "ps2_rt.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rt.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ps2_rt " "Info: Found entity 1: ps2_rt" {  } { { "ps2_rt.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rt.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_tran.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ps2_tran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_tran-arch " "Info: Found design unit 1: ps2_tran-arch" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 ps2_tran " "Info: Found entity 1: ps2_tran" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ps2_tran.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test_ps2_tran.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_ps2_tran-arch_test " "Info: Found design unit 1: test_ps2_tran-arch_test" {  } { { "test_ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/test_ps2_tran.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 test_ps2_tran " "Info: Found entity 1: test_ps2_tran" {  } { { "test_ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/test_ps2_tran.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block " "Info: Found entity 1: Block" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block " "Info: Elaborating entity \"Block\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_mouse display_mouse:inst " "Info: Elaborating entity \"display_mouse\" for hierarchy \"display_mouse:inst\"" {  } { { "Block.bdf" "inst" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 0 240 384 96 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y display_mouse.vhd(43) " "Warning (10036): Verilog HDL or VHDL warning at display_mouse.vhd(43): object \"y\" assigned a value but never read" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn display_mouse.vhd(44) " "Warning (10036): Verilog HDL or VHDL warning at display_mouse.vhd(44): object \"btn\" assigned a value but never read" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notreset display_mouse.vhd(46) " "Warning (10036): Verilog HDL or VHDL warning at display_mouse.vhd(46): object \"notreset\" assigned a value but never read" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_x display_mouse.vhd(53) " "Warning (10492): VHDL Process Statement warning at display_mouse.vhd(53): signal \"s_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouse display_mouse:inst\|mouse:m " "Info: Elaborating entity \"mouse\" for hierarchy \"display_mouse:inst\|mouse:m\"" {  } { { "display_mouse.vhd" "m" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rt display_mouse:inst\|mouse:m\|ps2_rt:rt " "Info: Elaborating entity \"ps2_rt\" for hierarchy \"display_mouse:inst\|mouse:m\|ps2_rt:rt\"" {  } { { "mouse_interface.vhd" "rt" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_tran display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran " "Info: Elaborating entity \"ps2_tran\" for hierarchy \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\"" {  } { { "ps2_rt.vhd" "tran" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rt.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_rec display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec " "Info: Elaborating entity \"ps2_rec\" for hierarchy \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\"" {  } { { "ps2_rt.vhd" "rec" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rt.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rec_en ps2_rec.vhd(64) " "Warning (10492): VHDL Process Statement warning at ps2_rec.vhd(64): signal \"rec_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven display_mouse:inst\|hex_to_seven:sev " "Info: Elaborating entity \"hex_to_seven\" for hierarchy \"display_mouse:inst\|hex_to_seven:sev\"" {  } { { "display_mouse.vhd" "sev" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg_hex display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0 " "Info: Elaborating entity \"dec_7seg_hex\" for hierarchy \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\"" {  } { { "hex_to_seven.vhd" "d0" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/hex_to_seven.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en dec_7seg_hex.vhd(19) " "Warning (10492): VHDL Process Statement warning at dec_7seg_hex.vhd(19): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segment_data dec_7seg_hex.vhd(16) " "Warning (10631): VHDL Process Statement warning at dec_7seg_hex.vhd(16): inferring latch(es) for signal or variable \"segment_data\", which holds its previous value in one or more paths through the process" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[0\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[0\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[1\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[1\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[2\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[2\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[3\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[3\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[4\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[4\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[5\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[5\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segment_data\[6\] dec_7seg_hex.vhd(16) " "Info (10041): Inferred latch for \"segment_data\[6\]\" at dec_7seg_hex.vhd(16)" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_data\[8\] data_in GND " "Warning (14130): Reduced register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_data\[8\]\" with stuck data_in port to stuck value GND" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 49 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block\|display_mouse:inst\|mouse:m\|current_state 7 " "Info: State machine \"\|Block\|display_mouse:inst\|mouse:m\|current_state\" contains 7 states" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state 3 " "Info: State machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state\" contains 3 states" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state 5 " "Info: State machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state\" contains 5 states" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block\|display_mouse:inst\|mouse:m\|current_state " "Info: Selected Auto state machine encoding method for state machine \"\|Block\|display_mouse:inst\|mouse:m\|current_state\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block\|display_mouse:inst\|mouse:m\|current_state " "Info: Encoding result for state machine \"\|Block\|display_mouse:inst\|mouse:m\|current_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.done " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.done\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.pack3 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.pack3\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.pack2 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.pack2\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.pack1 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.pack1\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.init3 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.init3\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.init2 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.init2\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|current_state.init1 " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|current_state.init1\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.init1 0000000 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.init1\" uses code string \"0000000\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.init2 0000011 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.init2\" uses code string \"0000011\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.init3 0000101 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.init3\" uses code string \"0000101\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.pack1 0001001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.pack1\" uses code string \"0001001\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.pack2 0010001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.pack2\" uses code string \"0010001\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.pack3 0100001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.pack3\" uses code string \"0100001\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|current_state.done 1000001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|current_state.done\" uses code string \"1000001\"" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state " "Info: Selected Auto state machine encoding method for state machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state " "Info: Encoding result for state machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.done " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.done\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.receive " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.receive\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.idle " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.idle\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.idle 000 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.idle\" uses code string \"000\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.receive 011 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.receive\" uses code string \"011\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.done 101 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_state.done\" uses code string \"101\"" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 18 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state " "Info: Selected Auto state machine encoding method for state machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state " "Info: Encoding result for state machine \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.done " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.done\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.idle " "Info: Encoded state bit \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.idle\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.idle 00000 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.idle\" uses code string \"00000\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request 00011 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request\" uses code string \"00011\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start 00101 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.start\" uses code string \"00101\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit 01001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.transmit\" uses code string \"01001\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.done 10001 " "Info: State \"\|Block\|display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.done\" uses code string \"10001\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 17 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[6\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Info: Duplicate LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[6\]\" merged with LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\"" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[3\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Info: Duplicate LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[3\]\" merged with LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\"" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[2\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Info: Duplicate LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[2\]\" merged with LATCH primitive \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\"" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[7\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[7\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[6\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[6\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[6\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[6\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[5\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[5\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[5\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[5\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[4\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[4\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[4\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[4\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[3\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[3\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[3\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[3\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[2\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[2\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[2\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[2\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[1\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[1\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[1\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[1\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[0\] display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\] " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter\[0\]\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[0\]\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 30 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter_clock display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter_clock " "Info (13350): Duplicate register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_filter_clock\" merged to single register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter_clock\"" {  } { { "ps2_tran.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_tran.vhd" 26 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "display\[55\] VCC " "Warning (13410): Pin \"display\[55\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[54\] GND " "Warning (13410): Pin \"display\[54\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[53\] GND " "Warning (13410): Pin \"display\[53\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[52\] GND " "Warning (13410): Pin \"display\[52\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[51\] GND " "Warning (13410): Pin \"display\[51\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[50\] GND " "Warning (13410): Pin \"display\[50\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[49\] GND " "Warning (13410): Pin \"display\[49\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[48\] VCC " "Warning (13410): Pin \"display\[48\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[47\] GND " "Warning (13410): Pin \"display\[47\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[46\] GND " "Warning (13410): Pin \"display\[46\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[45\] GND " "Warning (13410): Pin \"display\[45\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[44\] GND " "Warning (13410): Pin \"display\[44\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[43\] GND " "Warning (13410): Pin \"display\[43\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[42\] GND " "Warning (13410): Pin \"display\[42\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[41\] VCC " "Warning (13410): Pin \"display\[41\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[40\] GND " "Warning (13410): Pin \"display\[40\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[39\] GND " "Warning (13410): Pin \"display\[39\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[38\] GND " "Warning (13410): Pin \"display\[38\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[37\] GND " "Warning (13410): Pin \"display\[37\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[36\] GND " "Warning (13410): Pin \"display\[36\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[35\] GND " "Warning (13410): Pin \"display\[35\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[34\] VCC " "Warning (13410): Pin \"display\[34\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[33\] GND " "Warning (13410): Pin \"display\[33\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[32\] GND " "Warning (13410): Pin \"display\[32\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[31\] GND " "Warning (13410): Pin \"display\[31\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[30\] GND " "Warning (13410): Pin \"display\[30\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[29\] GND " "Warning (13410): Pin \"display\[29\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[28\] GND " "Warning (13410): Pin \"display\[28\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[27\] VCC " "Warning (13410): Pin \"display\[27\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[26\] GND " "Warning (13410): Pin \"display\[26\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[25\] GND " "Warning (13410): Pin \"display\[25\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[24\] GND " "Warning (13410): Pin \"display\[24\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[23\] GND " "Warning (13410): Pin \"display\[23\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[22\] GND " "Warning (13410): Pin \"display\[22\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[21\] GND " "Warning (13410): Pin \"display\[21\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[20\] VCC " "Warning (13410): Pin \"display\[20\]\" is stuck at VCC" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[16\] GND " "Warning (13410): Pin \"display\[16\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "display\[15\] GND " "Warning (13410): Pin \"display\[15\]\" is stuck at GND" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_n\[3\] Low " "Critical Warning: Register display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_n\[3\] will power up to Low" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_n\[0\] Low " "Critical Warning: Register display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_n\[0\] will power up to Low" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 0}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_en " "Warning (15610): No output dependent on input pin \"write_en\"" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 64 232 72 "write_en" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Info: Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info: Implemented 2 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Info: Implemented 146 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 00:30:13 2011 " "Info: Processing ended: Thu Nov 03 00:30:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 00:30:13 2011 " "Info: Processing started: Thu Nov 03 00:30:13 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "mouse_display EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"mouse_display\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_mouse:inst\|mouse:m\|current_state.done " "Info: Destination node display_mouse:inst\|mouse:m\|current_state.done" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "display_mouse:inst\|mouse:m\|current_state.done  " "Info: Automatically promoted node display_mouse:inst\|mouse:m\|current_state.done " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_mouse:inst\|mouse:m\|Selector3~33 " "Info: Destination node display_mouse:inst\|mouse:m\|Selector3~33" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 86 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|Selector3~33 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.945 ns register register " "Info: Estimated most critical path is register to register delay of 17.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[0\] 1 REG LAB_X45_Y9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X45_Y9; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.237 ns) 1.237 ns display_mouse:inst\|dis_input\[0\]~18 2 COMB LOOP LAB_X45_Y9 9 " "Info: 2: + IC(0.000 ns) + CELL(1.237 ns) = 1.237 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[0\]~18'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[0\]~18 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[0\]~18\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 2.045 ns display_mouse:inst\|dis_input\[0\]~19 3 COMB LAB_X45_Y9 3 " "Info: 3: + IC(0.415 ns) + CELL(0.393 ns) = 2.045 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[0\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 3.255 ns display_mouse:inst\|dis_input\[1\]~20 4 COMB LOOP LAB_X45_Y9 9 " "Info: 4: + IC(0.000 ns) + CELL(1.210 ns) = 3.255 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[1\]~20'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[1\]~20 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[1\]~20\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 4.063 ns display_mouse:inst\|dis_input\[1\]~21 5 COMB LAB_X45_Y9 3 " "Info: 5: + IC(0.415 ns) + CELL(0.393 ns) = 4.063 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[1\]~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 5.273 ns display_mouse:inst\|dis_input\[2\]~22 6 COMB LOOP LAB_X45_Y9 9 " "Info: 6: + IC(0.000 ns) + CELL(1.210 ns) = 5.273 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[2\]~22'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[2\]~22 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[2\]~22\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 6.081 ns display_mouse:inst\|dis_input\[2\]~23 7 COMB LAB_X45_Y9 3 " "Info: 7: + IC(0.415 ns) + CELL(0.393 ns) = 6.081 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[2\]~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 7.291 ns display_mouse:inst\|dis_input\[3\]~24 8 COMB LOOP LAB_X45_Y9 9 " "Info: 8: + IC(0.000 ns) + CELL(1.210 ns) = 7.291 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[3\]~24'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[3\]~24 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[3\]~24\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 8.099 ns display_mouse:inst\|dis_input\[3\]~25 9 COMB LAB_X45_Y9 3 " "Info: 9: + IC(0.415 ns) + CELL(0.393 ns) = 8.099 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[3\]~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 9.309 ns display_mouse:inst\|dis_input\[4\]~26 10 COMB LOOP LAB_X45_Y9 9 " "Info: 10: + IC(0.000 ns) + CELL(1.210 ns) = 9.309 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[4\]~26'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[4\]~26 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[4\]~26\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 10.117 ns display_mouse:inst\|dis_input\[4\]~27 11 COMB LAB_X45_Y9 3 " "Info: 11: + IC(0.415 ns) + CELL(0.393 ns) = 10.117 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[4\]~27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 11.327 ns display_mouse:inst\|dis_input\[5\]~28 12 COMB LOOP LAB_X45_Y9 9 " "Info: 12: + IC(0.000 ns) + CELL(1.210 ns) = 11.327 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[5\]~28'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[5\]~28 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[5\]~28\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 12.135 ns display_mouse:inst\|dis_input\[5\]~29 13 COMB LAB_X45_Y9 3 " "Info: 13: + IC(0.415 ns) + CELL(0.393 ns) = 12.135 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[5\]~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 13.345 ns display_mouse:inst\|dis_input\[6\]~30 14 COMB LOOP LAB_X45_Y9 9 " "Info: 14: + IC(0.000 ns) + CELL(1.210 ns) = 13.345 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[6\]~30'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[6\]~30 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[6\]~30\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 14.153 ns display_mouse:inst\|dis_input\[6\]~31 15 COMB LAB_X45_Y9 3 " "Info: 15: + IC(0.415 ns) + CELL(0.393 ns) = 14.153 ns; Loc. = LAB_X45_Y9; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[6\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 15.363 ns display_mouse:inst\|dis_input\[7\]~32 16 COMB LOOP LAB_X45_Y9 9 " "Info: 16: + IC(0.000 ns) + CELL(1.210 ns) = 15.363 ns; Loc. = LAB_X45_Y9; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[7\]~32'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[7\]~32 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[7\]~32\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.393 ns) 16.171 ns display_mouse:inst\|dis_input\[7\]~33 17 COMB LAB_X45_Y9 2 " "Info: 17: + IC(0.415 ns) + CELL(0.393 ns) = 16.171 ns; Loc. = LAB_X45_Y9; Fanout = 2; COMB Node = 'display_mouse:inst\|dis_input\[7\]~33'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.210 ns) 17.381 ns display_mouse:inst\|dis_input\[8\]~34 18 COMB LOOP LAB_X45_Y9 2 " "Info: 18: + IC(0.000 ns) + CELL(1.210 ns) = 17.381 ns; Loc. = LAB_X45_Y9; Fanout = 2; COMB LOOP Node = 'display_mouse:inst\|dis_input\[8\]~34'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[8\]~34 LAB_X45_Y9 " "Info: Loc. = LAB_X45_Y9; Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.210 ns" { display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.419 ns) 17.945 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 19 REG LAB_X45_Y9 4 " "Info: 19: + IC(0.145 ns) + CELL(0.419 ns) = 17.945 ns; Loc. = LAB_X45_Y9; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.480 ns ( 80.69 % ) " "Info: Total cell delay = 14.480 ns ( 80.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.465 ns ( 19.31 % ) " "Info: Total interconnect delay = 3.465 ns ( 19.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "17.945 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X44_Y0 X54_Y11 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y0 to location X54_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "58 " "Warning: Found 58 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2d 0 " "Info: Pin \"ps2d\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2c 0 " "Info: Pin \"ps2c\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[55\] 0 " "Info: Pin \"display\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[54\] 0 " "Info: Pin \"display\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[53\] 0 " "Info: Pin \"display\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[52\] 0 " "Info: Pin \"display\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[51\] 0 " "Info: Pin \"display\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[50\] 0 " "Info: Pin \"display\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[49\] 0 " "Info: Pin \"display\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[48\] 0 " "Info: Pin \"display\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[47\] 0 " "Info: Pin \"display\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[46\] 0 " "Info: Pin \"display\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[45\] 0 " "Info: Pin \"display\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[44\] 0 " "Info: Pin \"display\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[43\] 0 " "Info: Pin \"display\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[42\] 0 " "Info: Pin \"display\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[41\] 0 " "Info: Pin \"display\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[40\] 0 " "Info: Pin \"display\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[39\] 0 " "Info: Pin \"display\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[38\] 0 " "Info: Pin \"display\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[37\] 0 " "Info: Pin \"display\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[36\] 0 " "Info: Pin \"display\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[35\] 0 " "Info: Pin \"display\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[34\] 0 " "Info: Pin \"display\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[33\] 0 " "Info: Pin \"display\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[32\] 0 " "Info: Pin \"display\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[31\] 0 " "Info: Pin \"display\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[30\] 0 " "Info: Pin \"display\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[29\] 0 " "Info: Pin \"display\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[28\] 0 " "Info: Pin \"display\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[27\] 0 " "Info: Pin \"display\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[26\] 0 " "Info: Pin \"display\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[25\] 0 " "Info: Pin \"display\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[24\] 0 " "Info: Pin \"display\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[23\] 0 " "Info: Pin \"display\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[22\] 0 " "Info: Pin \"display\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[21\] 0 " "Info: Pin \"display\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[20\] 0 " "Info: Pin \"display\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[19\] 0 " "Info: Pin \"display\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[18\] 0 " "Info: Pin \"display\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[17\] 0 " "Info: Pin \"display\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[16\] 0 " "Info: Pin \"display\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[15\] 0 " "Info: Pin \"display\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[14\] 0 " "Info: Pin \"display\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[13\] 0 " "Info: Pin \"display\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[12\] 0 " "Info: Pin \"display\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[11\] 0 " "Info: Pin \"display\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[10\] 0 " "Info: Pin \"display\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[9\] 0 " "Info: Pin \"display\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[8\] 0 " "Info: Pin \"display\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[7\] 0 " "Info: Pin \"display\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[6\] 0 " "Info: Pin \"display\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[5\] 0 " "Info: Pin \"display\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[4\] 0 " "Info: Pin \"display\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[3\] 0 " "Info: Pin \"display\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[2\] 0 " "Info: Pin \"display\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[1\] 0 " "Info: Pin \"display\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display\[0\] 0 " "Info: Pin \"display\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "38 " "Warning: Following 38 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[55\] VCC " "Info: Pin display\[55\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[55] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[55\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[55] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[54\] GND " "Info: Pin display\[54\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[54] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[54\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[54] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[53\] GND " "Info: Pin display\[53\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[53] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[53\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[53] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[52\] GND " "Info: Pin display\[52\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[52] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[52\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[52] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[51\] GND " "Info: Pin display\[51\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[51] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[51\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[51] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[50\] GND " "Info: Pin display\[50\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[50] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[50\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[50] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[49\] GND " "Info: Pin display\[49\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[49] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[49\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[49] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[48\] VCC " "Info: Pin display\[48\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[48] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[48\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[48] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[47\] GND " "Info: Pin display\[47\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[47] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[47\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[47] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[46\] GND " "Info: Pin display\[46\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[46] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[46\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[46] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[45\] GND " "Info: Pin display\[45\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[45] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[45\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[45] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[44\] GND " "Info: Pin display\[44\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[44] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[44\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[44] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[43\] GND " "Info: Pin display\[43\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[43] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[43\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[43] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[42\] GND " "Info: Pin display\[42\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[42] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[42\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[42] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[41\] VCC " "Info: Pin display\[41\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[41] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[41\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[41] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[40\] GND " "Info: Pin display\[40\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[40] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[40\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[40] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[39\] GND " "Info: Pin display\[39\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[39] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[39\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[39] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[38\] GND " "Info: Pin display\[38\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[38] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[38\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[38] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[37\] GND " "Info: Pin display\[37\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[37] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[37\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[37] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[36\] GND " "Info: Pin display\[36\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[36] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[36\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[36] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[35\] GND " "Info: Pin display\[35\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[35] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[35\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[35] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[34\] VCC " "Info: Pin display\[34\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[34] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[34\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[34] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[33\] GND " "Info: Pin display\[33\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[33] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[33\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[33] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[32\] GND " "Info: Pin display\[32\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[32] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[32\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[32] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[31\] GND " "Info: Pin display\[31\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[31] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[31\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[30\] GND " "Info: Pin display\[30\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[30] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[30\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[29\] GND " "Info: Pin display\[29\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[29] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[29\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[28\] GND " "Info: Pin display\[28\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[28] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[28\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[27\] VCC " "Info: Pin display\[27\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[27] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[27\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[26\] GND " "Info: Pin display\[26\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[26] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[26\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[25\] GND " "Info: Pin display\[25\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[25] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[25\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[24\] GND " "Info: Pin display\[24\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[24] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[24\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[23\] GND " "Info: Pin display\[23\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[23] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[23\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[22\] GND " "Info: Pin display\[22\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[22] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[22\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[21\] GND " "Info: Pin display\[21\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[21] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[21\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[20\] VCC " "Info: Pin display\[20\] has VCC driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[20] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[20\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[16\] GND " "Info: Pin display\[16\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[16] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[16\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "display\[15\] GND " "Info: Pin display\[15\] has GND driving its datain port" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { display[15] } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display\[15\]" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|WideOr2~11 " "Info: Following pins have the same output enable: display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|WideOr2~11" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ps2d 3.3-V LVTTL " "Info: Type bidirectional pin ps2d uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ps2d } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2d" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2d } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request " "Info: Following pins have the same output enable: display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_tran:tran\|current_state.request" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ps2c 3.3-V LVTTL " "Info: Type bidirectional pin ps2c uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/80/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/80/quartus/bin/pin_planner.ppl" { ps2c } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "ps2c" } } } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2c } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_display.fit.smsg " "Info: Generated suppressed messages file C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_display.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 00:30:21 2011 " "Info: Processing ended: Thu Nov 03 00:30:21 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 00:30:22 2011 " "Info: Processing started: Thu Nov 03 00:30:22 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 00:30:25 2011 " "Info: Processing ended: Thu Nov 03 00:30:25 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 00:30:25 2011 " "Info: Processing started: Thu Nov 03 00:30:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mouse_display -c mouse_display --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d1\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[0\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[1\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[2\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[3\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[4\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[5\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\] " "Warning: Node \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d0\|segment_data\[6\]\" is a latch" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[8\]~34 " "Warning: Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[7\]~32 " "Warning: Node \"display_mouse:inst\|dis_input\[7\]~32\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[6\]~30 " "Warning: Node \"display_mouse:inst\|dis_input\[6\]~30\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[5\]~28 " "Warning: Node \"display_mouse:inst\|dis_input\[5\]~28\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[4\]~26 " "Warning: Node \"display_mouse:inst\|dis_input\[4\]~26\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[3\]~24 " "Warning: Node \"display_mouse:inst\|dis_input\[3\]~24\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[2\]~22 " "Warning: Node \"display_mouse:inst\|dis_input\[2\]~22\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[1\]~20 " "Warning: Node \"display_mouse:inst\|dis_input\[1\]~20\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "display_mouse:inst\|dis_input\[0\]~18 " "Warning: Node \"display_mouse:inst\|dis_input\[0\]~18\"" {  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 0}  } { { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "display_mouse:inst\|mouse:m\|current_state.done " "Info: Detected ripple clock \"display_mouse:inst\|mouse:m\|current_state.done\" as buffer" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "display_mouse:inst\|mouse:m\|current_state.done" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register display_mouse:inst\|mouse:m\|current_x\[0\] register display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 65.79 MHz 15.2 ns Internal " "Info: Clock \"clk\" has Internal fmax of 65.79 MHz between source register \"display_mouse:inst\|mouse:m\|current_x\[0\]\" and destination register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" (period= 15.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.209 ns + Longest register register " "Info: + Longest register to register delay is 10.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[0\] 1 REG LCFF_X45_Y9_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N7; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns display_mouse:inst\|dis_input\[0\]~18 2 COMB LOOP LCCOMB_X45_Y9_N6 9 " "Info: 2: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = LCCOMB_X45_Y9_N6; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[0\]~18'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[0\]~18 LCCOMB_X45_Y9_N6 " "Info: Loc. = LCCOMB_X45_Y9_N6; Node \"display_mouse:inst\|dis_input\[0\]~18\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.913 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.414 ns) 1.600 ns display_mouse:inst\|dis_input\[0\]~19 3 COMB LCCOMB_X45_Y9_N6 3 " "Info: 3: + IC(0.273 ns) + CELL(0.414 ns) = 1.600 ns; Loc. = LCCOMB_X45_Y9_N6; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[0\]~19'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.010 ns display_mouse:inst\|dis_input\[1\]~20 4 COMB LOOP LCCOMB_X45_Y9_N8 9 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 2.010 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[1\]~20'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[1\]~20 LCCOMB_X45_Y9_N8 " "Info: Loc. = LCCOMB_X45_Y9_N8; Node \"display_mouse:inst\|dis_input\[1\]~20\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.393 ns) 2.674 ns display_mouse:inst\|dis_input\[1\]~21 5 COMB LCCOMB_X45_Y9_N8 3 " "Info: 5: + IC(0.271 ns) + CELL(0.393 ns) = 2.674 ns; Loc. = LCCOMB_X45_Y9_N8; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[1\]~21'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.084 ns display_mouse:inst\|dis_input\[2\]~22 6 COMB LOOP LCCOMB_X45_Y9_N10 9 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 3.084 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[2\]~22'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[2\]~22 LCCOMB_X45_Y9_N10 " "Info: Loc. = LCCOMB_X45_Y9_N10; Node \"display_mouse:inst\|dis_input\[2\]~22\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.414 ns) 3.772 ns display_mouse:inst\|dis_input\[2\]~23 7 COMB LCCOMB_X45_Y9_N10 3 " "Info: 7: + IC(0.274 ns) + CELL(0.414 ns) = 3.772 ns; Loc. = LCCOMB_X45_Y9_N10; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[2\]~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.182 ns display_mouse:inst\|dis_input\[3\]~24 8 COMB LOOP LCCOMB_X45_Y9_N12 9 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.182 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[3\]~24'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[3\]~24 LCCOMB_X45_Y9_N12 " "Info: Loc. = LCCOMB_X45_Y9_N12; Node \"display_mouse:inst\|dis_input\[3\]~24\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.414 ns) 4.870 ns display_mouse:inst\|dis_input\[3\]~25 9 COMB LCCOMB_X45_Y9_N12 3 " "Info: 9: + IC(0.274 ns) + CELL(0.414 ns) = 4.870 ns; Loc. = LCCOMB_X45_Y9_N12; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[3\]~25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.280 ns display_mouse:inst\|dis_input\[4\]~26 10 COMB LOOP LCCOMB_X45_Y9_N14 9 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 5.280 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[4\]~26'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[4\]~26 LCCOMB_X45_Y9_N14 " "Info: Loc. = LCCOMB_X45_Y9_N14; Node \"display_mouse:inst\|dis_input\[4\]~26\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.485 ns) 6.047 ns display_mouse:inst\|dis_input\[4\]~27 11 COMB LCCOMB_X45_Y9_N14 3 " "Info: 11: + IC(0.282 ns) + CELL(0.485 ns) = 6.047 ns; Loc. = LCCOMB_X45_Y9_N14; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[4\]~27'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.457 ns display_mouse:inst\|dis_input\[5\]~28 12 COMB LOOP LCCOMB_X45_Y9_N16 9 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 6.457 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[5\]~28'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[5\]~28 LCCOMB_X45_Y9_N16 " "Info: Loc. = LCCOMB_X45_Y9_N16; Node \"display_mouse:inst\|dis_input\[5\]~28\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.414 ns) 7.174 ns display_mouse:inst\|dis_input\[5\]~29 13 COMB LCCOMB_X45_Y9_N16 3 " "Info: 13: + IC(0.303 ns) + CELL(0.414 ns) = 7.174 ns; Loc. = LCCOMB_X45_Y9_N16; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[5\]~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.584 ns display_mouse:inst\|dis_input\[6\]~30 14 COMB LOOP LCCOMB_X45_Y9_N18 9 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 7.584 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[6\]~30'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[6\]~30 LCCOMB_X45_Y9_N18 " "Info: Loc. = LCCOMB_X45_Y9_N18; Node \"display_mouse:inst\|dis_input\[6\]~30\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.393 ns) 8.254 ns display_mouse:inst\|dis_input\[6\]~31 15 COMB LCCOMB_X45_Y9_N18 3 " "Info: 15: + IC(0.277 ns) + CELL(0.393 ns) = 8.254 ns; Loc. = LCCOMB_X45_Y9_N18; Fanout = 3; COMB Node = 'display_mouse:inst\|dis_input\[6\]~31'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.664 ns display_mouse:inst\|dis_input\[7\]~32 16 COMB LOOP LCCOMB_X45_Y9_N20 9 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 8.664 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 9; COMB LOOP Node = 'display_mouse:inst\|dis_input\[7\]~32'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[7\]~32 LCCOMB_X45_Y9_N20 " "Info: Loc. = LCCOMB_X45_Y9_N20; Node \"display_mouse:inst\|dis_input\[7\]~32\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.414 ns) 9.383 ns display_mouse:inst\|dis_input\[7\]~33 17 COMB LCCOMB_X45_Y9_N20 2 " "Info: 17: + IC(0.305 ns) + CELL(0.414 ns) = 9.383 ns; Loc. = LCCOMB_X45_Y9_N20; Fanout = 2; COMB Node = 'display_mouse:inst\|dis_input\[7\]~33'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.793 ns display_mouse:inst\|dis_input\[8\]~34 18 COMB LOOP LCCOMB_X45_Y9_N22 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 9.793 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB LOOP Node = 'display_mouse:inst\|dis_input\[8\]~34'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[8\]~34 LCCOMB_X45_Y9_N22 " "Info: Loc. = LCCOMB_X45_Y9_N22; Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 10.209 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 19 REG LCCOMB_X45_Y9_N0 4 " "Info: 19: + IC(0.266 ns) + CELL(0.150 ns) = 10.209 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.684 ns ( 75.27 % ) " "Info: Total cell delay = 7.684 ns ( 75.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.525 ns ( 24.73 % ) " "Info: Total interconnect delay = 2.525 ns ( 24.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] {} display_mouse:inst|dis_input[0]~18 {} display_mouse:inst|dis_input[0]~19 {} display_mouse:inst|dis_input[1]~20 {} display_mouse:inst|dis_input[1]~21 {} display_mouse:inst|dis_input[2]~22 {} display_mouse:inst|dis_input[2]~23 {} display_mouse:inst|dis_input[3]~24 {} display_mouse:inst|dis_input[3]~25 {} display_mouse:inst|dis_input[4]~26 {} display_mouse:inst|dis_input[4]~27 {} display_mouse:inst|dis_input[5]~28 {} display_mouse:inst|dis_input[5]~29 {} display_mouse:inst|dis_input[6]~30 {} display_mouse:inst|dis_input[6]~31 {} display_mouse:inst|dis_input[7]~32 {} display_mouse:inst|dis_input[7]~33 {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.273ns 0.000ns 0.271ns 0.000ns 0.274ns 0.000ns 0.274ns 0.000ns 0.282ns 0.000ns 0.303ns 0.000ns 0.277ns 0.000ns 0.305ns 0.000ns 0.266ns } { 0.000ns 0.913ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.004 ns - Smallest " "Info: - Smallest clock skew is 4.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.659 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.655 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns display_mouse:inst\|mouse:m\|current_x\[0\] 3 REG LCFF_X45_Y9_N7 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X45_Y9_N7; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.145 ns + " "Info: + Micro setup delay of destination is 1.145 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] display_mouse:inst|dis_input[0]~18 display_mouse:inst|dis_input[0]~19 display_mouse:inst|dis_input[1]~20 display_mouse:inst|dis_input[1]~21 display_mouse:inst|dis_input[2]~22 display_mouse:inst|dis_input[2]~23 display_mouse:inst|dis_input[3]~24 display_mouse:inst|dis_input[3]~25 display_mouse:inst|dis_input[4]~26 display_mouse:inst|dis_input[4]~27 display_mouse:inst|dis_input[5]~28 display_mouse:inst|dis_input[5]~29 display_mouse:inst|dis_input[6]~30 display_mouse:inst|dis_input[6]~31 display_mouse:inst|dis_input[7]~32 display_mouse:inst|dis_input[7]~33 display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.209 ns" { display_mouse:inst|mouse:m|current_x[0] {} display_mouse:inst|dis_input[0]~18 {} display_mouse:inst|dis_input[0]~19 {} display_mouse:inst|dis_input[1]~20 {} display_mouse:inst|dis_input[1]~21 {} display_mouse:inst|dis_input[2]~22 {} display_mouse:inst|dis_input[2]~23 {} display_mouse:inst|dis_input[3]~24 {} display_mouse:inst|dis_input[3]~25 {} display_mouse:inst|dis_input[4]~26 {} display_mouse:inst|dis_input[4]~27 {} display_mouse:inst|dis_input[5]~28 {} display_mouse:inst|dis_input[5]~29 {} display_mouse:inst|dis_input[6]~30 {} display_mouse:inst|dis_input[6]~31 {} display_mouse:inst|dis_input[7]~32 {} display_mouse:inst|dis_input[7]~33 {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.273ns 0.000ns 0.271ns 0.000ns 0.274ns 0.000ns 0.274ns 0.000ns 0.282ns 0.000ns 0.303ns 0.000ns 0.277ns 0.000ns 0.305ns 0.000ns 0.266ns } { 0.000ns 0.913ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.414ns 0.410ns 0.485ns 0.410ns 0.414ns 0.410ns 0.393ns 0.410ns 0.414ns 0.410ns 0.150ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[0] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[0] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 67 " "Warning: Circuit may not operate. Detected 67 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "display_mouse:inst\|mouse:m\|current_x\[8\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] clk 2.476 ns " "Info: Found hold time violation between source  pin or register \"display_mouse:inst\|mouse:m\|current_x\[8\]\" and destination pin or register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" for clock \"clk\" (Hold time is 2.476 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.004 ns + Largest " "Info: + Largest clock skew is 4.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.655 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 2.655 ns display_mouse:inst\|mouse:m\|current_x\[8\] 3 REG LCFF_X45_Y9_N23 3 " "Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.655 ns; Loc. = LCFF_X45_Y9_N23; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.85 % ) " "Info: Total cell delay = 1.536 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.278 ns - Shortest register register " "Info: - Shortest register to register delay is 1.278 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|mouse:m\|current_x\[8\] 1 REG LCFF_X45_Y9_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y9_N23; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|current_x\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns display_mouse:inst\|dis_input\[8\]~34 2 COMB LOOP LCCOMB_X45_Y9_N22 2 " "Info: 2: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = LCCOMB_X45_Y9_N22; Fanout = 2; COMB LOOP Node = 'display_mouse:inst\|dis_input\[8\]~34'" { { "Info" "ITDB_PART_OF_SCC" "display_mouse:inst\|dis_input\[8\]~34 LCCOMB_X45_Y9_N22 " "Info: Loc. = LCCOMB_X45_Y9_N22; Node \"display_mouse:inst\|dis_input\[8\]~34\"" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } } { "display_mouse.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/display_mouse.vhd" 45 -1 0 } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 1.278 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 3 REG LCCOMB_X45_Y9_N0 4 " "Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.278 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.012 ns ( 79.19 % ) " "Info: Total cell delay = 1.012 ns ( 79.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.266 ns ( 20.81 % ) " "Info: Total interconnect delay = 0.266 ns ( 20.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 59 -1 0 } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|current_x[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|current_x[8] {} } { 0.000ns 0.000ns 0.118ns 1.001ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] display_mouse:inst|dis_input[8]~34 display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.278 ns" { display_mouse:inst|mouse:m|current_x[8] {} display_mouse:inst|dis_input[8]~34 {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 0.266ns } { 0.000ns 0.862ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] ps2c clk 4.588 ns register " "Info: tsu for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]\" (data pin = \"ps2c\", clock pin = \"clk\") is 4.588 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.304 ns + Longest pin register " "Info: + Longest pin to register delay is 7.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2c 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'ps2c'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2c } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns ps2c~0 2 COMB IOC_X65_Y31_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = IOC_X65_Y31_N0; Fanout = 1; COMB Node = 'ps2c~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { ps2c ps2c~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 56 408 584 72 "ps2c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.066 ns) + CELL(0.366 ns) 7.304 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X46_Y16_N17 3 " "Info: 3: + IC(6.066 ns) + CELL(0.366 ns) = 7.304 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 16.95 % ) " "Info: Total cell delay = 1.238 ns ( 16.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.066 ns ( 83.05 % ) " "Info: Total interconnect delay = 6.066 ns ( 83.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.066ns } { 0.000ns 0.872ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\] 3 REG LCFF_X46_Y16_N17 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_filter\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.304 ns" { ps2c ps2c~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.304 ns" { ps2c {} ps2c~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 6.066ns } { 0.000ns 0.872ns 0.366ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk display\[18\] display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 11.693 ns register " "Info: tco from clock \"clk\" to destination pin \"display\[18\]\" through register \"display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]\" is 11.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.659 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.787 ns) 3.300 ns display_mouse:inst\|mouse:m\|current_state.done 2 REG LCFF_X44_Y16_N25 2 " "Info: 2: + IC(1.514 ns) + CELL(0.787 ns) = 3.300 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 2; REG Node = 'display_mouse:inst\|mouse:m\|current_state.done'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { clk display_mouse:inst|mouse:m|current_state.done } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(0.000 ns) 4.895 ns display_mouse:inst\|mouse:m\|current_state.done~clkctrl 3 COMB CLKCTRL_G5 15 " "Info: 3: + IC(1.595 ns) + CELL(0.000 ns) = 4.895 ns; Loc. = CLKCTRL_G5; Fanout = 15; COMB Node = 'display_mouse:inst\|mouse:m\|current_state.done~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl } "NODE_NAME" } } { "mouse_interface.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/mouse_interface.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.344 ns) + CELL(0.420 ns) 6.659 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 4 REG LCCOMB_X45_Y9_N0 4 " "Info: 4: + IC(1.344 ns) + CELL(0.420 ns) = 6.659 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.206 ns ( 33.13 % ) " "Info: Total cell delay = 2.206 ns ( 33.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.453 ns ( 66.87 % ) " "Info: Total interconnect delay = 4.453 ns ( 66.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.034 ns + Longest register pin " "Info: + Longest register to pin delay is 5.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\] 1 REG LCCOMB_X45_Y9_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X45_Y9_N0; Fanout = 4; REG Node = 'display_mouse:inst\|hex_to_seven:sev\|dec_7seg_hex:d2\|segment_data\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "dec_7seg_hex.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/dec_7seg_hex.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(2.652 ns) 5.034 ns display\[18\] 2 PIN PIN_AB26 0 " "Info: 2: + IC(2.382 ns) + CELL(2.652 ns) = 5.034 ns; Loc. = PIN_AB26; Fanout = 0; PIN Node = 'display\[18\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 408 584 40 "display\[55..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 52.68 % ) " "Info: Total cell delay = 2.652 ns ( 52.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.382 ns ( 47.32 % ) " "Info: Total interconnect delay = 2.382 ns ( 47.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} display[18] {} } { 0.000ns 2.382ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.659 ns" { clk display_mouse:inst|mouse:m|current_state.done display_mouse:inst|mouse:m|current_state.done~clkctrl display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.659 ns" { clk {} clk~combout {} display_mouse:inst|mouse:m|current_state.done {} display_mouse:inst|mouse:m|current_state.done~clkctrl {} display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} } { 0.000ns 0.000ns 1.514ns 1.595ns 1.344ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.420ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] display[18] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "5.034 ns" { display_mouse:inst|hex_to_seven:sev|dec_7seg_hex:d2|segment_data[1] {} display[18] {} } { 0.000ns 2.382ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] ps2d clk -4.256 ns register " "Info: th for register \"display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]\" (data pin = \"ps2d\", clock pin = \"clk\") is -4.256 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 71 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 71; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 24 64 232 40 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 3 REG LCFF_X45_Y13_N17 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X45_Y13_N17; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.190 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2d 1 PIN PIN_C24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C24; Fanout = 1; PIN Node = 'ps2d'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2d } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns ps2d~0 2 COMB IOC_X65_Y32_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = IOC_X65_Y32_N3; Fanout = 1; COMB Node = 'ps2d~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { ps2d ps2d~0 } "NODE_NAME" } } { "Block.bdf" "" { Schematic "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/Block.bdf" { { 40 408 584 56 "ps2d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.075 ns) + CELL(0.149 ns) 7.106 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder 3 COMB LCCOMB_X45_Y13_N16 1 " "Info: 3: + IC(6.075 ns) + CELL(0.149 ns) = 7.106 ns; Loc. = LCCOMB_X45_Y13_N16; Fanout = 1; COMB Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]~feeder'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.224 ns" { ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.190 ns display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\] 4 REG LCFF_X45_Y13_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.190 ns; Loc. = LCFF_X45_Y13_N17; Fanout = 1; REG Node = 'display_mouse:inst\|mouse:m\|ps2_rt:rt\|ps2_rec:rec\|current_data\[10\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "ps2_rec.vhd" "" { Text "C:/cygwin/home/prototype/repos/schoolwork/comp-org/lab6/ps2_rec.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 15.51 % ) " "Info: Total cell delay = 1.115 ns ( 15.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.075 ns ( 84.49 % ) " "Info: Total interconnect delay = 6.075 ns ( 84.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 6.075ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { ps2d ps2d~0 display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { ps2d {} ps2d~0 {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10]~feeder {} display_mouse:inst|mouse:m|ps2_rt:rt|ps2_rec:rec|current_data[10] {} } { 0.000ns 0.000ns 6.075ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 00:30:26 2011 " "Info: Processing ended: Thu Nov 03 00:30:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Info: Quartus II Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
