v 4
file "/home/agus/Documents/facu/fpga/FPGA/proyecto_final/" "testbench/rle16B_tb.vhd" "e6f1284d7e35e71226aea0e70eb7643b79348e95" "20230630002025.751":
  entity rle16b_tb at 1( 0) + 0 on 17;
  architecture tb_arch of rle16b_tb at 8( 92) + 0 on 18;
file "/home/agus/Documents/facu/fpga/FPGA/proyecto_final/" "src/fusionator.vhd" "7b23e94ea6a70219be0b342e41e4da8704aa9a8d" "20230630002025.695":
  entity fusionator at 1( 0) + 0 on 13;
  architecture structural of fusionator at 25( 862) + 0 on 14;
file "/home/agus/Documents/facu/fpga/FPGA/proyecto_final/" "src/encoder_rle.vhdl" "11cd1e0c4708b2c8481173713ff44f9f50c71844" "20230630002025.658":
  entity encoder_rle at 1( 0) + 0 on 11;
  architecture encoder_architecture of encoder_rle at 19( 651) + 0 on 12;
file "/home/agus/Documents/facu/fpga/FPGA/proyecto_final/" "src/rle16B.vhdl" "482bd99ba54562cd2c903cc48dc969154444fac5" "20230630002025.732":
  entity rle16b at 1( 0) + 0 on 15;
  architecture rle16b_architecture of rle16b at 17( 670) + 0 on 16;
