#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001fa669d9fd0 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001fa66c82150_0 .net "PC", 31 0, L_000001fa66d06a30;  1 drivers
v000001fa66c82470_0 .net "cycles_consumed", 31 0, v000001fa66c81bb0_0;  1 drivers
v000001fa66c82510_0 .var "input_clk", 0 0;
v000001fa66c825b0_0 .var "rst", 0 0;
S_000001fa669e96f0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001fa669d9fd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001fa66bc0cc0 .functor NOR 1, v000001fa66c82510_0, v000001fa66c6b520_0, C4<0>, C4<0>;
L_000001fa66bc02b0 .functor AND 1, v000001fa66c50560_0, v000001fa66c504c0_0, C4<1>, C4<1>;
L_000001fa66bc0c50 .functor AND 1, L_000001fa66bc02b0, L_000001fa66c82650, C4<1>, C4<1>;
L_000001fa66bc0e80 .functor AND 1, v000001fa66c40780_0, v000001fa66c3fb00_0, C4<1>, C4<1>;
L_000001fa66bbf910 .functor AND 1, L_000001fa66bc0e80, L_000001fa66c826f0, C4<1>, C4<1>;
L_000001fa66bc04e0 .functor AND 1, v000001fa66c6c420_0, v000001fa66c6d0a0_0, C4<1>, C4<1>;
L_000001fa66bbf9f0 .functor AND 1, L_000001fa66bc04e0, L_000001fa66c82790, C4<1>, C4<1>;
L_000001fa66bc0710 .functor AND 1, v000001fa66c50560_0, v000001fa66c504c0_0, C4<1>, C4<1>;
L_000001fa66bc0f60 .functor AND 1, L_000001fa66bc0710, L_000001fa66c828d0, C4<1>, C4<1>;
L_000001fa66bbfe50 .functor AND 1, v000001fa66c40780_0, v000001fa66c3fb00_0, C4<1>, C4<1>;
L_000001fa66bbfa60 .functor AND 1, L_000001fa66bbfe50, L_000001fa66c82970, C4<1>, C4<1>;
L_000001fa66bc0080 .functor AND 1, v000001fa66c6c420_0, v000001fa66c6d0a0_0, C4<1>, C4<1>;
L_000001fa66bbfbb0 .functor AND 1, L_000001fa66bc0080, L_000001fa66c82a10, C4<1>, C4<1>;
L_000001fa66c86cb0 .functor NOT 1, L_000001fa66bc0cc0, C4<0>, C4<0>, C4<0>;
L_000001fa66c870a0 .functor NOT 1, L_000001fa66bc0cc0, C4<0>, C4<0>, C4<0>;
L_000001fa66cea190 .functor NOT 1, L_000001fa66bc0cc0, C4<0>, C4<0>, C4<0>;
L_000001fa66cebb60 .functor NOT 1, L_000001fa66bc0cc0, C4<0>, C4<0>, C4<0>;
L_000001fa66cebbd0 .functor NOT 1, L_000001fa66bc0cc0, C4<0>, C4<0>, C4<0>;
L_000001fa66d06a30 .functor BUFZ 32, v000001fa66c69220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c6daa0_0 .net "EX1_ALU_OPER1", 31 0, L_000001fa66c87f10;  1 drivers
v000001fa66c6d820_0 .net "EX1_ALU_OPER2", 31 0, L_000001fa66cea6d0;  1 drivers
v000001fa66c6db40_0 .net "EX1_PC", 31 0, v000001fa66c4de00_0;  1 drivers
v000001fa66c6d460_0 .net "EX1_PFC", 31 0, v000001fa66c4ebc0_0;  1 drivers
v000001fa66c6d5a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001fa66c80990;  1 drivers
v000001fa66c6d640_0 .net "EX1_forward_to_B", 31 0, v000001fa66c4e440_0;  1 drivers
v000001fa66c6d6e0_0 .net "EX1_is_beq", 0 0, v000001fa66c4d540_0;  1 drivers
v000001fa66c6d960_0 .net "EX1_is_bne", 0 0, v000001fa66c4f0c0_0;  1 drivers
v000001fa66c66b60_0 .net "EX1_is_jal", 0 0, v000001fa66c4cf00_0;  1 drivers
v000001fa66c665c0_0 .net "EX1_is_jr", 0 0, v000001fa66c4e1c0_0;  1 drivers
v000001fa66c65ee0_0 .net "EX1_is_oper2_immed", 0 0, v000001fa66c4e9e0_0;  1 drivers
v000001fa66c66c00_0 .net "EX1_memread", 0 0, v000001fa66c4d360_0;  1 drivers
v000001fa66c65f80_0 .net "EX1_memwrite", 0 0, v000001fa66c4f200_0;  1 drivers
v000001fa66c66480_0 .net "EX1_opcode", 11 0, v000001fa66c4d4a0_0;  1 drivers
v000001fa66c66ca0_0 .net "EX1_predicted", 0 0, v000001fa66c4d5e0_0;  1 drivers
v000001fa66c66ac0_0 .net "EX1_rd_ind", 4 0, v000001fa66c4d680_0;  1 drivers
v000001fa66c66e80_0 .net "EX1_rd_indzero", 0 0, v000001fa66c4dea0_0;  1 drivers
v000001fa66c65c60_0 .net "EX1_regwrite", 0 0, v000001fa66c4d9a0_0;  1 drivers
v000001fa66c66340_0 .net "EX1_rs1", 31 0, v000001fa66c4d720_0;  1 drivers
v000001fa66c67880_0 .net "EX1_rs1_ind", 4 0, v000001fa66c4cb40_0;  1 drivers
v000001fa66c66700_0 .net "EX1_rs2", 31 0, v000001fa66c4cdc0_0;  1 drivers
v000001fa66c683c0_0 .net "EX1_rs2_ind", 4 0, v000001fa66c4cbe0_0;  1 drivers
v000001fa66c67100_0 .net "EX1_rs2_out", 31 0, L_000001fa66ceaba0;  1 drivers
v000001fa66c680a0_0 .net "EX2_ALU_OPER1", 31 0, v000001fa66c4f840_0;  1 drivers
v000001fa66c66d40_0 .net "EX2_ALU_OPER2", 31 0, v000001fa66c50060_0;  1 drivers
v000001fa66c67ec0_0 .net "EX2_ALU_OUT", 31 0, L_000001fa66c7eb90;  1 drivers
v000001fa66c66660_0 .net "EX2_PC", 31 0, v000001fa66c50100_0;  1 drivers
v000001fa66c67b00_0 .net "EX2_PFC_to_IF", 31 0, v000001fa66c4fca0_0;  1 drivers
v000001fa66c67f60_0 .net "EX2_forward_to_B", 31 0, v000001fa66c50880_0;  1 drivers
v000001fa66c66de0_0 .net "EX2_is_beq", 0 0, v000001fa66c50740_0;  1 drivers
v000001fa66c662a0_0 .net "EX2_is_bne", 0 0, v000001fa66c4f8e0_0;  1 drivers
v000001fa66c67060_0 .net "EX2_is_jal", 0 0, v000001fa66c4f980_0;  1 drivers
v000001fa66c679c0_0 .net "EX2_is_jr", 0 0, v000001fa66c4fe80_0;  1 drivers
v000001fa66c67380_0 .net "EX2_is_oper2_immed", 0 0, v000001fa66c4f480_0;  1 drivers
v000001fa66c668e0_0 .net "EX2_memread", 0 0, v000001fa66c506a0_0;  1 drivers
v000001fa66c67600_0 .net "EX2_memwrite", 0 0, v000001fa66c50380_0;  1 drivers
v000001fa66c68280_0 .net "EX2_opcode", 11 0, v000001fa66c501a0_0;  1 drivers
v000001fa66c67ce0_0 .net "EX2_predicted", 0 0, v000001fa66c50600_0;  1 drivers
v000001fa66c66520_0 .net "EX2_rd_ind", 4 0, v000001fa66c50420_0;  1 drivers
v000001fa66c671a0_0 .net "EX2_rd_indzero", 0 0, v000001fa66c504c0_0;  1 drivers
v000001fa66c66a20_0 .net "EX2_regwrite", 0 0, v000001fa66c50560_0;  1 drivers
v000001fa66c68320_0 .net "EX2_rs1", 31 0, v000001fa66c4f520_0;  1 drivers
v000001fa66c65d00_0 .net "EX2_rs1_ind", 4 0, v000001fa66c4f5c0_0;  1 drivers
v000001fa66c67ba0_0 .net "EX2_rs2_ind", 4 0, v000001fa66c4fa20_0;  1 drivers
v000001fa66c65da0_0 .net "EX2_rs2_out", 31 0, v000001fa66c4f660_0;  1 drivers
v000001fa66c65e40_0 .net "ID_INST", 31 0, v000001fa66c54170_0;  1 drivers
v000001fa66c66840_0 .net "ID_PC", 31 0, v000001fa66c542b0_0;  1 drivers
v000001fa66c67e20_0 .net "ID_PFC_to_EX", 31 0, L_000001fa66c83870;  1 drivers
v000001fa66c66f20_0 .net "ID_PFC_to_IF", 31 0, L_000001fa66c837d0;  1 drivers
v000001fa66c66fc0_0 .net "ID_forward_to_B", 31 0, L_000001fa66c84bd0;  1 drivers
v000001fa66c672e0_0 .net "ID_is_beq", 0 0, L_000001fa66c85490;  1 drivers
v000001fa66c66020_0 .net "ID_is_bne", 0 0, L_000001fa66c84090;  1 drivers
v000001fa66c67420_0 .net "ID_is_j", 0 0, L_000001fa66c85c10;  1 drivers
v000001fa66c68000_0 .net "ID_is_jal", 0 0, L_000001fa66c85b70;  1 drivers
v000001fa66c67560_0 .net "ID_is_jr", 0 0, L_000001fa66c83d70;  1 drivers
v000001fa66c68140_0 .net "ID_is_oper2_immed", 0 0, L_000001fa66c87490;  1 drivers
v000001fa66c67920_0 .net "ID_memread", 0 0, L_000001fa66c86070;  1 drivers
v000001fa66c674c0_0 .net "ID_memwrite", 0 0, L_000001fa66c85fd0;  1 drivers
v000001fa66c67240_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  1 drivers
v000001fa66c660c0_0 .net "ID_predicted", 0 0, v000001fa66c57050_0;  1 drivers
v000001fa66c676a0_0 .net "ID_rd_ind", 4 0, v000001fa66c695e0_0;  1 drivers
v000001fa66c67740_0 .net "ID_regwrite", 0 0, L_000001fa66c85ad0;  1 drivers
v000001fa66c677e0_0 .net "ID_rs1", 31 0, v000001fa66c527d0_0;  1 drivers
v000001fa66c681e0_0 .net "ID_rs1_ind", 4 0, v000001fa66c68820_0;  1 drivers
v000001fa66c66160_0 .net "ID_rs2", 31 0, v000001fa66c52e10_0;  1 drivers
v000001fa66c67a60_0 .net "ID_rs2_ind", 4 0, v000001fa66c69f40_0;  1 drivers
v000001fa66c66200_0 .net "IF_INST", 31 0, L_000001fa66c863f0;  1 drivers
v000001fa66c67c40_0 .net "IF_pc", 31 0, v000001fa66c69220_0;  1 drivers
v000001fa66c663e0_0 .net "MEM_ALU_OUT", 31 0, v000001fa66c3f600_0;  1 drivers
v000001fa66c67d80_0 .net "MEM_Data_mem_out", 31 0, v000001fa66c6c240_0;  1 drivers
v000001fa66c667a0_0 .net "MEM_memread", 0 0, v000001fa66c40460_0;  1 drivers
v000001fa66c66980_0 .net "MEM_memwrite", 0 0, v000001fa66c3fe20_0;  1 drivers
v000001fa66c82fb0_0 .net "MEM_opcode", 11 0, v000001fa66c3f920_0;  1 drivers
v000001fa66c82290_0 .net "MEM_rd_ind", 4 0, v000001fa66c3fec0_0;  1 drivers
v000001fa66c81610_0 .net "MEM_rd_indzero", 0 0, v000001fa66c3fb00_0;  1 drivers
v000001fa66c812f0_0 .net "MEM_regwrite", 0 0, v000001fa66c40780_0;  1 drivers
v000001fa66c821f0_0 .net "MEM_rs2", 31 0, v000001fa66c401e0_0;  1 drivers
v000001fa66c80df0_0 .net "PC", 31 0, L_000001fa66d06a30;  alias, 1 drivers
v000001fa66c81250_0 .net "STALL_ID1_FLUSH", 0 0, v000001fa66c583b0_0;  1 drivers
v000001fa66c80cb0_0 .net "STALL_ID2_FLUSH", 0 0, v000001fa66c586d0_0;  1 drivers
v000001fa66c81cf0_0 .net "STALL_IF_FLUSH", 0 0, v000001fa66c58db0_0;  1 drivers
v000001fa66c82b50_0 .net "WB_ALU_OUT", 31 0, v000001fa66c6b200_0;  1 drivers
v000001fa66c81110_0 .net "WB_Data_mem_out", 31 0, v000001fa66c6b2a0_0;  1 drivers
v000001fa66c816b0_0 .net "WB_memread", 0 0, v000001fa66c6ce20_0;  1 drivers
v000001fa66c814d0_0 .net "WB_rd_ind", 4 0, v000001fa66c6c380_0;  1 drivers
v000001fa66c82f10_0 .net "WB_rd_indzero", 0 0, v000001fa66c6d0a0_0;  1 drivers
v000001fa66c811b0_0 .net "WB_regwrite", 0 0, v000001fa66c6c420_0;  1 drivers
v000001fa66c80e90_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  1 drivers
v000001fa66c81570_0 .net *"_ivl_1", 0 0, L_000001fa66bc02b0;  1 drivers
v000001fa66c80f30_0 .net *"_ivl_13", 0 0, L_000001fa66bc04e0;  1 drivers
v000001fa66c82bf0_0 .net *"_ivl_14", 0 0, L_000001fa66c82790;  1 drivers
v000001fa66c81ed0_0 .net *"_ivl_19", 0 0, L_000001fa66bc0710;  1 drivers
v000001fa66c830f0_0 .net *"_ivl_2", 0 0, L_000001fa66c82650;  1 drivers
v000001fa66c81390_0 .net *"_ivl_20", 0 0, L_000001fa66c828d0;  1 drivers
v000001fa66c80fd0_0 .net *"_ivl_25", 0 0, L_000001fa66bbfe50;  1 drivers
v000001fa66c80d50_0 .net *"_ivl_26", 0 0, L_000001fa66c82970;  1 drivers
v000001fa66c82330_0 .net *"_ivl_31", 0 0, L_000001fa66bc0080;  1 drivers
v000001fa66c81430_0 .net *"_ivl_32", 0 0, L_000001fa66c82a10;  1 drivers
v000001fa66c81070_0 .net *"_ivl_40", 31 0, L_000001fa66c85e90;  1 drivers
L_000001fa66ca0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c83050_0 .net *"_ivl_43", 26 0, L_000001fa66ca0c58;  1 drivers
L_000001fa66ca0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c82ab0_0 .net/2u *"_ivl_44", 31 0, L_000001fa66ca0ca0;  1 drivers
v000001fa66c81750_0 .net *"_ivl_52", 31 0, L_000001fa66ceef30;  1 drivers
L_000001fa66ca0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c83190_0 .net *"_ivl_55", 26 0, L_000001fa66ca0d30;  1 drivers
L_000001fa66ca0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c82e70_0 .net/2u *"_ivl_56", 31 0, L_000001fa66ca0d78;  1 drivers
v000001fa66c82dd0_0 .net *"_ivl_7", 0 0, L_000001fa66bc0e80;  1 drivers
v000001fa66c817f0_0 .net *"_ivl_8", 0 0, L_000001fa66c826f0;  1 drivers
v000001fa66c819d0_0 .net "alu_selA", 1 0, L_000001fa66c82830;  1 drivers
v000001fa66c80a30_0 .net "alu_selB", 1 0, L_000001fa66c858f0;  1 drivers
v000001fa66c81890_0 .net "clk", 0 0, L_000001fa66bc0cc0;  1 drivers
v000001fa66c81bb0_0 .var "cycles_consumed", 31 0;
v000001fa66c82c90_0 .net "exhaz", 0 0, L_000001fa66bbf910;  1 drivers
v000001fa66c823d0_0 .net "exhaz2", 0 0, L_000001fa66bbfa60;  1 drivers
v000001fa66c80ad0_0 .net "hlt", 0 0, v000001fa66c6b520_0;  1 drivers
v000001fa66c81e30_0 .net "idhaz", 0 0, L_000001fa66bc0c50;  1 drivers
v000001fa66c80c10_0 .net "idhaz2", 0 0, L_000001fa66bc0f60;  1 drivers
v000001fa66c81930_0 .net "if_id_write", 0 0, v000001fa66c59170_0;  1 drivers
v000001fa66c82010_0 .net "input_clk", 0 0, v000001fa66c82510_0;  1 drivers
v000001fa66c80b70_0 .net "is_branch_and_taken", 0 0, L_000001fa66c86b60;  1 drivers
v000001fa66c81a70_0 .net "memhaz", 0 0, L_000001fa66bbf9f0;  1 drivers
v000001fa66c81b10_0 .net "memhaz2", 0 0, L_000001fa66bbfbb0;  1 drivers
v000001fa66c82d30_0 .net "pc_src", 2 0, L_000001fa66c85850;  1 drivers
v000001fa66c81c50_0 .net "pc_write", 0 0, v000001fa66c593f0_0;  1 drivers
v000001fa66c81f70_0 .net "rst", 0 0, v000001fa66c825b0_0;  1 drivers
v000001fa66c81d90_0 .net "store_rs2_forward", 1 0, L_000001fa66c83cd0;  1 drivers
v000001fa66c820b0_0 .net "wdata_to_reg_file", 31 0, L_000001fa66d069c0;  1 drivers
E_000001fa66bd8670/0 .event negedge, v000001fa66c56f10_0;
E_000001fa66bd8670/1 .event posedge, v000001fa66c3f6a0_0;
E_000001fa66bd8670 .event/or E_000001fa66bd8670/0, E_000001fa66bd8670/1;
L_000001fa66c82650 .cmp/eq 5, v000001fa66c50420_0, v000001fa66c4cb40_0;
L_000001fa66c826f0 .cmp/eq 5, v000001fa66c3fec0_0, v000001fa66c4cb40_0;
L_000001fa66c82790 .cmp/eq 5, v000001fa66c6c380_0, v000001fa66c4cb40_0;
L_000001fa66c828d0 .cmp/eq 5, v000001fa66c50420_0, v000001fa66c4cbe0_0;
L_000001fa66c82970 .cmp/eq 5, v000001fa66c3fec0_0, v000001fa66c4cbe0_0;
L_000001fa66c82a10 .cmp/eq 5, v000001fa66c6c380_0, v000001fa66c4cbe0_0;
L_000001fa66c85e90 .concat [ 5 27 0 0], v000001fa66c695e0_0, L_000001fa66ca0c58;
L_000001fa66c85a30 .cmp/ne 32, L_000001fa66c85e90, L_000001fa66ca0ca0;
L_000001fa66ceef30 .concat [ 5 27 0 0], v000001fa66c50420_0, L_000001fa66ca0d30;
L_000001fa66cf00b0 .cmp/ne 32, L_000001fa66ceef30, L_000001fa66ca0d78;
S_000001fa66a9d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001fa66bc0ef0 .functor NOT 1, L_000001fa66bbf910, C4<0>, C4<0>, C4<0>;
L_000001fa66bc0320 .functor AND 1, L_000001fa66bbf9f0, L_000001fa66bc0ef0, C4<1>, C4<1>;
L_000001fa66bbfd70 .functor OR 1, L_000001fa66bc0c50, L_000001fa66bc0320, C4<0>, C4<0>;
L_000001fa66bc01d0 .functor OR 1, L_000001fa66bc0c50, L_000001fa66bbf910, C4<0>, C4<0>;
v000001fa66be6f00_0 .net *"_ivl_12", 0 0, L_000001fa66bc01d0;  1 drivers
v000001fa66be6500_0 .net *"_ivl_2", 0 0, L_000001fa66bc0ef0;  1 drivers
v000001fa66be70e0_0 .net *"_ivl_5", 0 0, L_000001fa66bc0320;  1 drivers
v000001fa66be7400_0 .net *"_ivl_7", 0 0, L_000001fa66bbfd70;  1 drivers
v000001fa66be6280_0 .net "alu_selA", 1 0, L_000001fa66c82830;  alias, 1 drivers
v000001fa66be65a0_0 .net "exhaz", 0 0, L_000001fa66bbf910;  alias, 1 drivers
v000001fa66be66e0_0 .net "idhaz", 0 0, L_000001fa66bc0c50;  alias, 1 drivers
v000001fa66be7680_0 .net "memhaz", 0 0, L_000001fa66bbf9f0;  alias, 1 drivers
L_000001fa66c82830 .concat8 [ 1 1 0 0], L_000001fa66bbfd70, L_000001fa66bc01d0;
S_000001fa66a9d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001fa66bc1190 .functor NOT 1, L_000001fa66bbfa60, C4<0>, C4<0>, C4<0>;
L_000001fa66bc1200 .functor AND 1, L_000001fa66bbfbb0, L_000001fa66bc1190, C4<1>, C4<1>;
L_000001fa66bbfde0 .functor OR 1, L_000001fa66bc0f60, L_000001fa66bc1200, C4<0>, C4<0>;
L_000001fa66bbfb40 .functor NOT 1, v000001fa66c4e9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fa66bbfc20 .functor AND 1, L_000001fa66bbfde0, L_000001fa66bbfb40, C4<1>, C4<1>;
L_000001fa66bbfec0 .functor OR 1, L_000001fa66bc0f60, L_000001fa66bbfa60, C4<0>, C4<0>;
L_000001fa66bc0390 .functor NOT 1, v000001fa66c4e9e0_0, C4<0>, C4<0>, C4<0>;
L_000001fa66bbff30 .functor AND 1, L_000001fa66bbfec0, L_000001fa66bc0390, C4<1>, C4<1>;
v000001fa66be6aa0_0 .net "EX1_is_oper2_immed", 0 0, v000001fa66c4e9e0_0;  alias, 1 drivers
v000001fa66be6d20_0 .net *"_ivl_11", 0 0, L_000001fa66bbfc20;  1 drivers
v000001fa66be5e20_0 .net *"_ivl_16", 0 0, L_000001fa66bbfec0;  1 drivers
v000001fa66be6780_0 .net *"_ivl_17", 0 0, L_000001fa66bc0390;  1 drivers
v000001fa66be6e60_0 .net *"_ivl_2", 0 0, L_000001fa66bc1190;  1 drivers
v000001fa66be6820_0 .net *"_ivl_20", 0 0, L_000001fa66bbff30;  1 drivers
v000001fa66be7720_0 .net *"_ivl_5", 0 0, L_000001fa66bc1200;  1 drivers
v000001fa66be74a0_0 .net *"_ivl_7", 0 0, L_000001fa66bbfde0;  1 drivers
v000001fa66be6fa0_0 .net *"_ivl_8", 0 0, L_000001fa66bbfb40;  1 drivers
v000001fa66be6960_0 .net "alu_selB", 1 0, L_000001fa66c858f0;  alias, 1 drivers
v000001fa66be59c0_0 .net "exhaz", 0 0, L_000001fa66bbfa60;  alias, 1 drivers
v000001fa66be6b40_0 .net "idhaz", 0 0, L_000001fa66bc0f60;  alias, 1 drivers
v000001fa66be7040_0 .net "memhaz", 0 0, L_000001fa66bbfbb0;  alias, 1 drivers
L_000001fa66c858f0 .concat8 [ 1 1 0 0], L_000001fa66bbfc20, L_000001fa66bbff30;
S_000001fa669729c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001fa66bc08d0 .functor NOT 1, L_000001fa66bbfa60, C4<0>, C4<0>, C4<0>;
L_000001fa66bc07f0 .functor AND 1, L_000001fa66bbfbb0, L_000001fa66bc08d0, C4<1>, C4<1>;
L_000001fa66bc0400 .functor OR 1, L_000001fa66bc0f60, L_000001fa66bc07f0, C4<0>, C4<0>;
L_000001fa66bc0470 .functor OR 1, L_000001fa66bc0f60, L_000001fa66bbfa60, C4<0>, C4<0>;
v000001fa66be7360_0 .net *"_ivl_12", 0 0, L_000001fa66bc0470;  1 drivers
v000001fa66be7180_0 .net *"_ivl_2", 0 0, L_000001fa66bc08d0;  1 drivers
v000001fa66be7540_0 .net *"_ivl_5", 0 0, L_000001fa66bc07f0;  1 drivers
v000001fa66be5880_0 .net *"_ivl_7", 0 0, L_000001fa66bc0400;  1 drivers
v000001fa66be5920_0 .net "exhaz", 0 0, L_000001fa66bbfa60;  alias, 1 drivers
v000001fa66be5ba0_0 .net "idhaz", 0 0, L_000001fa66bc0f60;  alias, 1 drivers
v000001fa66b62380_0 .net "memhaz", 0 0, L_000001fa66bbfbb0;  alias, 1 drivers
v000001fa66b62d80_0 .net "store_rs2_forward", 1 0, L_000001fa66c83cd0;  alias, 1 drivers
L_000001fa66c83cd0 .concat8 [ 1 1 0 0], L_000001fa66bc0400, L_000001fa66bc0470;
S_000001fa66972b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001fa66b610c0_0 .net "EX_ALU_OUT", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66b61480_0 .net "EX_memread", 0 0, v000001fa66c506a0_0;  alias, 1 drivers
v000001fa66b4cf10_0 .net "EX_memwrite", 0 0, v000001fa66c50380_0;  alias, 1 drivers
v000001fa66b4d410_0 .net "EX_opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
v000001fa66c3f560_0 .net "EX_rd_ind", 4 0, v000001fa66c50420_0;  alias, 1 drivers
v000001fa66c403c0_0 .net "EX_rd_indzero", 0 0, L_000001fa66cf00b0;  1 drivers
v000001fa66c3f7e0_0 .net "EX_regwrite", 0 0, v000001fa66c50560_0;  alias, 1 drivers
v000001fa66c406e0_0 .net "EX_rs2_out", 31 0, v000001fa66c4f660_0;  alias, 1 drivers
v000001fa66c3f600_0 .var "MEM_ALU_OUT", 31 0;
v000001fa66c40460_0 .var "MEM_memread", 0 0;
v000001fa66c3fe20_0 .var "MEM_memwrite", 0 0;
v000001fa66c3f920_0 .var "MEM_opcode", 11 0;
v000001fa66c3fec0_0 .var "MEM_rd_ind", 4 0;
v000001fa66c3fb00_0 .var "MEM_rd_indzero", 0 0;
v000001fa66c40780_0 .var "MEM_regwrite", 0 0;
v000001fa66c401e0_0 .var "MEM_rs2", 31 0;
v000001fa66c3ff60_0 .net "clk", 0 0, L_000001fa66cebb60;  1 drivers
v000001fa66c3f6a0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd86b0 .event posedge, v000001fa66c3f6a0_0, v000001fa66c3ff60_0;
S_000001fa669c9b20 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001fa669b14e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa669b1518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa669b1550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa669b1588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa669b15c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa669b15f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa669b1630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa669b1668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa669b16a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa669b16d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa669b1710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa669b1748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa669b1780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa669b17b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa669b17f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa669b1828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa669b1860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa669b1898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa669b18d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa669b1908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa669b1940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa669b1978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa669b19b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa669b19e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa669b1a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fa66ceb460 .functor XOR 1, L_000001fa66ceb380, v000001fa66c50600_0, C4<0>, C4<0>;
L_000001fa66cebcb0 .functor NOT 1, L_000001fa66ceb460, C4<0>, C4<0>, C4<0>;
L_000001fa66cebd20 .functor OR 1, v000001fa66c825b0_0, L_000001fa66cebcb0, C4<0>, C4<0>;
L_000001fa66cebd90 .functor NOT 1, L_000001fa66cebd20, C4<0>, C4<0>, C4<0>;
v000001fa66c43070_0 .net "ALU_OP", 3 0, v000001fa66c42f30_0;  1 drivers
v000001fa66c44510_0 .net "BranchDecision", 0 0, L_000001fa66ceb380;  1 drivers
v000001fa66c445b0_0 .net "CF", 0 0, v000001fa66c41e50_0;  1 drivers
v000001fa66c448d0_0 .net "EX_opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
v000001fa66c43d90_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  alias, 1 drivers
v000001fa66c44010_0 .net "ZF", 0 0, L_000001fa66cea7b0;  1 drivers
L_000001fa66ca0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa66c43f70_0 .net/2u *"_ivl_0", 31 0, L_000001fa66ca0ce8;  1 drivers
v000001fa66c43bb0_0 .net *"_ivl_11", 0 0, L_000001fa66cebd20;  1 drivers
v000001fa66c44330_0 .net *"_ivl_2", 31 0, L_000001fa66c808f0;  1 drivers
v000001fa66c44790_0 .net *"_ivl_6", 0 0, L_000001fa66ceb460;  1 drivers
v000001fa66c44650_0 .net *"_ivl_8", 0 0, L_000001fa66cebcb0;  1 drivers
v000001fa66c43cf0_0 .net "alu_out", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66c443d0_0 .net "alu_outw", 31 0, v000001fa66c42df0_0;  1 drivers
v000001fa66c44470_0 .net "is_beq", 0 0, v000001fa66c50740_0;  alias, 1 drivers
v000001fa66c440b0_0 .net "is_bne", 0 0, v000001fa66c4f8e0_0;  alias, 1 drivers
v000001fa66c446f0_0 .net "is_jal", 0 0, v000001fa66c4f980_0;  alias, 1 drivers
v000001fa66c44290_0 .net "oper1", 31 0, v000001fa66c4f840_0;  alias, 1 drivers
v000001fa66c43e30_0 .net "oper2", 31 0, v000001fa66c50060_0;  alias, 1 drivers
v000001fa66c44ab0_0 .net "pc", 31 0, v000001fa66c50100_0;  alias, 1 drivers
v000001fa66c44a10_0 .net "predicted", 0 0, v000001fa66c50600_0;  alias, 1 drivers
v000001fa66c44830_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
L_000001fa66c808f0 .arith/sum 32, v000001fa66c50100_0, L_000001fa66ca0ce8;
L_000001fa66c7eb90 .functor MUXZ 32, v000001fa66c42df0_0, L_000001fa66c808f0, v000001fa66c4f980_0, C4<>;
S_000001fa669c9cb0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001fa669c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001fa66ceb1c0 .functor AND 1, v000001fa66c50740_0, L_000001fa66ceb150, C4<1>, C4<1>;
L_000001fa66ceb2a0 .functor NOT 1, L_000001fa66ceb150, C4<0>, C4<0>, C4<0>;
L_000001fa66ceb310 .functor AND 1, v000001fa66c4f8e0_0, L_000001fa66ceb2a0, C4<1>, C4<1>;
L_000001fa66ceb380 .functor OR 1, L_000001fa66ceb1c0, L_000001fa66ceb310, C4<0>, C4<0>;
v000001fa66c411d0_0 .net "BranchDecision", 0 0, L_000001fa66ceb380;  alias, 1 drivers
v000001fa66c41270_0 .net *"_ivl_2", 0 0, L_000001fa66ceb2a0;  1 drivers
v000001fa66c425d0_0 .net "is_beq", 0 0, v000001fa66c50740_0;  alias, 1 drivers
v000001fa66c42c10_0 .net "is_beq_taken", 0 0, L_000001fa66ceb1c0;  1 drivers
v000001fa66c40ff0_0 .net "is_bne", 0 0, v000001fa66c4f8e0_0;  alias, 1 drivers
v000001fa66c413b0_0 .net "is_bne_taken", 0 0, L_000001fa66ceb310;  1 drivers
v000001fa66c43250_0 .net "is_eq", 0 0, L_000001fa66ceb150;  1 drivers
v000001fa66c42cb0_0 .net "oper1", 31 0, v000001fa66c4f840_0;  alias, 1 drivers
v000001fa66c41450_0 .net "oper2", 31 0, v000001fa66c50060_0;  alias, 1 drivers
S_000001fa66a131c0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001fa669c9cb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001fa66cea820 .functor XOR 1, L_000001fa66c7ed70, L_000001fa66c7f770, C4<0>, C4<0>;
L_000001fa66cea580 .functor XOR 1, L_000001fa66c7f8b0, L_000001fa66c7fbd0, C4<0>, C4<0>;
L_000001fa66ceb3f0 .functor XOR 1, L_000001fa66c7e5f0, L_000001fa66c7fc70, C4<0>, C4<0>;
L_000001fa66cea120 .functor XOR 1, L_000001fa66c7fef0, L_000001fa66c7e730, C4<0>, C4<0>;
L_000001fa66cea5f0 .functor XOR 1, L_000001fa66c7eeb0, L_000001fa66c7e7d0, C4<0>, C4<0>;
L_000001fa66ce9fd0 .functor XOR 1, L_000001fa66c7ec30, L_000001fa66c7ef50, C4<0>, C4<0>;
L_000001fa66ceb930 .functor XOR 1, L_000001fa66cf3d50, L_000001fa66cf53d0, C4<0>, C4<0>;
L_000001fa66ceaf20 .functor XOR 1, L_000001fa66cf4f70, L_000001fa66cf4430, C4<0>, C4<0>;
L_000001fa66cebaf0 .functor XOR 1, L_000001fa66cf3df0, L_000001fa66cf49d0, C4<0>, C4<0>;
L_000001fa66cea200 .functor XOR 1, L_000001fa66cf4a70, L_000001fa66cf4110, C4<0>, C4<0>;
L_000001fa66ceb700 .functor XOR 1, L_000001fa66cf3e90, L_000001fa66cf5650, C4<0>, C4<0>;
L_000001fa66cea900 .functor XOR 1, L_000001fa66cf44d0, L_000001fa66cf3f30, C4<0>, C4<0>;
L_000001fa66cea9e0 .functor XOR 1, L_000001fa66cf4cf0, L_000001fa66cf3b70, C4<0>, C4<0>;
L_000001fa66ceb9a0 .functor XOR 1, L_000001fa66cf38f0, L_000001fa66cf2f90, C4<0>, C4<0>;
L_000001fa66cead60 .functor XOR 1, L_000001fa66cf3fd0, L_000001fa66cf47f0, C4<0>, C4<0>;
L_000001fa66ceae40 .functor XOR 1, L_000001fa66cf3670, L_000001fa66cf50b0, C4<0>, C4<0>;
L_000001fa66cea660 .functor XOR 1, L_000001fa66cf3710, L_000001fa66cf4b10, C4<0>, C4<0>;
L_000001fa66cea0b0 .functor XOR 1, L_000001fa66cf33f0, L_000001fa66cf46b0, C4<0>, C4<0>;
L_000001fa66ceb690 .functor XOR 1, L_000001fa66cf4d90, L_000001fa66cf3210, C4<0>, C4<0>;
L_000001fa66cea890 .functor XOR 1, L_000001fa66cf3cb0, L_000001fa66cf56f0, C4<0>, C4<0>;
L_000001fa66ceba10 .functor XOR 1, L_000001fa66cf32b0, L_000001fa66cf4ed0, C4<0>, C4<0>;
L_000001fa66ce9f60 .functor XOR 1, L_000001fa66cf5330, L_000001fa66cf3350, C4<0>, C4<0>;
L_000001fa66ceaa50 .functor XOR 1, L_000001fa66cf41b0, L_000001fa66cf4e30, C4<0>, C4<0>;
L_000001fa66cea040 .functor XOR 1, L_000001fa66cf4390, L_000001fa66cf3170, C4<0>, C4<0>;
L_000001fa66cea970 .functor XOR 1, L_000001fa66cf4610, L_000001fa66cf4890, C4<0>, C4<0>;
L_000001fa66ceaac0 .functor XOR 1, L_000001fa66cf3030, L_000001fa66cf4570, C4<0>, C4<0>;
L_000001fa66cea270 .functor XOR 1, L_000001fa66cf5010, L_000001fa66cf37b0, C4<0>, C4<0>;
L_000001fa66cea2e0 .functor XOR 1, L_000001fa66cf5150, L_000001fa66cf4750, C4<0>, C4<0>;
L_000001fa66cea350 .functor XOR 1, L_000001fa66cf4070, L_000001fa66cf4930, C4<0>, C4<0>;
L_000001fa66ceac10 .functor XOR 1, L_000001fa66cf3850, L_000001fa66cf5510, C4<0>, C4<0>;
L_000001fa66ceab30 .functor XOR 1, L_000001fa66cf4bb0, L_000001fa66cf4c50, C4<0>, C4<0>;
L_000001fa66ceb0e0 .functor XOR 1, L_000001fa66cf3490, L_000001fa66cf30d0, C4<0>, C4<0>;
L_000001fa66ceb150/0/0 .functor OR 1, L_000001fa66cf55b0, L_000001fa66cf51f0, L_000001fa66cf4250, L_000001fa66cf3990;
L_000001fa66ceb150/0/4 .functor OR 1, L_000001fa66cf5290, L_000001fa66cf3530, L_000001fa66cf42f0, L_000001fa66cf35d0;
L_000001fa66ceb150/0/8 .functor OR 1, L_000001fa66cf3a30, L_000001fa66cf3ad0, L_000001fa66cf3c10, L_000001fa66cf5790;
L_000001fa66ceb150/0/12 .functor OR 1, L_000001fa66cf5ab0, L_000001fa66cf5c90, L_000001fa66cf58d0, L_000001fa66cf5bf0;
L_000001fa66ceb150/0/16 .functor OR 1, L_000001fa66cf5dd0, L_000001fa66cf5970, L_000001fa66cf5a10, L_000001fa66cf5d30;
L_000001fa66ceb150/0/20 .functor OR 1, L_000001fa66cf5830, L_000001fa66cf5e70, L_000001fa66cf5b50, L_000001fa66cef110;
L_000001fa66ceb150/0/24 .functor OR 1, L_000001fa66ceecb0, L_000001fa66cf0650, L_000001fa66cf0470, L_000001fa66cedf90;
L_000001fa66ceb150/0/28 .functor OR 1, L_000001fa66cef4d0, L_000001fa66cee210, L_000001fa66cefed0, L_000001fa66cee030;
L_000001fa66ceb150/1/0 .functor OR 1, L_000001fa66ceb150/0/0, L_000001fa66ceb150/0/4, L_000001fa66ceb150/0/8, L_000001fa66ceb150/0/12;
L_000001fa66ceb150/1/4 .functor OR 1, L_000001fa66ceb150/0/16, L_000001fa66ceb150/0/20, L_000001fa66ceb150/0/24, L_000001fa66ceb150/0/28;
L_000001fa66ceb150 .functor NOR 1, L_000001fa66ceb150/1/0, L_000001fa66ceb150/1/4, C4<0>, C4<0>;
v000001fa66c40960_0 .net *"_ivl_0", 0 0, L_000001fa66cea820;  1 drivers
v000001fa66c40b40_0 .net *"_ivl_101", 0 0, L_000001fa66cf4b10;  1 drivers
v000001fa66c3f4c0_0 .net *"_ivl_102", 0 0, L_000001fa66cea0b0;  1 drivers
v000001fa66c400a0_0 .net *"_ivl_105", 0 0, L_000001fa66cf33f0;  1 drivers
v000001fa66c40140_0 .net *"_ivl_107", 0 0, L_000001fa66cf46b0;  1 drivers
v000001fa66c40280_0 .net *"_ivl_108", 0 0, L_000001fa66ceb690;  1 drivers
v000001fa66c40a00_0 .net *"_ivl_11", 0 0, L_000001fa66c7fbd0;  1 drivers
v000001fa66c3fc40_0 .net *"_ivl_111", 0 0, L_000001fa66cf4d90;  1 drivers
v000001fa66c40320_0 .net *"_ivl_113", 0 0, L_000001fa66cf3210;  1 drivers
v000001fa66c3fce0_0 .net *"_ivl_114", 0 0, L_000001fa66cea890;  1 drivers
v000001fa66c40000_0 .net *"_ivl_117", 0 0, L_000001fa66cf3cb0;  1 drivers
v000001fa66c3fd80_0 .net *"_ivl_119", 0 0, L_000001fa66cf56f0;  1 drivers
v000001fa66c40500_0 .net *"_ivl_12", 0 0, L_000001fa66ceb3f0;  1 drivers
v000001fa66c3fba0_0 .net *"_ivl_120", 0 0, L_000001fa66ceba10;  1 drivers
v000001fa66c40820_0 .net *"_ivl_123", 0 0, L_000001fa66cf32b0;  1 drivers
v000001fa66c40aa0_0 .net *"_ivl_125", 0 0, L_000001fa66cf4ed0;  1 drivers
v000001fa66c405a0_0 .net *"_ivl_126", 0 0, L_000001fa66ce9f60;  1 drivers
v000001fa66c40640_0 .net *"_ivl_129", 0 0, L_000001fa66cf5330;  1 drivers
v000001fa66c408c0_0 .net *"_ivl_131", 0 0, L_000001fa66cf3350;  1 drivers
v000001fa66c3f740_0 .net *"_ivl_132", 0 0, L_000001fa66ceaa50;  1 drivers
v000001fa66c3f880_0 .net *"_ivl_135", 0 0, L_000001fa66cf41b0;  1 drivers
v000001fa66c3f9c0_0 .net *"_ivl_137", 0 0, L_000001fa66cf4e30;  1 drivers
v000001fa66c3d4e0_0 .net *"_ivl_138", 0 0, L_000001fa66cea040;  1 drivers
v000001fa66c3dbc0_0 .net *"_ivl_141", 0 0, L_000001fa66cf4390;  1 drivers
v000001fa66c3e3e0_0 .net *"_ivl_143", 0 0, L_000001fa66cf3170;  1 drivers
v000001fa66c3e2a0_0 .net *"_ivl_144", 0 0, L_000001fa66cea970;  1 drivers
v000001fa66c3dda0_0 .net *"_ivl_147", 0 0, L_000001fa66cf4610;  1 drivers
v000001fa66c3d760_0 .net *"_ivl_149", 0 0, L_000001fa66cf4890;  1 drivers
v000001fa66c3e7a0_0 .net *"_ivl_15", 0 0, L_000001fa66c7e5f0;  1 drivers
v000001fa66c3f420_0 .net *"_ivl_150", 0 0, L_000001fa66ceaac0;  1 drivers
v000001fa66c3e160_0 .net *"_ivl_153", 0 0, L_000001fa66cf3030;  1 drivers
v000001fa66c3d8a0_0 .net *"_ivl_155", 0 0, L_000001fa66cf4570;  1 drivers
v000001fa66c3ef20_0 .net *"_ivl_156", 0 0, L_000001fa66cea270;  1 drivers
v000001fa66c3dc60_0 .net *"_ivl_159", 0 0, L_000001fa66cf5010;  1 drivers
v000001fa66c3d800_0 .net *"_ivl_161", 0 0, L_000001fa66cf37b0;  1 drivers
v000001fa66c3d440_0 .net *"_ivl_162", 0 0, L_000001fa66cea2e0;  1 drivers
v000001fa66c3e0c0_0 .net *"_ivl_165", 0 0, L_000001fa66cf5150;  1 drivers
v000001fa66c3dee0_0 .net *"_ivl_167", 0 0, L_000001fa66cf4750;  1 drivers
v000001fa66c3d940_0 .net *"_ivl_168", 0 0, L_000001fa66cea350;  1 drivers
v000001fa66c3f060_0 .net *"_ivl_17", 0 0, L_000001fa66c7fc70;  1 drivers
v000001fa66c3ed40_0 .net *"_ivl_171", 0 0, L_000001fa66cf4070;  1 drivers
v000001fa66c3e8e0_0 .net *"_ivl_173", 0 0, L_000001fa66cf4930;  1 drivers
v000001fa66c3da80_0 .net *"_ivl_174", 0 0, L_000001fa66ceac10;  1 drivers
v000001fa66c3e700_0 .net *"_ivl_177", 0 0, L_000001fa66cf3850;  1 drivers
v000001fa66c3e5c0_0 .net *"_ivl_179", 0 0, L_000001fa66cf5510;  1 drivers
v000001fa66c3d9e0_0 .net *"_ivl_18", 0 0, L_000001fa66cea120;  1 drivers
v000001fa66c3e520_0 .net *"_ivl_180", 0 0, L_000001fa66ceab30;  1 drivers
v000001fa66c3dd00_0 .net *"_ivl_183", 0 0, L_000001fa66cf4bb0;  1 drivers
v000001fa66c3f1a0_0 .net *"_ivl_185", 0 0, L_000001fa66cf4c50;  1 drivers
v000001fa66c3db20_0 .net *"_ivl_186", 0 0, L_000001fa66ceb0e0;  1 drivers
v000001fa66c3de40_0 .net *"_ivl_190", 0 0, L_000001fa66cf3490;  1 drivers
v000001fa66c3f380_0 .net *"_ivl_192", 0 0, L_000001fa66cf30d0;  1 drivers
v000001fa66c3f240_0 .net *"_ivl_194", 0 0, L_000001fa66cf55b0;  1 drivers
v000001fa66c3d120_0 .net *"_ivl_196", 0 0, L_000001fa66cf51f0;  1 drivers
v000001fa66c3cf40_0 .net *"_ivl_198", 0 0, L_000001fa66cf4250;  1 drivers
v000001fa66c3df80_0 .net *"_ivl_200", 0 0, L_000001fa66cf3990;  1 drivers
v000001fa66c3d580_0 .net *"_ivl_202", 0 0, L_000001fa66cf5290;  1 drivers
v000001fa66c3ea20_0 .net *"_ivl_204", 0 0, L_000001fa66cf3530;  1 drivers
v000001fa66c3efc0_0 .net *"_ivl_206", 0 0, L_000001fa66cf42f0;  1 drivers
v000001fa66c3e020_0 .net *"_ivl_208", 0 0, L_000001fa66cf35d0;  1 drivers
v000001fa66c3e200_0 .net *"_ivl_21", 0 0, L_000001fa66c7fef0;  1 drivers
v000001fa66c3cea0_0 .net *"_ivl_210", 0 0, L_000001fa66cf3a30;  1 drivers
v000001fa66c3e480_0 .net *"_ivl_212", 0 0, L_000001fa66cf3ad0;  1 drivers
v000001fa66c3f2e0_0 .net *"_ivl_214", 0 0, L_000001fa66cf3c10;  1 drivers
v000001fa66c3e340_0 .net *"_ivl_216", 0 0, L_000001fa66cf5790;  1 drivers
v000001fa66c3ede0_0 .net *"_ivl_218", 0 0, L_000001fa66cf5ab0;  1 drivers
v000001fa66c3d620_0 .net *"_ivl_220", 0 0, L_000001fa66cf5c90;  1 drivers
v000001fa66c3e660_0 .net *"_ivl_222", 0 0, L_000001fa66cf58d0;  1 drivers
v000001fa66c3d300_0 .net *"_ivl_224", 0 0, L_000001fa66cf5bf0;  1 drivers
v000001fa66c3e840_0 .net *"_ivl_226", 0 0, L_000001fa66cf5dd0;  1 drivers
v000001fa66c3e980_0 .net *"_ivl_228", 0 0, L_000001fa66cf5970;  1 drivers
v000001fa66c3f100_0 .net *"_ivl_23", 0 0, L_000001fa66c7e730;  1 drivers
v000001fa66c3cfe0_0 .net *"_ivl_230", 0 0, L_000001fa66cf5a10;  1 drivers
v000001fa66c3eac0_0 .net *"_ivl_232", 0 0, L_000001fa66cf5d30;  1 drivers
v000001fa66c3eb60_0 .net *"_ivl_234", 0 0, L_000001fa66cf5830;  1 drivers
v000001fa66c3ccc0_0 .net *"_ivl_236", 0 0, L_000001fa66cf5e70;  1 drivers
v000001fa66c3ec00_0 .net *"_ivl_238", 0 0, L_000001fa66cf5b50;  1 drivers
v000001fa66c3eca0_0 .net *"_ivl_24", 0 0, L_000001fa66cea5f0;  1 drivers
v000001fa66c3d080_0 .net *"_ivl_240", 0 0, L_000001fa66cef110;  1 drivers
v000001fa66c3d1c0_0 .net *"_ivl_242", 0 0, L_000001fa66ceecb0;  1 drivers
v000001fa66c3d260_0 .net *"_ivl_244", 0 0, L_000001fa66cf0650;  1 drivers
v000001fa66c3d3a0_0 .net *"_ivl_246", 0 0, L_000001fa66cf0470;  1 drivers
v000001fa66c3cd60_0 .net *"_ivl_248", 0 0, L_000001fa66cedf90;  1 drivers
v000001fa66c3ee80_0 .net *"_ivl_250", 0 0, L_000001fa66cef4d0;  1 drivers
v000001fa66c3ce00_0 .net *"_ivl_252", 0 0, L_000001fa66cee210;  1 drivers
v000001fa66c3d6c0_0 .net *"_ivl_254", 0 0, L_000001fa66cefed0;  1 drivers
v000001fa66b61840_0 .net *"_ivl_256", 0 0, L_000001fa66cee030;  1 drivers
v000001fa66c42e90_0 .net *"_ivl_27", 0 0, L_000001fa66c7eeb0;  1 drivers
v000001fa66c43390_0 .net *"_ivl_29", 0 0, L_000001fa66c7e7d0;  1 drivers
v000001fa66c41b30_0 .net *"_ivl_3", 0 0, L_000001fa66c7ed70;  1 drivers
v000001fa66c43110_0 .net *"_ivl_30", 0 0, L_000001fa66ce9fd0;  1 drivers
v000001fa66c40f50_0 .net *"_ivl_33", 0 0, L_000001fa66c7ec30;  1 drivers
v000001fa66c41630_0 .net *"_ivl_35", 0 0, L_000001fa66c7ef50;  1 drivers
v000001fa66c42b70_0 .net *"_ivl_36", 0 0, L_000001fa66ceb930;  1 drivers
v000001fa66c414f0_0 .net *"_ivl_39", 0 0, L_000001fa66cf3d50;  1 drivers
v000001fa66c41310_0 .net *"_ivl_41", 0 0, L_000001fa66cf53d0;  1 drivers
v000001fa66c42a30_0 .net *"_ivl_42", 0 0, L_000001fa66ceaf20;  1 drivers
v000001fa66c41770_0 .net *"_ivl_45", 0 0, L_000001fa66cf4f70;  1 drivers
v000001fa66c42670_0 .net *"_ivl_47", 0 0, L_000001fa66cf4430;  1 drivers
v000001fa66c427b0_0 .net *"_ivl_48", 0 0, L_000001fa66cebaf0;  1 drivers
v000001fa66c41590_0 .net *"_ivl_5", 0 0, L_000001fa66c7f770;  1 drivers
v000001fa66c42170_0 .net *"_ivl_51", 0 0, L_000001fa66cf3df0;  1 drivers
v000001fa66c43430_0 .net *"_ivl_53", 0 0, L_000001fa66cf49d0;  1 drivers
v000001fa66c40d70_0 .net *"_ivl_54", 0 0, L_000001fa66cea200;  1 drivers
v000001fa66c42210_0 .net *"_ivl_57", 0 0, L_000001fa66cf4a70;  1 drivers
v000001fa66c42710_0 .net *"_ivl_59", 0 0, L_000001fa66cf4110;  1 drivers
v000001fa66c41090_0 .net *"_ivl_6", 0 0, L_000001fa66cea580;  1 drivers
v000001fa66c432f0_0 .net *"_ivl_60", 0 0, L_000001fa66ceb700;  1 drivers
v000001fa66c431b0_0 .net *"_ivl_63", 0 0, L_000001fa66cf3e90;  1 drivers
v000001fa66c41d10_0 .net *"_ivl_65", 0 0, L_000001fa66cf5650;  1 drivers
v000001fa66c42350_0 .net *"_ivl_66", 0 0, L_000001fa66cea900;  1 drivers
v000001fa66c41a90_0 .net *"_ivl_69", 0 0, L_000001fa66cf44d0;  1 drivers
v000001fa66c42490_0 .net *"_ivl_71", 0 0, L_000001fa66cf3f30;  1 drivers
v000001fa66c42850_0 .net *"_ivl_72", 0 0, L_000001fa66cea9e0;  1 drivers
v000001fa66c40cd0_0 .net *"_ivl_75", 0 0, L_000001fa66cf4cf0;  1 drivers
v000001fa66c42030_0 .net *"_ivl_77", 0 0, L_000001fa66cf3b70;  1 drivers
v000001fa66c420d0_0 .net *"_ivl_78", 0 0, L_000001fa66ceb9a0;  1 drivers
v000001fa66c422b0_0 .net *"_ivl_81", 0 0, L_000001fa66cf38f0;  1 drivers
v000001fa66c428f0_0 .net *"_ivl_83", 0 0, L_000001fa66cf2f90;  1 drivers
v000001fa66c41bd0_0 .net *"_ivl_84", 0 0, L_000001fa66cead60;  1 drivers
v000001fa66c40e10_0 .net *"_ivl_87", 0 0, L_000001fa66cf3fd0;  1 drivers
v000001fa66c419f0_0 .net *"_ivl_89", 0 0, L_000001fa66cf47f0;  1 drivers
v000001fa66c416d0_0 .net *"_ivl_9", 0 0, L_000001fa66c7f8b0;  1 drivers
v000001fa66c41810_0 .net *"_ivl_90", 0 0, L_000001fa66ceae40;  1 drivers
v000001fa66c42990_0 .net *"_ivl_93", 0 0, L_000001fa66cf3670;  1 drivers
v000001fa66c41130_0 .net *"_ivl_95", 0 0, L_000001fa66cf50b0;  1 drivers
v000001fa66c41ef0_0 .net *"_ivl_96", 0 0, L_000001fa66cea660;  1 drivers
v000001fa66c40eb0_0 .net *"_ivl_99", 0 0, L_000001fa66cf3710;  1 drivers
v000001fa66c423f0_0 .net "a", 31 0, v000001fa66c4f840_0;  alias, 1 drivers
v000001fa66c42530_0 .net "b", 31 0, v000001fa66c50060_0;  alias, 1 drivers
v000001fa66c42ad0_0 .net "out", 0 0, L_000001fa66ceb150;  alias, 1 drivers
v000001fa66c418b0_0 .net "temp", 31 0, L_000001fa66cf5470;  1 drivers
L_000001fa66c7ed70 .part v000001fa66c4f840_0, 0, 1;
L_000001fa66c7f770 .part v000001fa66c50060_0, 0, 1;
L_000001fa66c7f8b0 .part v000001fa66c4f840_0, 1, 1;
L_000001fa66c7fbd0 .part v000001fa66c50060_0, 1, 1;
L_000001fa66c7e5f0 .part v000001fa66c4f840_0, 2, 1;
L_000001fa66c7fc70 .part v000001fa66c50060_0, 2, 1;
L_000001fa66c7fef0 .part v000001fa66c4f840_0, 3, 1;
L_000001fa66c7e730 .part v000001fa66c50060_0, 3, 1;
L_000001fa66c7eeb0 .part v000001fa66c4f840_0, 4, 1;
L_000001fa66c7e7d0 .part v000001fa66c50060_0, 4, 1;
L_000001fa66c7ec30 .part v000001fa66c4f840_0, 5, 1;
L_000001fa66c7ef50 .part v000001fa66c50060_0, 5, 1;
L_000001fa66cf3d50 .part v000001fa66c4f840_0, 6, 1;
L_000001fa66cf53d0 .part v000001fa66c50060_0, 6, 1;
L_000001fa66cf4f70 .part v000001fa66c4f840_0, 7, 1;
L_000001fa66cf4430 .part v000001fa66c50060_0, 7, 1;
L_000001fa66cf3df0 .part v000001fa66c4f840_0, 8, 1;
L_000001fa66cf49d0 .part v000001fa66c50060_0, 8, 1;
L_000001fa66cf4a70 .part v000001fa66c4f840_0, 9, 1;
L_000001fa66cf4110 .part v000001fa66c50060_0, 9, 1;
L_000001fa66cf3e90 .part v000001fa66c4f840_0, 10, 1;
L_000001fa66cf5650 .part v000001fa66c50060_0, 10, 1;
L_000001fa66cf44d0 .part v000001fa66c4f840_0, 11, 1;
L_000001fa66cf3f30 .part v000001fa66c50060_0, 11, 1;
L_000001fa66cf4cf0 .part v000001fa66c4f840_0, 12, 1;
L_000001fa66cf3b70 .part v000001fa66c50060_0, 12, 1;
L_000001fa66cf38f0 .part v000001fa66c4f840_0, 13, 1;
L_000001fa66cf2f90 .part v000001fa66c50060_0, 13, 1;
L_000001fa66cf3fd0 .part v000001fa66c4f840_0, 14, 1;
L_000001fa66cf47f0 .part v000001fa66c50060_0, 14, 1;
L_000001fa66cf3670 .part v000001fa66c4f840_0, 15, 1;
L_000001fa66cf50b0 .part v000001fa66c50060_0, 15, 1;
L_000001fa66cf3710 .part v000001fa66c4f840_0, 16, 1;
L_000001fa66cf4b10 .part v000001fa66c50060_0, 16, 1;
L_000001fa66cf33f0 .part v000001fa66c4f840_0, 17, 1;
L_000001fa66cf46b0 .part v000001fa66c50060_0, 17, 1;
L_000001fa66cf4d90 .part v000001fa66c4f840_0, 18, 1;
L_000001fa66cf3210 .part v000001fa66c50060_0, 18, 1;
L_000001fa66cf3cb0 .part v000001fa66c4f840_0, 19, 1;
L_000001fa66cf56f0 .part v000001fa66c50060_0, 19, 1;
L_000001fa66cf32b0 .part v000001fa66c4f840_0, 20, 1;
L_000001fa66cf4ed0 .part v000001fa66c50060_0, 20, 1;
L_000001fa66cf5330 .part v000001fa66c4f840_0, 21, 1;
L_000001fa66cf3350 .part v000001fa66c50060_0, 21, 1;
L_000001fa66cf41b0 .part v000001fa66c4f840_0, 22, 1;
L_000001fa66cf4e30 .part v000001fa66c50060_0, 22, 1;
L_000001fa66cf4390 .part v000001fa66c4f840_0, 23, 1;
L_000001fa66cf3170 .part v000001fa66c50060_0, 23, 1;
L_000001fa66cf4610 .part v000001fa66c4f840_0, 24, 1;
L_000001fa66cf4890 .part v000001fa66c50060_0, 24, 1;
L_000001fa66cf3030 .part v000001fa66c4f840_0, 25, 1;
L_000001fa66cf4570 .part v000001fa66c50060_0, 25, 1;
L_000001fa66cf5010 .part v000001fa66c4f840_0, 26, 1;
L_000001fa66cf37b0 .part v000001fa66c50060_0, 26, 1;
L_000001fa66cf5150 .part v000001fa66c4f840_0, 27, 1;
L_000001fa66cf4750 .part v000001fa66c50060_0, 27, 1;
L_000001fa66cf4070 .part v000001fa66c4f840_0, 28, 1;
L_000001fa66cf4930 .part v000001fa66c50060_0, 28, 1;
L_000001fa66cf3850 .part v000001fa66c4f840_0, 29, 1;
L_000001fa66cf5510 .part v000001fa66c50060_0, 29, 1;
L_000001fa66cf4bb0 .part v000001fa66c4f840_0, 30, 1;
L_000001fa66cf4c50 .part v000001fa66c50060_0, 30, 1;
LS_000001fa66cf5470_0_0 .concat8 [ 1 1 1 1], L_000001fa66cea820, L_000001fa66cea580, L_000001fa66ceb3f0, L_000001fa66cea120;
LS_000001fa66cf5470_0_4 .concat8 [ 1 1 1 1], L_000001fa66cea5f0, L_000001fa66ce9fd0, L_000001fa66ceb930, L_000001fa66ceaf20;
LS_000001fa66cf5470_0_8 .concat8 [ 1 1 1 1], L_000001fa66cebaf0, L_000001fa66cea200, L_000001fa66ceb700, L_000001fa66cea900;
LS_000001fa66cf5470_0_12 .concat8 [ 1 1 1 1], L_000001fa66cea9e0, L_000001fa66ceb9a0, L_000001fa66cead60, L_000001fa66ceae40;
LS_000001fa66cf5470_0_16 .concat8 [ 1 1 1 1], L_000001fa66cea660, L_000001fa66cea0b0, L_000001fa66ceb690, L_000001fa66cea890;
LS_000001fa66cf5470_0_20 .concat8 [ 1 1 1 1], L_000001fa66ceba10, L_000001fa66ce9f60, L_000001fa66ceaa50, L_000001fa66cea040;
LS_000001fa66cf5470_0_24 .concat8 [ 1 1 1 1], L_000001fa66cea970, L_000001fa66ceaac0, L_000001fa66cea270, L_000001fa66cea2e0;
LS_000001fa66cf5470_0_28 .concat8 [ 1 1 1 1], L_000001fa66cea350, L_000001fa66ceac10, L_000001fa66ceab30, L_000001fa66ceb0e0;
LS_000001fa66cf5470_1_0 .concat8 [ 4 4 4 4], LS_000001fa66cf5470_0_0, LS_000001fa66cf5470_0_4, LS_000001fa66cf5470_0_8, LS_000001fa66cf5470_0_12;
LS_000001fa66cf5470_1_4 .concat8 [ 4 4 4 4], LS_000001fa66cf5470_0_16, LS_000001fa66cf5470_0_20, LS_000001fa66cf5470_0_24, LS_000001fa66cf5470_0_28;
L_000001fa66cf5470 .concat8 [ 16 16 0 0], LS_000001fa66cf5470_1_0, LS_000001fa66cf5470_1_4;
L_000001fa66cf3490 .part v000001fa66c4f840_0, 31, 1;
L_000001fa66cf30d0 .part v000001fa66c50060_0, 31, 1;
L_000001fa66cf55b0 .part L_000001fa66cf5470, 0, 1;
L_000001fa66cf51f0 .part L_000001fa66cf5470, 1, 1;
L_000001fa66cf4250 .part L_000001fa66cf5470, 2, 1;
L_000001fa66cf3990 .part L_000001fa66cf5470, 3, 1;
L_000001fa66cf5290 .part L_000001fa66cf5470, 4, 1;
L_000001fa66cf3530 .part L_000001fa66cf5470, 5, 1;
L_000001fa66cf42f0 .part L_000001fa66cf5470, 6, 1;
L_000001fa66cf35d0 .part L_000001fa66cf5470, 7, 1;
L_000001fa66cf3a30 .part L_000001fa66cf5470, 8, 1;
L_000001fa66cf3ad0 .part L_000001fa66cf5470, 9, 1;
L_000001fa66cf3c10 .part L_000001fa66cf5470, 10, 1;
L_000001fa66cf5790 .part L_000001fa66cf5470, 11, 1;
L_000001fa66cf5ab0 .part L_000001fa66cf5470, 12, 1;
L_000001fa66cf5c90 .part L_000001fa66cf5470, 13, 1;
L_000001fa66cf58d0 .part L_000001fa66cf5470, 14, 1;
L_000001fa66cf5bf0 .part L_000001fa66cf5470, 15, 1;
L_000001fa66cf5dd0 .part L_000001fa66cf5470, 16, 1;
L_000001fa66cf5970 .part L_000001fa66cf5470, 17, 1;
L_000001fa66cf5a10 .part L_000001fa66cf5470, 18, 1;
L_000001fa66cf5d30 .part L_000001fa66cf5470, 19, 1;
L_000001fa66cf5830 .part L_000001fa66cf5470, 20, 1;
L_000001fa66cf5e70 .part L_000001fa66cf5470, 21, 1;
L_000001fa66cf5b50 .part L_000001fa66cf5470, 22, 1;
L_000001fa66cef110 .part L_000001fa66cf5470, 23, 1;
L_000001fa66ceecb0 .part L_000001fa66cf5470, 24, 1;
L_000001fa66cf0650 .part L_000001fa66cf5470, 25, 1;
L_000001fa66cf0470 .part L_000001fa66cf5470, 26, 1;
L_000001fa66cedf90 .part L_000001fa66cf5470, 27, 1;
L_000001fa66cef4d0 .part L_000001fa66cf5470, 28, 1;
L_000001fa66cee210 .part L_000001fa66cf5470, 29, 1;
L_000001fa66cefed0 .part L_000001fa66cf5470, 30, 1;
L_000001fa66cee030 .part L_000001fa66cf5470, 31, 1;
S_000001fa66a13350 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001fa669c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001fa66bd88b0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001fa66cea7b0 .functor NOT 1, L_000001fa66c7e550, C4<0>, C4<0>, C4<0>;
v000001fa66c41950_0 .net "A", 31 0, v000001fa66c4f840_0;  alias, 1 drivers
v000001fa66c41c70_0 .net "ALUOP", 3 0, v000001fa66c42f30_0;  alias, 1 drivers
v000001fa66c41db0_0 .net "B", 31 0, v000001fa66c50060_0;  alias, 1 drivers
v000001fa66c41e50_0 .var "CF", 0 0;
v000001fa66c41f90_0 .net "ZF", 0 0, L_000001fa66cea7b0;  alias, 1 drivers
v000001fa66c42d50_0 .net *"_ivl_1", 0 0, L_000001fa66c7e550;  1 drivers
v000001fa66c42df0_0 .var "res", 31 0;
E_000001fa66bd87b0 .event anyedge, v000001fa66c41c70_0, v000001fa66c423f0_0, v000001fa66c42530_0, v000001fa66c41e50_0;
L_000001fa66c7e550 .reduce/or v000001fa66c42df0_0;
S_000001fa66a0c910 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001fa669c9b20;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001fa66c45490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c454c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c45500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c45538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c45570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c455a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c455e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c45618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c45650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c45688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c456c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c456f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c45730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c45768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c457a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c457d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c45810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c45848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c45880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c458b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c458f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c45928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c45960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c45998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c459d0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c42f30_0 .var "ALU_OP", 3 0;
v000001fa66c42fd0_0 .net "opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
E_000001fa66bd7bb0 .event anyedge, v000001fa66b4d410_0;
S_000001fa66a0caa0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001fa66c4ef80_0 .net "EX1_forward_to_B", 31 0, v000001fa66c4e440_0;  alias, 1 drivers
v000001fa66c4d0e0_0 .net "EX_PFC", 31 0, v000001fa66c4ebc0_0;  alias, 1 drivers
v000001fa66c4caa0_0 .net "EX_PFC_to_IF", 31 0, L_000001fa66c80990;  alias, 1 drivers
v000001fa66c4d220_0 .net "alu_selA", 1 0, L_000001fa66c82830;  alias, 1 drivers
v000001fa66c4e800_0 .net "alu_selB", 1 0, L_000001fa66c858f0;  alias, 1 drivers
v000001fa66c4dd60_0 .net "ex_haz", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c4d180_0 .net "id_haz", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66c4f020_0 .net "is_jr", 0 0, v000001fa66c4e1c0_0;  alias, 1 drivers
v000001fa66c4ec60_0 .net "mem_haz", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c4f160_0 .net "oper1", 31 0, L_000001fa66c87f10;  alias, 1 drivers
v000001fa66c4d900_0 .net "oper2", 31 0, L_000001fa66cea6d0;  alias, 1 drivers
v000001fa66c4eee0_0 .net "pc", 31 0, v000001fa66c4de00_0;  alias, 1 drivers
v000001fa66c4cd20_0 .net "rs1", 31 0, v000001fa66c4d720_0;  alias, 1 drivers
v000001fa66c4d400_0 .net "rs2_in", 31 0, v000001fa66c4cdc0_0;  alias, 1 drivers
v000001fa66c4e940_0 .net "rs2_out", 31 0, L_000001fa66ceaba0;  alias, 1 drivers
v000001fa66c4d2c0_0 .net "store_rs2_forward", 1 0, L_000001fa66c83cd0;  alias, 1 drivers
L_000001fa66c80990 .functor MUXZ 32, v000001fa66c4ebc0_0, L_000001fa66c87f10, v000001fa66c4e1c0_0, C4<>;
S_000001fa669c8280 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001fa66a0caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fa66bd7970 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fa66c878f0 .functor NOT 1, L_000001fa66c7e870, C4<0>, C4<0>, C4<0>;
L_000001fa66c87420 .functor NOT 1, L_000001fa66c7fdb0, C4<0>, C4<0>, C4<0>;
L_000001fa66c87570 .functor NOT 1, L_000001fa66c7e230, C4<0>, C4<0>, C4<0>;
L_000001fa66c87880 .functor NOT 1, L_000001fa66c7ea50, C4<0>, C4<0>, C4<0>;
L_000001fa66c875e0 .functor AND 32, L_000001fa66c87110, v000001fa66c4d720_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87650 .functor AND 32, L_000001fa66c87500, L_000001fa66d069c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87730 .functor OR 32, L_000001fa66c875e0, L_000001fa66c87650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66c87810 .functor AND 32, L_000001fa66c87b90, v000001fa66c3f600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87ea0 .functor OR 32, L_000001fa66c87730, L_000001fa66c87810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66c88060 .functor AND 32, L_000001fa66c877a0, L_000001fa66c7eb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87f10 .functor OR 32, L_000001fa66c87ea0, L_000001fa66c88060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c43610_0 .net *"_ivl_1", 0 0, L_000001fa66c7e870;  1 drivers
v000001fa66c441f0_0 .net *"_ivl_13", 0 0, L_000001fa66c7e230;  1 drivers
v000001fa66c43930_0 .net *"_ivl_14", 0 0, L_000001fa66c87570;  1 drivers
v000001fa66c439d0_0 .net *"_ivl_19", 0 0, L_000001fa66c80670;  1 drivers
v000001fa66c43a70_0 .net *"_ivl_2", 0 0, L_000001fa66c878f0;  1 drivers
v000001fa66c4a4a0_0 .net *"_ivl_23", 0 0, L_000001fa66c7f630;  1 drivers
v000001fa66c4a540_0 .net *"_ivl_27", 0 0, L_000001fa66c7ea50;  1 drivers
v000001fa66c49320_0 .net *"_ivl_28", 0 0, L_000001fa66c87880;  1 drivers
v000001fa66c49640_0 .net *"_ivl_33", 0 0, L_000001fa66c7e2d0;  1 drivers
v000001fa66c4a720_0 .net *"_ivl_37", 0 0, L_000001fa66c7f090;  1 drivers
v000001fa66c49f00_0 .net *"_ivl_40", 31 0, L_000001fa66c875e0;  1 drivers
v000001fa66c49c80_0 .net *"_ivl_42", 31 0, L_000001fa66c87650;  1 drivers
v000001fa66c4a5e0_0 .net *"_ivl_44", 31 0, L_000001fa66c87730;  1 drivers
v000001fa66c49780_0 .net *"_ivl_46", 31 0, L_000001fa66c87810;  1 drivers
v000001fa66c49dc0_0 .net *"_ivl_48", 31 0, L_000001fa66c87ea0;  1 drivers
v000001fa66c495a0_0 .net *"_ivl_50", 31 0, L_000001fa66c88060;  1 drivers
v000001fa66c49d20_0 .net *"_ivl_7", 0 0, L_000001fa66c7fdb0;  1 drivers
v000001fa66c498c0_0 .net *"_ivl_8", 0 0, L_000001fa66c87420;  1 drivers
v000001fa66c49960_0 .net "ina", 31 0, v000001fa66c4d720_0;  alias, 1 drivers
v000001fa66c496e0_0 .net "inb", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c4a2c0_0 .net "inc", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c4a680_0 .net "ind", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66c49b40_0 .net "out", 31 0, L_000001fa66c87f10;  alias, 1 drivers
v000001fa66c49e60_0 .net "s0", 31 0, L_000001fa66c87110;  1 drivers
v000001fa66c4a7c0_0 .net "s1", 31 0, L_000001fa66c87500;  1 drivers
v000001fa66c4a220_0 .net "s2", 31 0, L_000001fa66c87b90;  1 drivers
v000001fa66c4a900_0 .net "s3", 31 0, L_000001fa66c877a0;  1 drivers
v000001fa66c49be0_0 .net "sel", 1 0, L_000001fa66c82830;  alias, 1 drivers
L_000001fa66c7e870 .part L_000001fa66c82830, 1, 1;
LS_000001fa66c7ff90_0_0 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_4 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_8 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_12 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_16 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_20 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_24 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_0_28 .concat [ 1 1 1 1], L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0, L_000001fa66c878f0;
LS_000001fa66c7ff90_1_0 .concat [ 4 4 4 4], LS_000001fa66c7ff90_0_0, LS_000001fa66c7ff90_0_4, LS_000001fa66c7ff90_0_8, LS_000001fa66c7ff90_0_12;
LS_000001fa66c7ff90_1_4 .concat [ 4 4 4 4], LS_000001fa66c7ff90_0_16, LS_000001fa66c7ff90_0_20, LS_000001fa66c7ff90_0_24, LS_000001fa66c7ff90_0_28;
L_000001fa66c7ff90 .concat [ 16 16 0 0], LS_000001fa66c7ff90_1_0, LS_000001fa66c7ff90_1_4;
L_000001fa66c7fdb0 .part L_000001fa66c82830, 0, 1;
LS_000001fa66c7e4b0_0_0 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_4 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_8 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_12 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_16 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_20 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_24 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_0_28 .concat [ 1 1 1 1], L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420, L_000001fa66c87420;
LS_000001fa66c7e4b0_1_0 .concat [ 4 4 4 4], LS_000001fa66c7e4b0_0_0, LS_000001fa66c7e4b0_0_4, LS_000001fa66c7e4b0_0_8, LS_000001fa66c7e4b0_0_12;
LS_000001fa66c7e4b0_1_4 .concat [ 4 4 4 4], LS_000001fa66c7e4b0_0_16, LS_000001fa66c7e4b0_0_20, LS_000001fa66c7e4b0_0_24, LS_000001fa66c7e4b0_0_28;
L_000001fa66c7e4b0 .concat [ 16 16 0 0], LS_000001fa66c7e4b0_1_0, LS_000001fa66c7e4b0_1_4;
L_000001fa66c7e230 .part L_000001fa66c82830, 1, 1;
LS_000001fa66c7ecd0_0_0 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_4 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_8 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_12 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_16 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_20 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_24 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_0_28 .concat [ 1 1 1 1], L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570, L_000001fa66c87570;
LS_000001fa66c7ecd0_1_0 .concat [ 4 4 4 4], LS_000001fa66c7ecd0_0_0, LS_000001fa66c7ecd0_0_4, LS_000001fa66c7ecd0_0_8, LS_000001fa66c7ecd0_0_12;
LS_000001fa66c7ecd0_1_4 .concat [ 4 4 4 4], LS_000001fa66c7ecd0_0_16, LS_000001fa66c7ecd0_0_20, LS_000001fa66c7ecd0_0_24, LS_000001fa66c7ecd0_0_28;
L_000001fa66c7ecd0 .concat [ 16 16 0 0], LS_000001fa66c7ecd0_1_0, LS_000001fa66c7ecd0_1_4;
L_000001fa66c80670 .part L_000001fa66c82830, 0, 1;
LS_000001fa66c80490_0_0 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_4 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_8 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_12 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_16 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_20 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_24 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_0_28 .concat [ 1 1 1 1], L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670, L_000001fa66c80670;
LS_000001fa66c80490_1_0 .concat [ 4 4 4 4], LS_000001fa66c80490_0_0, LS_000001fa66c80490_0_4, LS_000001fa66c80490_0_8, LS_000001fa66c80490_0_12;
LS_000001fa66c80490_1_4 .concat [ 4 4 4 4], LS_000001fa66c80490_0_16, LS_000001fa66c80490_0_20, LS_000001fa66c80490_0_24, LS_000001fa66c80490_0_28;
L_000001fa66c80490 .concat [ 16 16 0 0], LS_000001fa66c80490_1_0, LS_000001fa66c80490_1_4;
L_000001fa66c7f630 .part L_000001fa66c82830, 1, 1;
LS_000001fa66c7f950_0_0 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_4 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_8 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_12 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_16 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_20 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_24 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_0_28 .concat [ 1 1 1 1], L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630, L_000001fa66c7f630;
LS_000001fa66c7f950_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f950_0_0, LS_000001fa66c7f950_0_4, LS_000001fa66c7f950_0_8, LS_000001fa66c7f950_0_12;
LS_000001fa66c7f950_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f950_0_16, LS_000001fa66c7f950_0_20, LS_000001fa66c7f950_0_24, LS_000001fa66c7f950_0_28;
L_000001fa66c7f950 .concat [ 16 16 0 0], LS_000001fa66c7f950_1_0, LS_000001fa66c7f950_1_4;
L_000001fa66c7ea50 .part L_000001fa66c82830, 0, 1;
LS_000001fa66c7f4f0_0_0 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_4 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_8 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_12 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_16 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_20 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_24 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_0_28 .concat [ 1 1 1 1], L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880, L_000001fa66c87880;
LS_000001fa66c7f4f0_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f4f0_0_0, LS_000001fa66c7f4f0_0_4, LS_000001fa66c7f4f0_0_8, LS_000001fa66c7f4f0_0_12;
LS_000001fa66c7f4f0_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f4f0_0_16, LS_000001fa66c7f4f0_0_20, LS_000001fa66c7f4f0_0_24, LS_000001fa66c7f4f0_0_28;
L_000001fa66c7f4f0 .concat [ 16 16 0 0], LS_000001fa66c7f4f0_1_0, LS_000001fa66c7f4f0_1_4;
L_000001fa66c7e2d0 .part L_000001fa66c82830, 1, 1;
LS_000001fa66c7f450_0_0 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_4 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_8 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_12 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_16 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_20 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_24 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_0_28 .concat [ 1 1 1 1], L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0, L_000001fa66c7e2d0;
LS_000001fa66c7f450_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f450_0_0, LS_000001fa66c7f450_0_4, LS_000001fa66c7f450_0_8, LS_000001fa66c7f450_0_12;
LS_000001fa66c7f450_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f450_0_16, LS_000001fa66c7f450_0_20, LS_000001fa66c7f450_0_24, LS_000001fa66c7f450_0_28;
L_000001fa66c7f450 .concat [ 16 16 0 0], LS_000001fa66c7f450_1_0, LS_000001fa66c7f450_1_4;
L_000001fa66c7f090 .part L_000001fa66c82830, 0, 1;
LS_000001fa66c7fe50_0_0 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_4 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_8 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_12 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_16 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_20 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_24 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_0_28 .concat [ 1 1 1 1], L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090, L_000001fa66c7f090;
LS_000001fa66c7fe50_1_0 .concat [ 4 4 4 4], LS_000001fa66c7fe50_0_0, LS_000001fa66c7fe50_0_4, LS_000001fa66c7fe50_0_8, LS_000001fa66c7fe50_0_12;
LS_000001fa66c7fe50_1_4 .concat [ 4 4 4 4], LS_000001fa66c7fe50_0_16, LS_000001fa66c7fe50_0_20, LS_000001fa66c7fe50_0_24, LS_000001fa66c7fe50_0_28;
L_000001fa66c7fe50 .concat [ 16 16 0 0], LS_000001fa66c7fe50_1_0, LS_000001fa66c7fe50_1_4;
S_000001fa669c8410 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fa669c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c87110 .functor AND 32, L_000001fa66c7ff90, L_000001fa66c7e4b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c43b10_0 .net "in1", 31 0, L_000001fa66c7ff90;  1 drivers
v000001fa66c44970_0 .net "in2", 31 0, L_000001fa66c7e4b0;  1 drivers
v000001fa66c43c50_0 .net "out", 31 0, L_000001fa66c87110;  alias, 1 drivers
S_000001fa66a015c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fa669c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c87500 .functor AND 32, L_000001fa66c7ecd0, L_000001fa66c80490, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c436b0_0 .net "in1", 31 0, L_000001fa66c7ecd0;  1 drivers
v000001fa66c43750_0 .net "in2", 31 0, L_000001fa66c80490;  1 drivers
v000001fa66c44b50_0 .net "out", 31 0, L_000001fa66c87500;  alias, 1 drivers
S_000001fa66a01750 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fa669c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c87b90 .functor AND 32, L_000001fa66c7f950, L_000001fa66c7f4f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c437f0_0 .net "in1", 31 0, L_000001fa66c7f950;  1 drivers
v000001fa66c43890_0 .net "in2", 31 0, L_000001fa66c7f4f0;  1 drivers
v000001fa66c434d0_0 .net "out", 31 0, L_000001fa66c87b90;  alias, 1 drivers
S_000001fa66c45d80 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fa669c8280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c877a0 .functor AND 32, L_000001fa66c7f450, L_000001fa66c7fe50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c43ed0_0 .net "in1", 31 0, L_000001fa66c7f450;  1 drivers
v000001fa66c43570_0 .net "in2", 31 0, L_000001fa66c7fe50;  1 drivers
v000001fa66c44150_0 .net "out", 31 0, L_000001fa66c877a0;  alias, 1 drivers
S_000001fa66c46230 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001fa66a0caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fa66bd7ab0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fa66c880d0 .functor NOT 1, L_000001fa66c7eff0, C4<0>, C4<0>, C4<0>;
L_000001fa66c88140 .functor NOT 1, L_000001fa66c7f3b0, C4<0>, C4<0>, C4<0>;
L_000001fa66c87f80 .functor NOT 1, L_000001fa66c7fd10, C4<0>, C4<0>, C4<0>;
L_000001fa66ceaeb0 .functor NOT 1, L_000001fa66c80350, C4<0>, C4<0>, C4<0>;
L_000001fa66ceb5b0 .functor AND 32, L_000001fa66c87ff0, v000001fa66c4e440_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66ceb8c0 .functor AND 32, L_000001fa66c87e30, L_000001fa66d069c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66cea430 .functor OR 32, L_000001fa66ceb5b0, L_000001fa66ceb8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66ceb7e0 .functor AND 32, L_000001fa66bc0fd0, v000001fa66c3f600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66ceb4d0 .functor OR 32, L_000001fa66cea430, L_000001fa66ceb7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66ceac80 .functor AND 32, L_000001fa66ceb540, L_000001fa66c7eb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66cea6d0 .functor OR 32, L_000001fa66ceb4d0, L_000001fa66ceac80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c49a00_0 .net *"_ivl_1", 0 0, L_000001fa66c7eff0;  1 drivers
v000001fa66c4a180_0 .net *"_ivl_13", 0 0, L_000001fa66c7fd10;  1 drivers
v000001fa66c49000_0 .net *"_ivl_14", 0 0, L_000001fa66c87f80;  1 drivers
v000001fa66c48420_0 .net *"_ivl_19", 0 0, L_000001fa66c802b0;  1 drivers
v000001fa66c47840_0 .net *"_ivl_2", 0 0, L_000001fa66c880d0;  1 drivers
v000001fa66c46c60_0 .net *"_ivl_23", 0 0, L_000001fa66c80530;  1 drivers
v000001fa66c481a0_0 .net *"_ivl_27", 0 0, L_000001fa66c80350;  1 drivers
v000001fa66c490a0_0 .net *"_ivl_28", 0 0, L_000001fa66ceaeb0;  1 drivers
v000001fa66c48060_0 .net *"_ivl_33", 0 0, L_000001fa66c80030;  1 drivers
v000001fa66c48ec0_0 .net *"_ivl_37", 0 0, L_000001fa66c7e910;  1 drivers
v000001fa66c48ce0_0 .net *"_ivl_40", 31 0, L_000001fa66ceb5b0;  1 drivers
v000001fa66c48920_0 .net *"_ivl_42", 31 0, L_000001fa66ceb8c0;  1 drivers
v000001fa66c472a0_0 .net *"_ivl_44", 31 0, L_000001fa66cea430;  1 drivers
v000001fa66c48ba0_0 .net *"_ivl_46", 31 0, L_000001fa66ceb7e0;  1 drivers
v000001fa66c47de0_0 .net *"_ivl_48", 31 0, L_000001fa66ceb4d0;  1 drivers
v000001fa66c484c0_0 .net *"_ivl_50", 31 0, L_000001fa66ceac80;  1 drivers
v000001fa66c478e0_0 .net *"_ivl_7", 0 0, L_000001fa66c7f3b0;  1 drivers
v000001fa66c46d00_0 .net *"_ivl_8", 0 0, L_000001fa66c88140;  1 drivers
v000001fa66c48240_0 .net "ina", 31 0, v000001fa66c4e440_0;  alias, 1 drivers
v000001fa66c49140_0 .net "inb", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c48100_0 .net "inc", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c46a80_0 .net "ind", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66c46e40_0 .net "out", 31 0, L_000001fa66cea6d0;  alias, 1 drivers
v000001fa66c47ca0_0 .net "s0", 31 0, L_000001fa66c87ff0;  1 drivers
v000001fa66c491e0_0 .net "s1", 31 0, L_000001fa66c87e30;  1 drivers
v000001fa66c46da0_0 .net "s2", 31 0, L_000001fa66bc0fd0;  1 drivers
v000001fa66c46b20_0 .net "s3", 31 0, L_000001fa66ceb540;  1 drivers
v000001fa66c48560_0 .net "sel", 1 0, L_000001fa66c858f0;  alias, 1 drivers
L_000001fa66c7eff0 .part L_000001fa66c858f0, 1, 1;
LS_000001fa66c800d0_0_0 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_4 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_8 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_12 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_16 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_20 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_24 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_0_28 .concat [ 1 1 1 1], L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0, L_000001fa66c880d0;
LS_000001fa66c800d0_1_0 .concat [ 4 4 4 4], LS_000001fa66c800d0_0_0, LS_000001fa66c800d0_0_4, LS_000001fa66c800d0_0_8, LS_000001fa66c800d0_0_12;
LS_000001fa66c800d0_1_4 .concat [ 4 4 4 4], LS_000001fa66c800d0_0_16, LS_000001fa66c800d0_0_20, LS_000001fa66c800d0_0_24, LS_000001fa66c800d0_0_28;
L_000001fa66c800d0 .concat [ 16 16 0 0], LS_000001fa66c800d0_1_0, LS_000001fa66c800d0_1_4;
L_000001fa66c7f3b0 .part L_000001fa66c858f0, 0, 1;
LS_000001fa66c7f270_0_0 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_4 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_8 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_12 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_16 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_20 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_24 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_0_28 .concat [ 1 1 1 1], L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140, L_000001fa66c88140;
LS_000001fa66c7f270_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f270_0_0, LS_000001fa66c7f270_0_4, LS_000001fa66c7f270_0_8, LS_000001fa66c7f270_0_12;
LS_000001fa66c7f270_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f270_0_16, LS_000001fa66c7f270_0_20, LS_000001fa66c7f270_0_24, LS_000001fa66c7f270_0_28;
L_000001fa66c7f270 .concat [ 16 16 0 0], LS_000001fa66c7f270_1_0, LS_000001fa66c7f270_1_4;
L_000001fa66c7fd10 .part L_000001fa66c858f0, 1, 1;
LS_000001fa66c7f6d0_0_0 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_4 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_8 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_12 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_16 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_20 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_24 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_0_28 .concat [ 1 1 1 1], L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80, L_000001fa66c87f80;
LS_000001fa66c7f6d0_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f6d0_0_0, LS_000001fa66c7f6d0_0_4, LS_000001fa66c7f6d0_0_8, LS_000001fa66c7f6d0_0_12;
LS_000001fa66c7f6d0_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f6d0_0_16, LS_000001fa66c7f6d0_0_20, LS_000001fa66c7f6d0_0_24, LS_000001fa66c7f6d0_0_28;
L_000001fa66c7f6d0 .concat [ 16 16 0 0], LS_000001fa66c7f6d0_1_0, LS_000001fa66c7f6d0_1_4;
L_000001fa66c802b0 .part L_000001fa66c858f0, 0, 1;
LS_000001fa66c7e370_0_0 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_4 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_8 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_12 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_16 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_20 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_24 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_0_28 .concat [ 1 1 1 1], L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0, L_000001fa66c802b0;
LS_000001fa66c7e370_1_0 .concat [ 4 4 4 4], LS_000001fa66c7e370_0_0, LS_000001fa66c7e370_0_4, LS_000001fa66c7e370_0_8, LS_000001fa66c7e370_0_12;
LS_000001fa66c7e370_1_4 .concat [ 4 4 4 4], LS_000001fa66c7e370_0_16, LS_000001fa66c7e370_0_20, LS_000001fa66c7e370_0_24, LS_000001fa66c7e370_0_28;
L_000001fa66c7e370 .concat [ 16 16 0 0], LS_000001fa66c7e370_1_0, LS_000001fa66c7e370_1_4;
L_000001fa66c80530 .part L_000001fa66c858f0, 1, 1;
LS_000001fa66c7f9f0_0_0 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_4 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_8 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_12 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_16 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_20 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_24 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_0_28 .concat [ 1 1 1 1], L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530, L_000001fa66c80530;
LS_000001fa66c7f9f0_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f9f0_0_0, LS_000001fa66c7f9f0_0_4, LS_000001fa66c7f9f0_0_8, LS_000001fa66c7f9f0_0_12;
LS_000001fa66c7f9f0_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f9f0_0_16, LS_000001fa66c7f9f0_0_20, LS_000001fa66c7f9f0_0_24, LS_000001fa66c7f9f0_0_28;
L_000001fa66c7f9f0 .concat [ 16 16 0 0], LS_000001fa66c7f9f0_1_0, LS_000001fa66c7f9f0_1_4;
L_000001fa66c80350 .part L_000001fa66c858f0, 0, 1;
LS_000001fa66c7f130_0_0 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_4 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_8 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_12 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_16 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_20 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_24 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_0_28 .concat [ 1 1 1 1], L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0, L_000001fa66ceaeb0;
LS_000001fa66c7f130_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f130_0_0, LS_000001fa66c7f130_0_4, LS_000001fa66c7f130_0_8, LS_000001fa66c7f130_0_12;
LS_000001fa66c7f130_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f130_0_16, LS_000001fa66c7f130_0_20, LS_000001fa66c7f130_0_24, LS_000001fa66c7f130_0_28;
L_000001fa66c7f130 .concat [ 16 16 0 0], LS_000001fa66c7f130_1_0, LS_000001fa66c7f130_1_4;
L_000001fa66c80030 .part L_000001fa66c858f0, 1, 1;
LS_000001fa66c7e690_0_0 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_4 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_8 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_12 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_16 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_20 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_24 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_0_28 .concat [ 1 1 1 1], L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030, L_000001fa66c80030;
LS_000001fa66c7e690_1_0 .concat [ 4 4 4 4], LS_000001fa66c7e690_0_0, LS_000001fa66c7e690_0_4, LS_000001fa66c7e690_0_8, LS_000001fa66c7e690_0_12;
LS_000001fa66c7e690_1_4 .concat [ 4 4 4 4], LS_000001fa66c7e690_0_16, LS_000001fa66c7e690_0_20, LS_000001fa66c7e690_0_24, LS_000001fa66c7e690_0_28;
L_000001fa66c7e690 .concat [ 16 16 0 0], LS_000001fa66c7e690_1_0, LS_000001fa66c7e690_1_4;
L_000001fa66c7e910 .part L_000001fa66c858f0, 0, 1;
LS_000001fa66c80710_0_0 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_4 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_8 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_12 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_16 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_20 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_24 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_0_28 .concat [ 1 1 1 1], L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910, L_000001fa66c7e910;
LS_000001fa66c80710_1_0 .concat [ 4 4 4 4], LS_000001fa66c80710_0_0, LS_000001fa66c80710_0_4, LS_000001fa66c80710_0_8, LS_000001fa66c80710_0_12;
LS_000001fa66c80710_1_4 .concat [ 4 4 4 4], LS_000001fa66c80710_0_16, LS_000001fa66c80710_0_20, LS_000001fa66c80710_0_24, LS_000001fa66c80710_0_28;
L_000001fa66c80710 .concat [ 16 16 0 0], LS_000001fa66c80710_1_0, LS_000001fa66c80710_1_4;
S_000001fa66c46870 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fa66c46230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c87ff0 .functor AND 32, L_000001fa66c800d0, L_000001fa66c7f270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c4a860_0 .net "in1", 31 0, L_000001fa66c800d0;  1 drivers
v000001fa66c49fa0_0 .net "in2", 31 0, L_000001fa66c7f270;  1 drivers
v000001fa66c4a040_0 .net "out", 31 0, L_000001fa66c87ff0;  alias, 1 drivers
S_000001fa66c45f10 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fa66c46230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66c87e30 .functor AND 32, L_000001fa66c7f6d0, L_000001fa66c7e370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c49820_0 .net "in1", 31 0, L_000001fa66c7f6d0;  1 drivers
v000001fa66c4a0e0_0 .net "in2", 31 0, L_000001fa66c7e370;  1 drivers
v000001fa66c49aa0_0 .net "out", 31 0, L_000001fa66c87e30;  alias, 1 drivers
S_000001fa66c46550 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fa66c46230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66bc0fd0 .functor AND 32, L_000001fa66c7f9f0, L_000001fa66c7f130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c49280_0 .net "in1", 31 0, L_000001fa66c7f9f0;  1 drivers
v000001fa66c4a360_0 .net "in2", 31 0, L_000001fa66c7f130;  1 drivers
v000001fa66c493c0_0 .net "out", 31 0, L_000001fa66bc0fd0;  alias, 1 drivers
S_000001fa66c45a60 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fa66c46230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66ceb540 .functor AND 32, L_000001fa66c7e690, L_000001fa66c80710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c49460_0 .net "in1", 31 0, L_000001fa66c7e690;  1 drivers
v000001fa66c4a400_0 .net "in2", 31 0, L_000001fa66c80710;  1 drivers
v000001fa66c49500_0 .net "out", 31 0, L_000001fa66ceb540;  alias, 1 drivers
S_000001fa66c460a0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001fa66a0caa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001fa66bd7e30 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001fa66cea3c0 .functor NOT 1, L_000001fa66c7f1d0, C4<0>, C4<0>, C4<0>;
L_000001fa66ceb770 .functor NOT 1, L_000001fa66c7fa90, C4<0>, C4<0>, C4<0>;
L_000001fa66ceba80 .functor NOT 1, L_000001fa66c80170, C4<0>, C4<0>, C4<0>;
L_000001fa66ceb850 .functor NOT 1, L_000001fa66c805d0, C4<0>, C4<0>, C4<0>;
L_000001fa66ceb000 .functor AND 32, L_000001fa66cea740, v000001fa66c4cdc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66ceadd0 .functor AND 32, L_000001fa66ceaf90, L_000001fa66d069c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66cea510 .functor OR 32, L_000001fa66ceb000, L_000001fa66ceadd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66ceb070 .functor AND 32, L_000001fa66ceb230, v000001fa66c3f600_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66cea4a0 .functor OR 32, L_000001fa66cea510, L_000001fa66ceb070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66ceb620 .functor AND 32, L_000001fa66ceacf0, L_000001fa66c7eb90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66ceaba0 .functor OR 32, L_000001fa66cea4a0, L_000001fa66ceb620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c46ee0_0 .net *"_ivl_1", 0 0, L_000001fa66c7f1d0;  1 drivers
v000001fa66c48c40_0 .net *"_ivl_13", 0 0, L_000001fa66c80170;  1 drivers
v000001fa66c48e20_0 .net *"_ivl_14", 0 0, L_000001fa66ceba80;  1 drivers
v000001fa66c47980_0 .net *"_ivl_19", 0 0, L_000001fa66c7f310;  1 drivers
v000001fa66c47d40_0 .net *"_ivl_2", 0 0, L_000001fa66cea3c0;  1 drivers
v000001fa66c48600_0 .net *"_ivl_23", 0 0, L_000001fa66c7e9b0;  1 drivers
v000001fa66c46f80_0 .net *"_ivl_27", 0 0, L_000001fa66c805d0;  1 drivers
v000001fa66c486a0_0 .net *"_ivl_28", 0 0, L_000001fa66ceb850;  1 drivers
v000001fa66c47020_0 .net *"_ivl_33", 0 0, L_000001fa66c7eaf0;  1 drivers
v000001fa66c470c0_0 .net *"_ivl_37", 0 0, L_000001fa66c7f810;  1 drivers
v000001fa66c47c00_0 .net *"_ivl_40", 31 0, L_000001fa66ceb000;  1 drivers
v000001fa66c48740_0 .net *"_ivl_42", 31 0, L_000001fa66ceadd0;  1 drivers
v000001fa66c489c0_0 .net *"_ivl_44", 31 0, L_000001fa66cea510;  1 drivers
v000001fa66c47160_0 .net *"_ivl_46", 31 0, L_000001fa66ceb070;  1 drivers
v000001fa66c47fc0_0 .net *"_ivl_48", 31 0, L_000001fa66cea4a0;  1 drivers
v000001fa66c48380_0 .net *"_ivl_50", 31 0, L_000001fa66ceb620;  1 drivers
v000001fa66c487e0_0 .net *"_ivl_7", 0 0, L_000001fa66c7fa90;  1 drivers
v000001fa66c48a60_0 .net *"_ivl_8", 0 0, L_000001fa66ceb770;  1 drivers
v000001fa66c48b00_0 .net "ina", 31 0, v000001fa66c4cdc0_0;  alias, 1 drivers
v000001fa66c47340_0 .net "inb", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c47200_0 .net "inc", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c473e0_0 .net "ind", 31 0, L_000001fa66c7eb90;  alias, 1 drivers
v000001fa66c47480_0 .net "out", 31 0, L_000001fa66ceaba0;  alias, 1 drivers
v000001fa66c47660_0 .net "s0", 31 0, L_000001fa66cea740;  1 drivers
v000001fa66c47700_0 .net "s1", 31 0, L_000001fa66ceaf90;  1 drivers
v000001fa66c477a0_0 .net "s2", 31 0, L_000001fa66ceb230;  1 drivers
v000001fa66c4dcc0_0 .net "s3", 31 0, L_000001fa66ceacf0;  1 drivers
v000001fa66c4cfa0_0 .net "sel", 1 0, L_000001fa66c83cd0;  alias, 1 drivers
L_000001fa66c7f1d0 .part L_000001fa66c83cd0, 1, 1;
LS_000001fa66c80850_0_0 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_4 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_8 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_12 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_16 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_20 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_24 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_0_28 .concat [ 1 1 1 1], L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0, L_000001fa66cea3c0;
LS_000001fa66c80850_1_0 .concat [ 4 4 4 4], LS_000001fa66c80850_0_0, LS_000001fa66c80850_0_4, LS_000001fa66c80850_0_8, LS_000001fa66c80850_0_12;
LS_000001fa66c80850_1_4 .concat [ 4 4 4 4], LS_000001fa66c80850_0_16, LS_000001fa66c80850_0_20, LS_000001fa66c80850_0_24, LS_000001fa66c80850_0_28;
L_000001fa66c80850 .concat [ 16 16 0 0], LS_000001fa66c80850_1_0, LS_000001fa66c80850_1_4;
L_000001fa66c7fa90 .part L_000001fa66c83cd0, 0, 1;
LS_000001fa66c803f0_0_0 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_4 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_8 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_12 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_16 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_20 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_24 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_0_28 .concat [ 1 1 1 1], L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770, L_000001fa66ceb770;
LS_000001fa66c803f0_1_0 .concat [ 4 4 4 4], LS_000001fa66c803f0_0_0, LS_000001fa66c803f0_0_4, LS_000001fa66c803f0_0_8, LS_000001fa66c803f0_0_12;
LS_000001fa66c803f0_1_4 .concat [ 4 4 4 4], LS_000001fa66c803f0_0_16, LS_000001fa66c803f0_0_20, LS_000001fa66c803f0_0_24, LS_000001fa66c803f0_0_28;
L_000001fa66c803f0 .concat [ 16 16 0 0], LS_000001fa66c803f0_1_0, LS_000001fa66c803f0_1_4;
L_000001fa66c80170 .part L_000001fa66c83cd0, 1, 1;
LS_000001fa66c7ee10_0_0 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_4 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_8 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_12 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_16 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_20 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_24 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_0_28 .concat [ 1 1 1 1], L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80, L_000001fa66ceba80;
LS_000001fa66c7ee10_1_0 .concat [ 4 4 4 4], LS_000001fa66c7ee10_0_0, LS_000001fa66c7ee10_0_4, LS_000001fa66c7ee10_0_8, LS_000001fa66c7ee10_0_12;
LS_000001fa66c7ee10_1_4 .concat [ 4 4 4 4], LS_000001fa66c7ee10_0_16, LS_000001fa66c7ee10_0_20, LS_000001fa66c7ee10_0_24, LS_000001fa66c7ee10_0_28;
L_000001fa66c7ee10 .concat [ 16 16 0 0], LS_000001fa66c7ee10_1_0, LS_000001fa66c7ee10_1_4;
L_000001fa66c7f310 .part L_000001fa66c83cd0, 0, 1;
LS_000001fa66c7fb30_0_0 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_4 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_8 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_12 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_16 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_20 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_24 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_0_28 .concat [ 1 1 1 1], L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310, L_000001fa66c7f310;
LS_000001fa66c7fb30_1_0 .concat [ 4 4 4 4], LS_000001fa66c7fb30_0_0, LS_000001fa66c7fb30_0_4, LS_000001fa66c7fb30_0_8, LS_000001fa66c7fb30_0_12;
LS_000001fa66c7fb30_1_4 .concat [ 4 4 4 4], LS_000001fa66c7fb30_0_16, LS_000001fa66c7fb30_0_20, LS_000001fa66c7fb30_0_24, LS_000001fa66c7fb30_0_28;
L_000001fa66c7fb30 .concat [ 16 16 0 0], LS_000001fa66c7fb30_1_0, LS_000001fa66c7fb30_1_4;
L_000001fa66c7e9b0 .part L_000001fa66c83cd0, 1, 1;
LS_000001fa66c80210_0_0 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_4 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_8 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_12 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_16 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_20 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_24 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_0_28 .concat [ 1 1 1 1], L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0, L_000001fa66c7e9b0;
LS_000001fa66c80210_1_0 .concat [ 4 4 4 4], LS_000001fa66c80210_0_0, LS_000001fa66c80210_0_4, LS_000001fa66c80210_0_8, LS_000001fa66c80210_0_12;
LS_000001fa66c80210_1_4 .concat [ 4 4 4 4], LS_000001fa66c80210_0_16, LS_000001fa66c80210_0_20, LS_000001fa66c80210_0_24, LS_000001fa66c80210_0_28;
L_000001fa66c80210 .concat [ 16 16 0 0], LS_000001fa66c80210_1_0, LS_000001fa66c80210_1_4;
L_000001fa66c805d0 .part L_000001fa66c83cd0, 0, 1;
LS_000001fa66c807b0_0_0 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_4 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_8 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_12 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_16 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_20 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_24 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_0_28 .concat [ 1 1 1 1], L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850, L_000001fa66ceb850;
LS_000001fa66c807b0_1_0 .concat [ 4 4 4 4], LS_000001fa66c807b0_0_0, LS_000001fa66c807b0_0_4, LS_000001fa66c807b0_0_8, LS_000001fa66c807b0_0_12;
LS_000001fa66c807b0_1_4 .concat [ 4 4 4 4], LS_000001fa66c807b0_0_16, LS_000001fa66c807b0_0_20, LS_000001fa66c807b0_0_24, LS_000001fa66c807b0_0_28;
L_000001fa66c807b0 .concat [ 16 16 0 0], LS_000001fa66c807b0_1_0, LS_000001fa66c807b0_1_4;
L_000001fa66c7eaf0 .part L_000001fa66c83cd0, 1, 1;
LS_000001fa66c7f590_0_0 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_4 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_8 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_12 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_16 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_20 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_24 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_0_28 .concat [ 1 1 1 1], L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0, L_000001fa66c7eaf0;
LS_000001fa66c7f590_1_0 .concat [ 4 4 4 4], LS_000001fa66c7f590_0_0, LS_000001fa66c7f590_0_4, LS_000001fa66c7f590_0_8, LS_000001fa66c7f590_0_12;
LS_000001fa66c7f590_1_4 .concat [ 4 4 4 4], LS_000001fa66c7f590_0_16, LS_000001fa66c7f590_0_20, LS_000001fa66c7f590_0_24, LS_000001fa66c7f590_0_28;
L_000001fa66c7f590 .concat [ 16 16 0 0], LS_000001fa66c7f590_1_0, LS_000001fa66c7f590_1_4;
L_000001fa66c7f810 .part L_000001fa66c83cd0, 0, 1;
LS_000001fa66c7e410_0_0 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_4 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_8 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_12 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_16 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_20 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_24 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_0_28 .concat [ 1 1 1 1], L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810, L_000001fa66c7f810;
LS_000001fa66c7e410_1_0 .concat [ 4 4 4 4], LS_000001fa66c7e410_0_0, LS_000001fa66c7e410_0_4, LS_000001fa66c7e410_0_8, LS_000001fa66c7e410_0_12;
LS_000001fa66c7e410_1_4 .concat [ 4 4 4 4], LS_000001fa66c7e410_0_16, LS_000001fa66c7e410_0_20, LS_000001fa66c7e410_0_24, LS_000001fa66c7e410_0_28;
L_000001fa66c7e410 .concat [ 16 16 0 0], LS_000001fa66c7e410_1_0, LS_000001fa66c7e410_1_4;
S_000001fa66c466e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001fa66c460a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66cea740 .functor AND 32, L_000001fa66c80850, L_000001fa66c803f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c46bc0_0 .net "in1", 31 0, L_000001fa66c80850;  1 drivers
v000001fa66c47e80_0 .net "in2", 31 0, L_000001fa66c803f0;  1 drivers
v000001fa66c47520_0 .net "out", 31 0, L_000001fa66cea740;  alias, 1 drivers
S_000001fa66c463c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001fa66c460a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66ceaf90 .functor AND 32, L_000001fa66c7ee10, L_000001fa66c7fb30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c48f60_0 .net "in1", 31 0, L_000001fa66c7ee10;  1 drivers
v000001fa66c48d80_0 .net "in2", 31 0, L_000001fa66c7fb30;  1 drivers
v000001fa66c47ac0_0 .net "out", 31 0, L_000001fa66ceaf90;  alias, 1 drivers
S_000001fa66c45bf0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001fa66c460a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66ceb230 .functor AND 32, L_000001fa66c80210, L_000001fa66c807b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c47f20_0 .net "in1", 31 0, L_000001fa66c80210;  1 drivers
v000001fa66c475c0_0 .net "in2", 31 0, L_000001fa66c807b0;  1 drivers
v000001fa66c47a20_0 .net "out", 31 0, L_000001fa66ceb230;  alias, 1 drivers
S_000001fa66c4b250 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001fa66c460a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001fa66ceacf0 .functor AND 32, L_000001fa66c7f590, L_000001fa66c7e410, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001fa66c48880_0 .net "in1", 31 0, L_000001fa66c7f590;  1 drivers
v000001fa66c47b60_0 .net "in2", 31 0, L_000001fa66c7e410;  1 drivers
v000001fa66c482e0_0 .net "out", 31 0, L_000001fa66ceacf0;  alias, 1 drivers
S_000001fa66c4ada0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001fa66c50a50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c50a88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c50ac0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c50af8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c50b30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c50b68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c50ba0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c50bd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c50c10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c50c48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c50c80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c50cb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c50cf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c50d28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c50d60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c50d98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c50dd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c50e08 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c50e40 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c50e78 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c50eb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c50ee8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c50f20 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c50f58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c50f90 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c4de00_0 .var "EX1_PC", 31 0;
v000001fa66c4ebc0_0 .var "EX1_PFC", 31 0;
v000001fa66c4e440_0 .var "EX1_forward_to_B", 31 0;
v000001fa66c4d540_0 .var "EX1_is_beq", 0 0;
v000001fa66c4f0c0_0 .var "EX1_is_bne", 0 0;
v000001fa66c4cf00_0 .var "EX1_is_jal", 0 0;
v000001fa66c4e1c0_0 .var "EX1_is_jr", 0 0;
v000001fa66c4e9e0_0 .var "EX1_is_oper2_immed", 0 0;
v000001fa66c4d360_0 .var "EX1_memread", 0 0;
v000001fa66c4f200_0 .var "EX1_memwrite", 0 0;
v000001fa66c4d4a0_0 .var "EX1_opcode", 11 0;
v000001fa66c4d5e0_0 .var "EX1_predicted", 0 0;
v000001fa66c4d680_0 .var "EX1_rd_ind", 4 0;
v000001fa66c4dea0_0 .var "EX1_rd_indzero", 0 0;
v000001fa66c4d9a0_0 .var "EX1_regwrite", 0 0;
v000001fa66c4d720_0 .var "EX1_rs1", 31 0;
v000001fa66c4cb40_0 .var "EX1_rs1_ind", 4 0;
v000001fa66c4cdc0_0 .var "EX1_rs2", 31 0;
v000001fa66c4cbe0_0 .var "EX1_rs2_ind", 4 0;
v000001fa66c4cc80_0 .net "FLUSH", 0 0, v000001fa66c583b0_0;  alias, 1 drivers
v000001fa66c4d7c0_0 .net "ID_PC", 31 0, v000001fa66c542b0_0;  alias, 1 drivers
v000001fa66c4dae0_0 .net "ID_PFC_to_EX", 31 0, L_000001fa66c83870;  alias, 1 drivers
v000001fa66c4db80_0 .net "ID_forward_to_B", 31 0, L_000001fa66c84bd0;  alias, 1 drivers
v000001fa66c4d860_0 .net "ID_is_beq", 0 0, L_000001fa66c85490;  alias, 1 drivers
v000001fa66c4da40_0 .net "ID_is_bne", 0 0, L_000001fa66c84090;  alias, 1 drivers
v000001fa66c4ed00_0 .net "ID_is_jal", 0 0, L_000001fa66c85b70;  alias, 1 drivers
v000001fa66c4e260_0 .net "ID_is_jr", 0 0, L_000001fa66c83d70;  alias, 1 drivers
v000001fa66c4ce60_0 .net "ID_is_oper2_immed", 0 0, L_000001fa66c87490;  alias, 1 drivers
v000001fa66c4df40_0 .net "ID_memread", 0 0, L_000001fa66c86070;  alias, 1 drivers
v000001fa66c4d040_0 .net "ID_memwrite", 0 0, L_000001fa66c85fd0;  alias, 1 drivers
v000001fa66c4dc20_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
v000001fa66c4dfe0_0 .net "ID_predicted", 0 0, v000001fa66c57050_0;  alias, 1 drivers
v000001fa66c4e120_0 .net "ID_rd_ind", 4 0, v000001fa66c695e0_0;  alias, 1 drivers
v000001fa66c4ee40_0 .net "ID_rd_indzero", 0 0, L_000001fa66c85a30;  1 drivers
v000001fa66c4ea80_0 .net "ID_regwrite", 0 0, L_000001fa66c85ad0;  alias, 1 drivers
v000001fa66c4e080_0 .net "ID_rs1", 31 0, v000001fa66c527d0_0;  alias, 1 drivers
v000001fa66c4e3a0_0 .net "ID_rs1_ind", 4 0, v000001fa66c68820_0;  alias, 1 drivers
v000001fa66c4eb20_0 .net "ID_rs2", 31 0, v000001fa66c52e10_0;  alias, 1 drivers
v000001fa66c4e300_0 .net "ID_rs2_ind", 4 0, v000001fa66c69f40_0;  alias, 1 drivers
v000001fa66c4e4e0_0 .net "clk", 0 0, L_000001fa66c870a0;  1 drivers
v000001fa66c4eda0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd8a70 .event posedge, v000001fa66c3f6a0_0, v000001fa66c4e4e0_0;
S_000001fa66c4af30 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001fa66c50fd0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c51008 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c51040 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c51078 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c510b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c510e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c51120 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c51158 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c51190 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c511c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c51200 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c51238 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c51270 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c512a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c512e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c51318 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c51350 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c51388 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c513c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c513f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c51430 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c51468 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c514a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c514d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c51510 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c4e580_0 .net "EX1_ALU_OPER1", 31 0, L_000001fa66c87f10;  alias, 1 drivers
v000001fa66c4e620_0 .net "EX1_ALU_OPER2", 31 0, L_000001fa66cea6d0;  alias, 1 drivers
v000001fa66c4e6c0_0 .net "EX1_PC", 31 0, v000001fa66c4de00_0;  alias, 1 drivers
v000001fa66c4e760_0 .net "EX1_PFC_to_IF", 31 0, L_000001fa66c80990;  alias, 1 drivers
v000001fa66c4e8a0_0 .net "EX1_forward_to_B", 31 0, v000001fa66c4e440_0;  alias, 1 drivers
v000001fa66c4f700_0 .net "EX1_is_beq", 0 0, v000001fa66c4d540_0;  alias, 1 drivers
v000001fa66c50240_0 .net "EX1_is_bne", 0 0, v000001fa66c4f0c0_0;  alias, 1 drivers
v000001fa66c4fb60_0 .net "EX1_is_jal", 0 0, v000001fa66c4cf00_0;  alias, 1 drivers
v000001fa66c4ffc0_0 .net "EX1_is_jr", 0 0, v000001fa66c4e1c0_0;  alias, 1 drivers
v000001fa66c4ff20_0 .net "EX1_is_oper2_immed", 0 0, v000001fa66c4e9e0_0;  alias, 1 drivers
v000001fa66c4f2a0_0 .net "EX1_memread", 0 0, v000001fa66c4d360_0;  alias, 1 drivers
v000001fa66c4f7a0_0 .net "EX1_memwrite", 0 0, v000001fa66c4f200_0;  alias, 1 drivers
v000001fa66c50920_0 .net "EX1_opcode", 11 0, v000001fa66c4d4a0_0;  alias, 1 drivers
v000001fa66c502e0_0 .net "EX1_predicted", 0 0, v000001fa66c4d5e0_0;  alias, 1 drivers
v000001fa66c4f340_0 .net "EX1_rd_ind", 4 0, v000001fa66c4d680_0;  alias, 1 drivers
v000001fa66c4fc00_0 .net "EX1_rd_indzero", 0 0, v000001fa66c4dea0_0;  alias, 1 drivers
v000001fa66c4f3e0_0 .net "EX1_regwrite", 0 0, v000001fa66c4d9a0_0;  alias, 1 drivers
v000001fa66c4fde0_0 .net "EX1_rs1", 31 0, v000001fa66c4d720_0;  alias, 1 drivers
v000001fa66c507e0_0 .net "EX1_rs1_ind", 4 0, v000001fa66c4cb40_0;  alias, 1 drivers
v000001fa66c4fd40_0 .net "EX1_rs2_ind", 4 0, v000001fa66c4cbe0_0;  alias, 1 drivers
v000001fa66c4fac0_0 .net "EX1_rs2_out", 31 0, L_000001fa66ceaba0;  alias, 1 drivers
v000001fa66c4f840_0 .var "EX2_ALU_OPER1", 31 0;
v000001fa66c50060_0 .var "EX2_ALU_OPER2", 31 0;
v000001fa66c50100_0 .var "EX2_PC", 31 0;
v000001fa66c4fca0_0 .var "EX2_PFC_to_IF", 31 0;
v000001fa66c50880_0 .var "EX2_forward_to_B", 31 0;
v000001fa66c50740_0 .var "EX2_is_beq", 0 0;
v000001fa66c4f8e0_0 .var "EX2_is_bne", 0 0;
v000001fa66c4f980_0 .var "EX2_is_jal", 0 0;
v000001fa66c4fe80_0 .var "EX2_is_jr", 0 0;
v000001fa66c4f480_0 .var "EX2_is_oper2_immed", 0 0;
v000001fa66c506a0_0 .var "EX2_memread", 0 0;
v000001fa66c50380_0 .var "EX2_memwrite", 0 0;
v000001fa66c501a0_0 .var "EX2_opcode", 11 0;
v000001fa66c50600_0 .var "EX2_predicted", 0 0;
v000001fa66c50420_0 .var "EX2_rd_ind", 4 0;
v000001fa66c504c0_0 .var "EX2_rd_indzero", 0 0;
v000001fa66c50560_0 .var "EX2_regwrite", 0 0;
v000001fa66c4f520_0 .var "EX2_rs1", 31 0;
v000001fa66c4f5c0_0 .var "EX2_rs1_ind", 4 0;
v000001fa66c4fa20_0 .var "EX2_rs2_ind", 4 0;
v000001fa66c4f660_0 .var "EX2_rs2_out", 31 0;
v000001fa66c58950_0 .net "FLUSH", 0 0, v000001fa66c586d0_0;  alias, 1 drivers
v000001fa66c57c30_0 .net "clk", 0 0, L_000001fa66cea190;  1 drivers
v000001fa66c58090_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd8ab0 .event posedge, v000001fa66c3f6a0_0, v000001fa66c57c30_0;
S_000001fa66c4b3e0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001fa66c59560 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c59598 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c595d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c59608 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c59640 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c59678 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c596b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c596e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c59720 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c59758 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c59790 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c597c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c59800 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c59838 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c59870 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c598a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c598e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c59918 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c59950 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c59988 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c599c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c599f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c59a30 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c59a68 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c59aa0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fa66c86700 .functor OR 1, L_000001fa66c85490, L_000001fa66c84090, C4<0>, C4<0>;
L_000001fa66c86b60 .functor AND 1, L_000001fa66c86700, L_000001fa66c87340, C4<1>, C4<1>;
L_000001fa66c86690 .functor OR 1, L_000001fa66c85490, L_000001fa66c84090, C4<0>, C4<0>;
L_000001fa66c867e0 .functor AND 1, L_000001fa66c86690, L_000001fa66c87340, C4<1>, C4<1>;
L_000001fa66c87ce0 .functor OR 1, L_000001fa66c85490, L_000001fa66c84090, C4<0>, C4<0>;
L_000001fa66c86380 .functor AND 1, L_000001fa66c87ce0, v000001fa66c57050_0, C4<1>, C4<1>;
v000001fa66c55250_0 .net "EX1_memread", 0 0, v000001fa66c4d360_0;  alias, 1 drivers
v000001fa66c561f0_0 .net "EX1_opcode", 11 0, v000001fa66c4d4a0_0;  alias, 1 drivers
v000001fa66c54030_0 .net "EX1_rd_ind", 4 0, v000001fa66c4d680_0;  alias, 1 drivers
v000001fa66c54710_0 .net "EX1_rd_indzero", 0 0, v000001fa66c4dea0_0;  alias, 1 drivers
v000001fa66c54d50_0 .net "EX2_memread", 0 0, v000001fa66c506a0_0;  alias, 1 drivers
v000001fa66c55c50_0 .net "EX2_opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
v000001fa66c560b0_0 .net "EX2_rd_ind", 4 0, v000001fa66c50420_0;  alias, 1 drivers
v000001fa66c54530_0 .net "EX2_rd_indzero", 0 0, v000001fa66c504c0_0;  alias, 1 drivers
v000001fa66c543f0_0 .net "ID_EX1_flush", 0 0, v000001fa66c583b0_0;  alias, 1 drivers
v000001fa66c55b10_0 .net "ID_EX2_flush", 0 0, v000001fa66c586d0_0;  alias, 1 drivers
v000001fa66c554d0_0 .net "ID_is_beq", 0 0, L_000001fa66c85490;  alias, 1 drivers
v000001fa66c54a30_0 .net "ID_is_bne", 0 0, L_000001fa66c84090;  alias, 1 drivers
v000001fa66c55750_0 .net "ID_is_j", 0 0, L_000001fa66c85c10;  alias, 1 drivers
v000001fa66c563d0_0 .net "ID_is_jal", 0 0, L_000001fa66c85b70;  alias, 1 drivers
v000001fa66c55e30_0 .net "ID_is_jr", 0 0, L_000001fa66c83d70;  alias, 1 drivers
v000001fa66c545d0_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
v000001fa66c54350_0 .net "ID_rs1_ind", 4 0, v000001fa66c68820_0;  alias, 1 drivers
v000001fa66c55070_0 .net "ID_rs2_ind", 4 0, v000001fa66c69f40_0;  alias, 1 drivers
v000001fa66c557f0_0 .net "IF_ID_flush", 0 0, v000001fa66c58db0_0;  alias, 1 drivers
v000001fa66c53e50_0 .net "IF_ID_write", 0 0, v000001fa66c59170_0;  alias, 1 drivers
v000001fa66c56150_0 .net "PC_src", 2 0, L_000001fa66c85850;  alias, 1 drivers
v000001fa66c55bb0_0 .net "PFC_to_EX", 31 0, L_000001fa66c83870;  alias, 1 drivers
v000001fa66c547b0_0 .net "PFC_to_IF", 31 0, L_000001fa66c837d0;  alias, 1 drivers
v000001fa66c54990_0 .net "WB_rd_ind", 4 0, v000001fa66c6c380_0;  alias, 1 drivers
v000001fa66c54850_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  alias, 1 drivers
v000001fa66c55110_0 .net *"_ivl_11", 0 0, L_000001fa66c867e0;  1 drivers
v000001fa66c54df0_0 .net *"_ivl_13", 9 0, L_000001fa66c843b0;  1 drivers
v000001fa66c55430_0 .net *"_ivl_15", 9 0, L_000001fa66c832d0;  1 drivers
v000001fa66c54b70_0 .net *"_ivl_16", 9 0, L_000001fa66c855d0;  1 drivers
v000001fa66c56290_0 .net *"_ivl_19", 9 0, L_000001fa66c85990;  1 drivers
v000001fa66c552f0_0 .net *"_ivl_20", 9 0, L_000001fa66c84450;  1 drivers
v000001fa66c53db0_0 .net *"_ivl_25", 0 0, L_000001fa66c87ce0;  1 drivers
v000001fa66c55890_0 .net *"_ivl_27", 0 0, L_000001fa66c86380;  1 drivers
v000001fa66c54670_0 .net *"_ivl_29", 9 0, L_000001fa66c83f50;  1 drivers
v000001fa66c55cf0_0 .net *"_ivl_3", 0 0, L_000001fa66c86700;  1 drivers
L_000001fa66ca01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001fa66c551b0_0 .net/2u *"_ivl_30", 9 0, L_000001fa66ca01f0;  1 drivers
v000001fa66c55930_0 .net *"_ivl_32", 9 0, L_000001fa66c84a90;  1 drivers
v000001fa66c54c10_0 .net *"_ivl_35", 9 0, L_000001fa66c848b0;  1 drivers
v000001fa66c53ef0_0 .net *"_ivl_37", 9 0, L_000001fa66c849f0;  1 drivers
v000001fa66c54ad0_0 .net *"_ivl_38", 9 0, L_000001fa66c83730;  1 drivers
v000001fa66c548f0_0 .net *"_ivl_40", 9 0, L_000001fa66c84e50;  1 drivers
L_000001fa66ca0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c54f30_0 .net/2s *"_ivl_45", 21 0, L_000001fa66ca0238;  1 drivers
L_000001fa66ca0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c55ed0_0 .net/2s *"_ivl_50", 21 0, L_000001fa66ca0280;  1 drivers
v000001fa66c54cb0_0 .net *"_ivl_9", 0 0, L_000001fa66c86690;  1 drivers
v000001fa66c55390_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c55570_0 .net "forward_to_B", 31 0, L_000001fa66c84bd0;  alias, 1 drivers
v000001fa66c54490_0 .net "imm", 31 0, v000001fa66c53b30_0;  1 drivers
v000001fa66c54fd0_0 .net "inst", 31 0, v000001fa66c54170_0;  alias, 1 drivers
v000001fa66c55610_0 .net "is_branch_and_taken", 0 0, L_000001fa66c86b60;  alias, 1 drivers
v000001fa66c556b0_0 .net "is_oper2_immed", 0 0, L_000001fa66c87490;  alias, 1 drivers
v000001fa66c54e90_0 .net "mem_read", 0 0, L_000001fa66c86070;  alias, 1 drivers
v000001fa66c559d0_0 .net "mem_write", 0 0, L_000001fa66c85fd0;  alias, 1 drivers
v000001fa66c55a70_0 .net "pc", 31 0, v000001fa66c542b0_0;  alias, 1 drivers
v000001fa66c55d90_0 .net "pc_write", 0 0, v000001fa66c593f0_0;  alias, 1 drivers
v000001fa66c55f70_0 .net "predicted", 0 0, L_000001fa66c87340;  1 drivers
v000001fa66c56470_0 .net "predicted_to_EX", 0 0, v000001fa66c57050_0;  alias, 1 drivers
v000001fa66c56010_0 .net "reg_write", 0 0, L_000001fa66c85ad0;  alias, 1 drivers
v000001fa66c56330_0 .net "reg_write_from_wb", 0 0, v000001fa66c6c420_0;  alias, 1 drivers
v000001fa66c56510_0 .net "rs1", 31 0, v000001fa66c527d0_0;  alias, 1 drivers
v000001fa66c53f90_0 .net "rs2", 31 0, v000001fa66c52e10_0;  alias, 1 drivers
v000001fa66c540d0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
v000001fa66c54210_0 .net "wr_reg_data", 31 0, L_000001fa66d069c0;  alias, 1 drivers
L_000001fa66c84bd0 .functor MUXZ 32, v000001fa66c52e10_0, v000001fa66c53b30_0, L_000001fa66c87490, C4<>;
L_000001fa66c843b0 .part v000001fa66c542b0_0, 0, 10;
L_000001fa66c832d0 .part v000001fa66c54170_0, 0, 10;
L_000001fa66c855d0 .arith/sum 10, L_000001fa66c843b0, L_000001fa66c832d0;
L_000001fa66c85990 .part v000001fa66c54170_0, 0, 10;
L_000001fa66c84450 .functor MUXZ 10, L_000001fa66c85990, L_000001fa66c855d0, L_000001fa66c867e0, C4<>;
L_000001fa66c83f50 .part v000001fa66c542b0_0, 0, 10;
L_000001fa66c84a90 .arith/sum 10, L_000001fa66c83f50, L_000001fa66ca01f0;
L_000001fa66c848b0 .part v000001fa66c542b0_0, 0, 10;
L_000001fa66c849f0 .part v000001fa66c54170_0, 0, 10;
L_000001fa66c83730 .arith/sum 10, L_000001fa66c848b0, L_000001fa66c849f0;
L_000001fa66c84e50 .functor MUXZ 10, L_000001fa66c83730, L_000001fa66c84a90, L_000001fa66c86380, C4<>;
L_000001fa66c837d0 .concat8 [ 10 22 0 0], L_000001fa66c84450, L_000001fa66ca0238;
L_000001fa66c83870 .concat8 [ 10 22 0 0], L_000001fa66c84e50, L_000001fa66ca0280;
S_000001fa66c4ac10 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001fa66c4b3e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001fa66c59ae0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c59b18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c59b50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c59b88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c59bc0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c59bf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c59c30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c59c68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c59ca0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c59cd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c59d10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c59d48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c59d80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c59db8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c59df0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c59e28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c59e60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c59e98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c59ed0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c59f08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c59f40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c59f78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c59fb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c59fe8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c5a020 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fa66c86ee0 .functor OR 1, L_000001fa66c87340, L_000001fa66c84f90, C4<0>, C4<0>;
L_000001fa66c86460 .functor OR 1, L_000001fa66c86ee0, L_000001fa66c84310, C4<0>, C4<0>;
v000001fa66c56a10_0 .net "EX1_opcode", 11 0, v000001fa66c4d4a0_0;  alias, 1 drivers
v000001fa66c584f0_0 .net "EX2_opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
v000001fa66c56790_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
v000001fa66c566f0_0 .net "PC_src", 2 0, L_000001fa66c85850;  alias, 1 drivers
v000001fa66c57690_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  alias, 1 drivers
L_000001fa66ca03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001fa66c57b90_0 .net/2u *"_ivl_0", 2 0, L_000001fa66ca03e8;  1 drivers
v000001fa66c58130_0 .net *"_ivl_10", 0 0, L_000001fa66c83910;  1 drivers
L_000001fa66ca0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001fa66c57870_0 .net/2u *"_ivl_12", 2 0, L_000001fa66ca0508;  1 drivers
L_000001fa66ca0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c57f50_0 .net/2u *"_ivl_14", 11 0, L_000001fa66ca0550;  1 drivers
v000001fa66c56830_0 .net *"_ivl_16", 0 0, L_000001fa66c84f90;  1 drivers
v000001fa66c56c90_0 .net *"_ivl_19", 0 0, L_000001fa66c86ee0;  1 drivers
L_000001fa66ca0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c58b30_0 .net/2u *"_ivl_2", 11 0, L_000001fa66ca0430;  1 drivers
L_000001fa66ca0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c581d0_0 .net/2u *"_ivl_20", 11 0, L_000001fa66ca0598;  1 drivers
v000001fa66c56b50_0 .net *"_ivl_22", 0 0, L_000001fa66c84310;  1 drivers
v000001fa66c57410_0 .net *"_ivl_25", 0 0, L_000001fa66c86460;  1 drivers
L_000001fa66ca05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001fa66c56d30_0 .net/2u *"_ivl_26", 2 0, L_000001fa66ca05e0;  1 drivers
L_000001fa66ca0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001fa66c57910_0 .net/2u *"_ivl_28", 2 0, L_000001fa66ca0628;  1 drivers
v000001fa66c56fb0_0 .net *"_ivl_30", 2 0, L_000001fa66c85030;  1 drivers
v000001fa66c58630_0 .net *"_ivl_32", 2 0, L_000001fa66c83b90;  1 drivers
v000001fa66c56e70_0 .net *"_ivl_34", 2 0, L_000001fa66c857b0;  1 drivers
v000001fa66c570f0_0 .net *"_ivl_4", 0 0, L_000001fa66c83ff0;  1 drivers
L_000001fa66ca0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001fa66c579b0_0 .net/2u *"_ivl_6", 2 0, L_000001fa66ca0478;  1 drivers
L_000001fa66ca04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fa66c57cd0_0 .net/2u *"_ivl_8", 11 0, L_000001fa66ca04c0;  1 drivers
v000001fa66c574b0_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c58a90_0 .net "predicted", 0 0, L_000001fa66c87340;  alias, 1 drivers
v000001fa66c58270_0 .net "predicted_to_EX", 0 0, v000001fa66c57050_0;  alias, 1 drivers
v000001fa66c57ff0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
v000001fa66c57190_0 .net "state", 1 0, v000001fa66c58590_0;  1 drivers
L_000001fa66c83ff0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0430;
L_000001fa66c83910 .cmp/eq 12, v000001fa66c4d4a0_0, L_000001fa66ca04c0;
L_000001fa66c84f90 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0550;
L_000001fa66c84310 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0598;
L_000001fa66c85030 .functor MUXZ 3, L_000001fa66ca0628, L_000001fa66ca05e0, L_000001fa66c86460, C4<>;
L_000001fa66c83b90 .functor MUXZ 3, L_000001fa66c85030, L_000001fa66ca0508, L_000001fa66c83910, C4<>;
L_000001fa66c857b0 .functor MUXZ 3, L_000001fa66c83b90, L_000001fa66ca0478, L_000001fa66c83ff0, C4<>;
L_000001fa66c85850 .functor MUXZ 3, L_000001fa66c857b0, L_000001fa66ca03e8, L_000001fa66cebd90, C4<>;
S_000001fa66c4b700 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001fa66c4ac10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001fa66c5a060 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c5a098 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c5a0d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c5a108 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c5a140 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c5a178 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c5a1b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c5a1e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c5a220 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c5a258 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c5a290 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c5a2c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c5a300 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c5a338 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c5a370 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c5a3a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c5a3e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c5a418 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c5a450 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c5a488 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c5a4c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c5a4f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c5a530 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c5a568 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c5a5a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fa66c87c70 .functor OR 1, L_000001fa66c84ef0, L_000001fa66c83230, C4<0>, C4<0>;
L_000001fa66c868c0 .functor OR 1, L_000001fa66c84630, L_000001fa66c84270, C4<0>, C4<0>;
L_000001fa66c86850 .functor AND 1, L_000001fa66c87c70, L_000001fa66c868c0, C4<1>, C4<1>;
L_000001fa66c876c0 .functor NOT 1, L_000001fa66c86850, C4<0>, C4<0>, C4<0>;
L_000001fa66c86c40 .functor OR 1, v000001fa66c825b0_0, L_000001fa66c876c0, C4<0>, C4<0>;
L_000001fa66c87340 .functor NOT 1, L_000001fa66c86c40, C4<0>, C4<0>, C4<0>;
v000001fa66c56ab0_0 .net "EX_opcode", 11 0, v000001fa66c501a0_0;  alias, 1 drivers
v000001fa66c57a50_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
v000001fa66c56dd0_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  alias, 1 drivers
L_000001fa66ca02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c57af0_0 .net/2u *"_ivl_0", 11 0, L_000001fa66ca02c8;  1 drivers
L_000001fa66ca0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001fa66c57730_0 .net/2u *"_ivl_10", 1 0, L_000001fa66ca0358;  1 drivers
v000001fa66c56650_0 .net *"_ivl_12", 0 0, L_000001fa66c84630;  1 drivers
L_000001fa66ca03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001fa66c58d10_0 .net/2u *"_ivl_14", 1 0, L_000001fa66ca03a0;  1 drivers
v000001fa66c568d0_0 .net *"_ivl_16", 0 0, L_000001fa66c84270;  1 drivers
v000001fa66c57550_0 .net *"_ivl_19", 0 0, L_000001fa66c868c0;  1 drivers
v000001fa66c588b0_0 .net *"_ivl_2", 0 0, L_000001fa66c84ef0;  1 drivers
v000001fa66c577d0_0 .net *"_ivl_21", 0 0, L_000001fa66c86850;  1 drivers
v000001fa66c58450_0 .net *"_ivl_22", 0 0, L_000001fa66c876c0;  1 drivers
v000001fa66c57d70_0 .net *"_ivl_25", 0 0, L_000001fa66c86c40;  1 drivers
L_000001fa66ca0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c58bd0_0 .net/2u *"_ivl_4", 11 0, L_000001fa66ca0310;  1 drivers
v000001fa66c56970_0 .net *"_ivl_6", 0 0, L_000001fa66c83230;  1 drivers
v000001fa66c56bf0_0 .net *"_ivl_9", 0 0, L_000001fa66c87c70;  1 drivers
v000001fa66c56f10_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c575f0_0 .net "predicted", 0 0, L_000001fa66c87340;  alias, 1 drivers
v000001fa66c57050_0 .var "predicted_to_EX", 0 0;
v000001fa66c589f0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
v000001fa66c58590_0 .var "state", 1 0;
E_000001fa66bd8af0 .event posedge, v000001fa66c56f10_0, v000001fa66c3f6a0_0;
L_000001fa66c84ef0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca02c8;
L_000001fa66c83230 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0310;
L_000001fa66c84630 .cmp/eq 2, v000001fa66c58590_0, L_000001fa66ca0358;
L_000001fa66c84270 .cmp/eq 2, v000001fa66c58590_0, L_000001fa66ca03a0;
S_000001fa66c4b570 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001fa66c4b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001fa66c5c5f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c5c628 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c5c660 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c5c698 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c5c6d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c5c708 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c5c740 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c5c778 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c5c7b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c5c7e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c5c820 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c5c858 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c5c890 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c5c8c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c5c900 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c5c938 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c5c970 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c5c9a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c5c9e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c5ca18 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c5ca50 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c5ca88 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c5cac0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c5caf8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c5cb30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c57230_0 .net "EX1_memread", 0 0, v000001fa66c4d360_0;  alias, 1 drivers
v000001fa66c572d0_0 .net "EX1_rd_ind", 4 0, v000001fa66c4d680_0;  alias, 1 drivers
v000001fa66c57370_0 .net "EX1_rd_indzero", 0 0, v000001fa66c4dea0_0;  alias, 1 drivers
v000001fa66c57e10_0 .net "EX2_memread", 0 0, v000001fa66c506a0_0;  alias, 1 drivers
v000001fa66c57eb0_0 .net "EX2_rd_ind", 4 0, v000001fa66c50420_0;  alias, 1 drivers
v000001fa66c58310_0 .net "EX2_rd_indzero", 0 0, v000001fa66c504c0_0;  alias, 1 drivers
v000001fa66c583b0_0 .var "ID_EX1_flush", 0 0;
v000001fa66c586d0_0 .var "ID_EX2_flush", 0 0;
v000001fa66c58770_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
v000001fa66c58810_0 .net "ID_rs1_ind", 4 0, v000001fa66c68820_0;  alias, 1 drivers
v000001fa66c58c70_0 .net "ID_rs2_ind", 4 0, v000001fa66c69f40_0;  alias, 1 drivers
v000001fa66c59170_0 .var "IF_ID_Write", 0 0;
v000001fa66c58db0_0 .var "IF_ID_flush", 0 0;
v000001fa66c593f0_0 .var "PC_Write", 0 0;
v000001fa66c58e50_0 .net "Wrong_prediction", 0 0, L_000001fa66cebd90;  alias, 1 drivers
E_000001fa66bd8db0/0 .event anyedge, v000001fa66c43d90_0, v000001fa66c4d360_0, v000001fa66c4dea0_0, v000001fa66c4e3a0_0;
E_000001fa66bd8db0/1 .event anyedge, v000001fa66c4d680_0, v000001fa66c4e300_0, v000001fa66b61480_0, v000001fa66c504c0_0;
E_000001fa66bd8db0/2 .event anyedge, v000001fa66c3f560_0, v000001fa66c4dc20_0;
E_000001fa66bd8db0 .event/or E_000001fa66bd8db0/0, E_000001fa66bd8db0/1, E_000001fa66bd8db0/2;
S_000001fa66c4c380 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001fa66c4b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001fa66c5cb70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c5cba8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c5cbe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c5cc18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c5cc50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c5cc88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c5ccc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c5ccf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c5cd30 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c5cd68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c5cda0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c5cdd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c5ce10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c5ce48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c5ce80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c5ceb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c5cef0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c5cf28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c5cf60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c5cf98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c5cfd0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c5d008 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c5d040 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c5d078 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c5d0b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001fa66c87a40 .functor OR 1, L_000001fa66c83370, L_000001fa66c850d0, C4<0>, C4<0>;
L_000001fa66c879d0 .functor OR 1, L_000001fa66c87a40, L_000001fa66c844f0, C4<0>, C4<0>;
L_000001fa66c86bd0 .functor OR 1, L_000001fa66c879d0, L_000001fa66c84590, C4<0>, C4<0>;
L_000001fa66c86620 .functor OR 1, L_000001fa66c86bd0, L_000001fa66c85350, C4<0>, C4<0>;
L_000001fa66c86d20 .functor OR 1, L_000001fa66c86620, L_000001fa66c83c30, C4<0>, C4<0>;
L_000001fa66c86d90 .functor OR 1, L_000001fa66c86d20, L_000001fa66c85210, C4<0>, C4<0>;
L_000001fa66c87ab0 .functor OR 1, L_000001fa66c86d90, L_000001fa66c853f0, C4<0>, C4<0>;
L_000001fa66c87490 .functor OR 1, L_000001fa66c87ab0, L_000001fa66c83410, C4<0>, C4<0>;
L_000001fa66c873b0 .functor OR 1, L_000001fa66c85cb0, L_000001fa66c85d50, C4<0>, C4<0>;
L_000001fa66c86e00 .functor OR 1, L_000001fa66c873b0, L_000001fa66c86110, C4<0>, C4<0>;
L_000001fa66c87c00 .functor OR 1, L_000001fa66c86e00, L_000001fa66c85df0, C4<0>, C4<0>;
L_000001fa66c86fc0 .functor OR 1, L_000001fa66c87c00, L_000001fa66c85f30, C4<0>, C4<0>;
v000001fa66c59490_0 .net "ID_opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
L_000001fa66ca0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c58ef0_0 .net/2u *"_ivl_0", 11 0, L_000001fa66ca0670;  1 drivers
L_000001fa66ca0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c590d0_0 .net/2u *"_ivl_10", 11 0, L_000001fa66ca0700;  1 drivers
L_000001fa66ca0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c59350_0 .net/2u *"_ivl_102", 11 0, L_000001fa66ca0bc8;  1 drivers
L_000001fa66ca0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c58f90_0 .net/2u *"_ivl_106", 11 0, L_000001fa66ca0c10;  1 drivers
v000001fa66c59030_0 .net *"_ivl_12", 0 0, L_000001fa66c844f0;  1 drivers
v000001fa66c59210_0 .net *"_ivl_15", 0 0, L_000001fa66c879d0;  1 drivers
L_000001fa66ca0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c592b0_0 .net/2u *"_ivl_16", 11 0, L_000001fa66ca0748;  1 drivers
v000001fa66c531d0_0 .net *"_ivl_18", 0 0, L_000001fa66c84590;  1 drivers
v000001fa66c52370_0 .net *"_ivl_2", 0 0, L_000001fa66c83370;  1 drivers
v000001fa66c53c70_0 .net *"_ivl_21", 0 0, L_000001fa66c86bd0;  1 drivers
L_000001fa66ca0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c534f0_0 .net/2u *"_ivl_22", 11 0, L_000001fa66ca0790;  1 drivers
v000001fa66c538b0_0 .net *"_ivl_24", 0 0, L_000001fa66c85350;  1 drivers
v000001fa66c52230_0 .net *"_ivl_27", 0 0, L_000001fa66c86620;  1 drivers
L_000001fa66ca07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c52ff0_0 .net/2u *"_ivl_28", 11 0, L_000001fa66ca07d8;  1 drivers
v000001fa66c515b0_0 .net *"_ivl_30", 0 0, L_000001fa66c83c30;  1 drivers
v000001fa66c52190_0 .net *"_ivl_33", 0 0, L_000001fa66c86d20;  1 drivers
L_000001fa66ca0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c51fb0_0 .net/2u *"_ivl_34", 11 0, L_000001fa66ca0820;  1 drivers
v000001fa66c53590_0 .net *"_ivl_36", 0 0, L_000001fa66c85210;  1 drivers
v000001fa66c52410_0 .net *"_ivl_39", 0 0, L_000001fa66c86d90;  1 drivers
L_000001fa66ca06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c52c30_0 .net/2u *"_ivl_4", 11 0, L_000001fa66ca06b8;  1 drivers
L_000001fa66ca0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001fa66c524b0_0 .net/2u *"_ivl_40", 11 0, L_000001fa66ca0868;  1 drivers
v000001fa66c53950_0 .net *"_ivl_42", 0 0, L_000001fa66c853f0;  1 drivers
v000001fa66c52cd0_0 .net *"_ivl_45", 0 0, L_000001fa66c87ab0;  1 drivers
L_000001fa66ca08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c53090_0 .net/2u *"_ivl_46", 11 0, L_000001fa66ca08b0;  1 drivers
v000001fa66c52550_0 .net *"_ivl_48", 0 0, L_000001fa66c83410;  1 drivers
L_000001fa66ca08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c52910_0 .net/2u *"_ivl_52", 11 0, L_000001fa66ca08f8;  1 drivers
L_000001fa66ca0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c529b0_0 .net/2u *"_ivl_56", 11 0, L_000001fa66ca0940;  1 drivers
v000001fa66c52a50_0 .net *"_ivl_6", 0 0, L_000001fa66c850d0;  1 drivers
L_000001fa66ca0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fa66c539f0_0 .net/2u *"_ivl_60", 11 0, L_000001fa66ca0988;  1 drivers
L_000001fa66ca09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c518d0_0 .net/2u *"_ivl_64", 11 0, L_000001fa66ca09d0;  1 drivers
L_000001fa66ca0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c533b0_0 .net/2u *"_ivl_68", 11 0, L_000001fa66ca0a18;  1 drivers
L_000001fa66ca0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001fa66c536d0_0 .net/2u *"_ivl_72", 11 0, L_000001fa66ca0a60;  1 drivers
v000001fa66c522d0_0 .net *"_ivl_74", 0 0, L_000001fa66c85cb0;  1 drivers
L_000001fa66ca0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c53bd0_0 .net/2u *"_ivl_76", 11 0, L_000001fa66ca0aa8;  1 drivers
v000001fa66c52b90_0 .net *"_ivl_78", 0 0, L_000001fa66c85d50;  1 drivers
v000001fa66c53130_0 .net *"_ivl_81", 0 0, L_000001fa66c873b0;  1 drivers
L_000001fa66ca0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c53a90_0 .net/2u *"_ivl_82", 11 0, L_000001fa66ca0af0;  1 drivers
v000001fa66c53810_0 .net *"_ivl_84", 0 0, L_000001fa66c86110;  1 drivers
v000001fa66c51970_0 .net *"_ivl_87", 0 0, L_000001fa66c86e00;  1 drivers
L_000001fa66ca0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c53d10_0 .net/2u *"_ivl_88", 11 0, L_000001fa66ca0b38;  1 drivers
v000001fa66c51830_0 .net *"_ivl_9", 0 0, L_000001fa66c87a40;  1 drivers
v000001fa66c53770_0 .net *"_ivl_90", 0 0, L_000001fa66c85df0;  1 drivers
v000001fa66c520f0_0 .net *"_ivl_93", 0 0, L_000001fa66c87c00;  1 drivers
L_000001fa66ca0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c52f50_0 .net/2u *"_ivl_94", 11 0, L_000001fa66ca0b80;  1 drivers
v000001fa66c525f0_0 .net *"_ivl_96", 0 0, L_000001fa66c85f30;  1 drivers
v000001fa66c51a10_0 .net *"_ivl_99", 0 0, L_000001fa66c86fc0;  1 drivers
v000001fa66c52050_0 .net "is_beq", 0 0, L_000001fa66c85490;  alias, 1 drivers
v000001fa66c51ab0_0 .net "is_bne", 0 0, L_000001fa66c84090;  alias, 1 drivers
v000001fa66c52d70_0 .net "is_j", 0 0, L_000001fa66c85c10;  alias, 1 drivers
v000001fa66c53630_0 .net "is_jal", 0 0, L_000001fa66c85b70;  alias, 1 drivers
v000001fa66c51bf0_0 .net "is_jr", 0 0, L_000001fa66c83d70;  alias, 1 drivers
v000001fa66c52690_0 .net "is_oper2_immed", 0 0, L_000001fa66c87490;  alias, 1 drivers
v000001fa66c53310_0 .net "memread", 0 0, L_000001fa66c86070;  alias, 1 drivers
v000001fa66c51b50_0 .net "memwrite", 0 0, L_000001fa66c85fd0;  alias, 1 drivers
v000001fa66c51dd0_0 .net "regwrite", 0 0, L_000001fa66c85ad0;  alias, 1 drivers
L_000001fa66c83370 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0670;
L_000001fa66c850d0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca06b8;
L_000001fa66c844f0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0700;
L_000001fa66c84590 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0748;
L_000001fa66c85350 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0790;
L_000001fa66c83c30 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca07d8;
L_000001fa66c85210 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0820;
L_000001fa66c853f0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0868;
L_000001fa66c83410 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca08b0;
L_000001fa66c85490 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca08f8;
L_000001fa66c84090 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0940;
L_000001fa66c83d70 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0988;
L_000001fa66c85b70 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca09d0;
L_000001fa66c85c10 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0a18;
L_000001fa66c85cb0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0a60;
L_000001fa66c85d50 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0aa8;
L_000001fa66c86110 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0af0;
L_000001fa66c85df0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0b38;
L_000001fa66c85f30 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0b80;
L_000001fa66c85ad0 .reduce/nor L_000001fa66c86fc0;
L_000001fa66c86070 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0bc8;
L_000001fa66c85fd0 .cmp/eq 12, v000001fa66c692c0_0, L_000001fa66ca0c10;
S_000001fa66c4b890 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001fa66c4b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001fa66c65100 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c65138 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c65170 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c651a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c651e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c65218 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c65250 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c65288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c652c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c652f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c65330 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c65368 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c653a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c653d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c65410 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c65448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c65480 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c654b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c654f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c65528 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c65560 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c65598 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c655d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c65608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c65640 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c53b30_0 .var "Immed", 31 0;
v000001fa66c52870_0 .net "Inst", 31 0, v000001fa66c54170_0;  alias, 1 drivers
v000001fa66c51c90_0 .net "opcode", 11 0, v000001fa66c692c0_0;  alias, 1 drivers
E_000001fa66bd8d70 .event anyedge, v000001fa66c4dc20_0, v000001fa66c52870_0;
S_000001fa66c4ba20 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001fa66c4b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001fa66c527d0_0 .var "Read_data1", 31 0;
v000001fa66c52e10_0 .var "Read_data2", 31 0;
v000001fa66c51790_0 .net "Read_reg1", 4 0, v000001fa66c68820_0;  alias, 1 drivers
v000001fa66c51650_0 .net "Read_reg2", 4 0, v000001fa66c69f40_0;  alias, 1 drivers
v000001fa66c52af0_0 .net "Write_data", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c51e70_0 .net "Write_en", 0 0, v000001fa66c6c420_0;  alias, 1 drivers
v000001fa66c53270_0 .net "Write_reg", 4 0, v000001fa66c6c380_0;  alias, 1 drivers
v000001fa66c52eb0_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c516f0_0 .var/i "i", 31 0;
v000001fa66c51d30 .array "reg_file", 0 31, 31 0;
v000001fa66c51f10_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd91b0 .event posedge, v000001fa66c56f10_0;
S_000001fa66c4c830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001fa66c4ba20;
 .timescale 0 0;
v000001fa66c53450_0 .var/i "i", 31 0;
S_000001fa66c4c1f0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001fa66c65680 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c656b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c656f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c65728 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c65760 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c65798 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c657d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c65808 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c65840 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c65878 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c658b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c658e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c65920 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c65958 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c65990 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c659c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c65a00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c65a38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c65a70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c65aa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c65ae0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c65b18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c65b50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c65b88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c65bc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c54170_0 .var "ID_INST", 31 0;
v000001fa66c542b0_0 .var "ID_PC", 31 0;
v000001fa66c692c0_0 .var "ID_opcode", 11 0;
v000001fa66c695e0_0 .var "ID_rd_ind", 4 0;
v000001fa66c68820_0 .var "ID_rs1_ind", 4 0;
v000001fa66c69f40_0 .var "ID_rs2_ind", 4 0;
v000001fa66c68c80_0 .net "IF_FLUSH", 0 0, v000001fa66c58db0_0;  alias, 1 drivers
v000001fa66c69720_0 .net "IF_INST", 31 0, L_000001fa66c863f0;  alias, 1 drivers
v000001fa66c68fa0_0 .net "IF_PC", 31 0, v000001fa66c69220_0;  alias, 1 drivers
v000001fa66c69040_0 .net "clk", 0 0, L_000001fa66c86cb0;  1 drivers
v000001fa66c68f00_0 .net "if_id_Write", 0 0, v000001fa66c59170_0;  alias, 1 drivers
v000001fa66c6a940_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd8eb0 .event posedge, v000001fa66c3f6a0_0, v000001fa66c69040_0;
S_000001fa66c4b0c0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001fa66c6c6a0_0 .net "EX1_PFC", 31 0, L_000001fa66c80990;  alias, 1 drivers
v000001fa66c6c7e0_0 .net "EX2_PFC", 31 0, v000001fa66c4fca0_0;  alias, 1 drivers
v000001fa66c6c920_0 .net "ID_PFC", 31 0, L_000001fa66c837d0;  alias, 1 drivers
v000001fa66c6bf20_0 .net "PC_src", 2 0, L_000001fa66c85850;  alias, 1 drivers
v000001fa66c6ca60_0 .net "PC_write", 0 0, v000001fa66c593f0_0;  alias, 1 drivers
L_000001fa66ca0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001fa66c6ad00_0 .net/2u *"_ivl_0", 31 0, L_000001fa66ca0088;  1 drivers
v000001fa66c6c1a0_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c6ada0_0 .net "inst", 31 0, L_000001fa66c863f0;  alias, 1 drivers
v000001fa66c6b8e0_0 .net "inst_mem_in", 31 0, v000001fa66c69220_0;  alias, 1 drivers
v000001fa66c6c4c0_0 .net "pc_reg_in", 31 0, L_000001fa66c87260;  1 drivers
v000001fa66c6b980_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
L_000001fa66c841d0 .arith/sum 32, v000001fa66c69220_0, L_000001fa66ca0088;
S_000001fa66c4bbb0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001fa66c4b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001fa66c863f0 .functor BUFZ 32, L_000001fa66c83690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c69360_0 .net "Data_Out", 31 0, L_000001fa66c863f0;  alias, 1 drivers
v000001fa66c68b40 .array "InstMem", 0 1023, 31 0;
v000001fa66c699a0_0 .net *"_ivl_0", 31 0, L_000001fa66c83690;  1 drivers
v000001fa66c6a3a0_0 .net *"_ivl_3", 9 0, L_000001fa66c85170;  1 drivers
v000001fa66c68500_0 .net *"_ivl_4", 11 0, L_000001fa66c84db0;  1 drivers
L_000001fa66ca01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001fa66c6a800_0 .net *"_ivl_7", 1 0, L_000001fa66ca01a8;  1 drivers
v000001fa66c69a40_0 .net "addr", 31 0, v000001fa66c69220_0;  alias, 1 drivers
v000001fa66c6abc0_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c68be0_0 .var/i "i", 31 0;
L_000001fa66c83690 .array/port v000001fa66c68b40, L_000001fa66c84db0;
L_000001fa66c85170 .part v000001fa66c69220_0, 0, 10;
L_000001fa66c84db0 .concat [ 10 2 0 0], L_000001fa66c85170, L_000001fa66ca01a8;
S_000001fa66c4bd40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001fa66c4b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001fa66bd8cf0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001fa66c68960_0 .net "DataIn", 31 0, L_000001fa66c87260;  alias, 1 drivers
v000001fa66c69220_0 .var "DataOut", 31 0;
v000001fa66c6a080_0 .net "PC_Write", 0 0, v000001fa66c593f0_0;  alias, 1 drivers
v000001fa66c69fe0_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c69400_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
S_000001fa66c4c060 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001fa66c4b0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001fa66bd96f0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001fa66bc0550 .functor NOT 1, L_000001fa66c84770, C4<0>, C4<0>, C4<0>;
L_000001fa66bc05c0 .functor NOT 1, L_000001fa66c846d0, C4<0>, C4<0>, C4<0>;
L_000001fa66bc0860 .functor AND 1, L_000001fa66bc0550, L_000001fa66bc05c0, C4<1>, C4<1>;
L_000001fa66b5b240 .functor NOT 1, L_000001fa66c834b0, C4<0>, C4<0>, C4<0>;
L_000001fa66b5bc50 .functor AND 1, L_000001fa66bc0860, L_000001fa66b5b240, C4<1>, C4<1>;
L_000001fa66b5b9b0 .functor AND 32, L_000001fa66c85670, L_000001fa66c841d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66b5b320 .functor NOT 1, L_000001fa66c839b0, C4<0>, C4<0>, C4<0>;
L_000001fa66c87180 .functor NOT 1, L_000001fa66c83eb0, C4<0>, C4<0>, C4<0>;
L_000001fa66c86a80 .functor AND 1, L_000001fa66b5b320, L_000001fa66c87180, C4<1>, C4<1>;
L_000001fa66c864d0 .functor AND 1, L_000001fa66c86a80, L_000001fa66c84c70, C4<1>, C4<1>;
L_000001fa66c86930 .functor AND 32, L_000001fa66c84d10, L_000001fa66c837d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c865b0 .functor OR 32, L_000001fa66b5b9b0, L_000001fa66c86930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66c871f0 .functor NOT 1, L_000001fa66c84b30, C4<0>, C4<0>, C4<0>;
L_000001fa66c86770 .functor AND 1, L_000001fa66c871f0, L_000001fa66c84130, C4<1>, C4<1>;
L_000001fa66c869a0 .functor NOT 1, L_000001fa66c85530, C4<0>, C4<0>, C4<0>;
L_000001fa66c87b20 .functor AND 1, L_000001fa66c86770, L_000001fa66c869a0, C4<1>, C4<1>;
L_000001fa66c86f50 .functor AND 32, L_000001fa66c85710, v000001fa66c69220_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c872d0 .functor OR 32, L_000001fa66c865b0, L_000001fa66c86f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66c86230 .functor NOT 1, L_000001fa66c83550, C4<0>, C4<0>, C4<0>;
L_000001fa66c86540 .functor AND 1, L_000001fa66c86230, L_000001fa66c83e10, C4<1>, C4<1>;
L_000001fa66c87960 .functor AND 1, L_000001fa66c86540, L_000001fa66c84950, C4<1>, C4<1>;
L_000001fa66c86e70 .functor AND 32, L_000001fa66c83a50, L_000001fa66c80990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87d50 .functor OR 32, L_000001fa66c872d0, L_000001fa66c86e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001fa66c87dc0 .functor NOT 1, L_000001fa66c835f0, C4<0>, C4<0>, C4<0>;
L_000001fa66c862a0 .functor AND 1, L_000001fa66c852b0, L_000001fa66c87dc0, C4<1>, C4<1>;
L_000001fa66c86310 .functor NOT 1, L_000001fa66c84810, C4<0>, C4<0>, C4<0>;
L_000001fa66c86a10 .functor AND 1, L_000001fa66c862a0, L_000001fa66c86310, C4<1>, C4<1>;
L_000001fa66c86af0 .functor AND 32, L_000001fa66c83af0, v000001fa66c4fca0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66c87260 .functor OR 32, L_000001fa66c87d50, L_000001fa66c86af0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c68dc0_0 .net *"_ivl_1", 0 0, L_000001fa66c84770;  1 drivers
v000001fa66c69860_0 .net *"_ivl_11", 0 0, L_000001fa66c834b0;  1 drivers
v000001fa66c69180_0 .net *"_ivl_12", 0 0, L_000001fa66b5b240;  1 drivers
v000001fa66c694a0_0 .net *"_ivl_14", 0 0, L_000001fa66b5bc50;  1 drivers
v000001fa66c6a6c0_0 .net *"_ivl_16", 31 0, L_000001fa66c85670;  1 drivers
v000001fa66c69900_0 .net *"_ivl_18", 31 0, L_000001fa66b5b9b0;  1 drivers
v000001fa66c6a120_0 .net *"_ivl_2", 0 0, L_000001fa66bc0550;  1 drivers
v000001fa66c686e0_0 .net *"_ivl_21", 0 0, L_000001fa66c839b0;  1 drivers
v000001fa66c685a0_0 .net *"_ivl_22", 0 0, L_000001fa66b5b320;  1 drivers
v000001fa66c6a260_0 .net *"_ivl_25", 0 0, L_000001fa66c83eb0;  1 drivers
v000001fa66c690e0_0 .net *"_ivl_26", 0 0, L_000001fa66c87180;  1 drivers
v000001fa66c68e60_0 .net *"_ivl_28", 0 0, L_000001fa66c86a80;  1 drivers
v000001fa66c69540_0 .net *"_ivl_31", 0 0, L_000001fa66c84c70;  1 drivers
v000001fa66c6a440_0 .net *"_ivl_32", 0 0, L_000001fa66c864d0;  1 drivers
v000001fa66c69ae0_0 .net *"_ivl_34", 31 0, L_000001fa66c84d10;  1 drivers
v000001fa66c6a1c0_0 .net *"_ivl_36", 31 0, L_000001fa66c86930;  1 drivers
v000001fa66c688c0_0 .net *"_ivl_38", 31 0, L_000001fa66c865b0;  1 drivers
v000001fa66c69680_0 .net *"_ivl_41", 0 0, L_000001fa66c84b30;  1 drivers
v000001fa66c68aa0_0 .net *"_ivl_42", 0 0, L_000001fa66c871f0;  1 drivers
v000001fa66c6a9e0_0 .net *"_ivl_45", 0 0, L_000001fa66c84130;  1 drivers
v000001fa66c6a4e0_0 .net *"_ivl_46", 0 0, L_000001fa66c86770;  1 drivers
v000001fa66c68780_0 .net *"_ivl_49", 0 0, L_000001fa66c85530;  1 drivers
v000001fa66c6ab20_0 .net *"_ivl_5", 0 0, L_000001fa66c846d0;  1 drivers
v000001fa66c6a8a0_0 .net *"_ivl_50", 0 0, L_000001fa66c869a0;  1 drivers
v000001fa66c6aa80_0 .net *"_ivl_52", 0 0, L_000001fa66c87b20;  1 drivers
v000001fa66c69b80_0 .net *"_ivl_54", 31 0, L_000001fa66c85710;  1 drivers
v000001fa66c68640_0 .net *"_ivl_56", 31 0, L_000001fa66c86f50;  1 drivers
v000001fa66c697c0_0 .net *"_ivl_58", 31 0, L_000001fa66c872d0;  1 drivers
v000001fa66c6a580_0 .net *"_ivl_6", 0 0, L_000001fa66bc05c0;  1 drivers
v000001fa66c68d20_0 .net *"_ivl_61", 0 0, L_000001fa66c83550;  1 drivers
v000001fa66c69c20_0 .net *"_ivl_62", 0 0, L_000001fa66c86230;  1 drivers
v000001fa66c69cc0_0 .net *"_ivl_65", 0 0, L_000001fa66c83e10;  1 drivers
v000001fa66c69d60_0 .net *"_ivl_66", 0 0, L_000001fa66c86540;  1 drivers
v000001fa66c69e00_0 .net *"_ivl_69", 0 0, L_000001fa66c84950;  1 drivers
v000001fa66c68a00_0 .net *"_ivl_70", 0 0, L_000001fa66c87960;  1 drivers
v000001fa66c69ea0_0 .net *"_ivl_72", 31 0, L_000001fa66c83a50;  1 drivers
v000001fa66c6a300_0 .net *"_ivl_74", 31 0, L_000001fa66c86e70;  1 drivers
v000001fa66c6a620_0 .net *"_ivl_76", 31 0, L_000001fa66c87d50;  1 drivers
v000001fa66c6a760_0 .net *"_ivl_79", 0 0, L_000001fa66c852b0;  1 drivers
v000001fa66c6c9c0_0 .net *"_ivl_8", 0 0, L_000001fa66bc0860;  1 drivers
v000001fa66c6cba0_0 .net *"_ivl_81", 0 0, L_000001fa66c835f0;  1 drivers
v000001fa66c6ae40_0 .net *"_ivl_82", 0 0, L_000001fa66c87dc0;  1 drivers
v000001fa66c6b0c0_0 .net *"_ivl_84", 0 0, L_000001fa66c862a0;  1 drivers
v000001fa66c6aee0_0 .net *"_ivl_87", 0 0, L_000001fa66c84810;  1 drivers
v000001fa66c6af80_0 .net *"_ivl_88", 0 0, L_000001fa66c86310;  1 drivers
v000001fa66c6cf60_0 .net *"_ivl_90", 0 0, L_000001fa66c86a10;  1 drivers
v000001fa66c6bc00_0 .net *"_ivl_92", 31 0, L_000001fa66c83af0;  1 drivers
v000001fa66c6c600_0 .net *"_ivl_94", 31 0, L_000001fa66c86af0;  1 drivers
v000001fa66c6be80_0 .net "ina", 31 0, L_000001fa66c841d0;  1 drivers
v000001fa66c6b340_0 .net "inb", 31 0, L_000001fa66c837d0;  alias, 1 drivers
v000001fa66c6c880_0 .net "inc", 31 0, v000001fa66c69220_0;  alias, 1 drivers
v000001fa66c6c740_0 .net "ind", 31 0, L_000001fa66c80990;  alias, 1 drivers
v000001fa66c6d3c0_0 .net "ine", 31 0, v000001fa66c4fca0_0;  alias, 1 drivers
L_000001fa66ca00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c6c100_0 .net "inf", 31 0, L_000001fa66ca00d0;  1 drivers
L_000001fa66ca0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c6b840_0 .net "ing", 31 0, L_000001fa66ca0118;  1 drivers
L_000001fa66ca0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fa66c6cec0_0 .net "inh", 31 0, L_000001fa66ca0160;  1 drivers
v000001fa66c6bca0_0 .net "out", 31 0, L_000001fa66c87260;  alias, 1 drivers
v000001fa66c6b7a0_0 .net "sel", 2 0, L_000001fa66c85850;  alias, 1 drivers
L_000001fa66c84770 .part L_000001fa66c85850, 2, 1;
L_000001fa66c846d0 .part L_000001fa66c85850, 1, 1;
L_000001fa66c834b0 .part L_000001fa66c85850, 0, 1;
LS_000001fa66c85670_0_0 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_4 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_8 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_12 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_16 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_20 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_24 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_0_28 .concat [ 1 1 1 1], L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50, L_000001fa66b5bc50;
LS_000001fa66c85670_1_0 .concat [ 4 4 4 4], LS_000001fa66c85670_0_0, LS_000001fa66c85670_0_4, LS_000001fa66c85670_0_8, LS_000001fa66c85670_0_12;
LS_000001fa66c85670_1_4 .concat [ 4 4 4 4], LS_000001fa66c85670_0_16, LS_000001fa66c85670_0_20, LS_000001fa66c85670_0_24, LS_000001fa66c85670_0_28;
L_000001fa66c85670 .concat [ 16 16 0 0], LS_000001fa66c85670_1_0, LS_000001fa66c85670_1_4;
L_000001fa66c839b0 .part L_000001fa66c85850, 2, 1;
L_000001fa66c83eb0 .part L_000001fa66c85850, 1, 1;
L_000001fa66c84c70 .part L_000001fa66c85850, 0, 1;
LS_000001fa66c84d10_0_0 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_4 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_8 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_12 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_16 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_20 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_24 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_0_28 .concat [ 1 1 1 1], L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0, L_000001fa66c864d0;
LS_000001fa66c84d10_1_0 .concat [ 4 4 4 4], LS_000001fa66c84d10_0_0, LS_000001fa66c84d10_0_4, LS_000001fa66c84d10_0_8, LS_000001fa66c84d10_0_12;
LS_000001fa66c84d10_1_4 .concat [ 4 4 4 4], LS_000001fa66c84d10_0_16, LS_000001fa66c84d10_0_20, LS_000001fa66c84d10_0_24, LS_000001fa66c84d10_0_28;
L_000001fa66c84d10 .concat [ 16 16 0 0], LS_000001fa66c84d10_1_0, LS_000001fa66c84d10_1_4;
L_000001fa66c84b30 .part L_000001fa66c85850, 2, 1;
L_000001fa66c84130 .part L_000001fa66c85850, 1, 1;
L_000001fa66c85530 .part L_000001fa66c85850, 0, 1;
LS_000001fa66c85710_0_0 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_4 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_8 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_12 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_16 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_20 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_24 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_0_28 .concat [ 1 1 1 1], L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20, L_000001fa66c87b20;
LS_000001fa66c85710_1_0 .concat [ 4 4 4 4], LS_000001fa66c85710_0_0, LS_000001fa66c85710_0_4, LS_000001fa66c85710_0_8, LS_000001fa66c85710_0_12;
LS_000001fa66c85710_1_4 .concat [ 4 4 4 4], LS_000001fa66c85710_0_16, LS_000001fa66c85710_0_20, LS_000001fa66c85710_0_24, LS_000001fa66c85710_0_28;
L_000001fa66c85710 .concat [ 16 16 0 0], LS_000001fa66c85710_1_0, LS_000001fa66c85710_1_4;
L_000001fa66c83550 .part L_000001fa66c85850, 2, 1;
L_000001fa66c83e10 .part L_000001fa66c85850, 1, 1;
L_000001fa66c84950 .part L_000001fa66c85850, 0, 1;
LS_000001fa66c83a50_0_0 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_4 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_8 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_12 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_16 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_20 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_24 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_0_28 .concat [ 1 1 1 1], L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960, L_000001fa66c87960;
LS_000001fa66c83a50_1_0 .concat [ 4 4 4 4], LS_000001fa66c83a50_0_0, LS_000001fa66c83a50_0_4, LS_000001fa66c83a50_0_8, LS_000001fa66c83a50_0_12;
LS_000001fa66c83a50_1_4 .concat [ 4 4 4 4], LS_000001fa66c83a50_0_16, LS_000001fa66c83a50_0_20, LS_000001fa66c83a50_0_24, LS_000001fa66c83a50_0_28;
L_000001fa66c83a50 .concat [ 16 16 0 0], LS_000001fa66c83a50_1_0, LS_000001fa66c83a50_1_4;
L_000001fa66c852b0 .part L_000001fa66c85850, 2, 1;
L_000001fa66c835f0 .part L_000001fa66c85850, 1, 1;
L_000001fa66c84810 .part L_000001fa66c85850, 0, 1;
LS_000001fa66c83af0_0_0 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_4 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_8 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_12 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_16 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_20 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_24 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_0_28 .concat [ 1 1 1 1], L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10, L_000001fa66c86a10;
LS_000001fa66c83af0_1_0 .concat [ 4 4 4 4], LS_000001fa66c83af0_0_0, LS_000001fa66c83af0_0_4, LS_000001fa66c83af0_0_8, LS_000001fa66c83af0_0_12;
LS_000001fa66c83af0_1_4 .concat [ 4 4 4 4], LS_000001fa66c83af0_0_16, LS_000001fa66c83af0_0_20, LS_000001fa66c83af0_0_24, LS_000001fa66c83af0_0_28;
L_000001fa66c83af0 .concat [ 16 16 0 0], LS_000001fa66c83af0_1_0, LS_000001fa66c83af0_1_4;
S_000001fa66c4aa80 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001fa66c6cc40_0 .net "Write_Data", 31 0, v000001fa66c401e0_0;  alias, 1 drivers
v000001fa66c6b700_0 .net "addr", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c6c560_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c6bde0_0 .net "mem_out", 31 0, v000001fa66c6c240_0;  alias, 1 drivers
v000001fa66c6b160_0 .net "mem_read", 0 0, v000001fa66c40460_0;  alias, 1 drivers
v000001fa66c6b480_0 .net "mem_write", 0 0, v000001fa66c3fe20_0;  alias, 1 drivers
S_000001fa66c4bed0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001fa66c4aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001fa66c6cb00 .array "DataMem", 1023 0, 31 0;
v000001fa66c6bb60_0 .net "Data_In", 31 0, v000001fa66c401e0_0;  alias, 1 drivers
v000001fa66c6c240_0 .var "Data_Out", 31 0;
v000001fa66c6bfc0_0 .net "Write_en", 0 0, v000001fa66c3fe20_0;  alias, 1 drivers
v000001fa66c6d000_0 .net "addr", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c6b020_0 .net "clk", 0 0, L_000001fa66bc0cc0;  alias, 1 drivers
v000001fa66c6ba20_0 .var/i "i", 31 0;
S_000001fa66c4c510 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001fa66c7dc50 .param/l "add" 0 9 6, C4<000000100000>;
P_000001fa66c7dc88 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001fa66c7dcc0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001fa66c7dcf8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001fa66c7dd30 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001fa66c7dd68 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001fa66c7dda0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001fa66c7ddd8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001fa66c7de10 .param/l "j" 0 9 19, C4<000010000000>;
P_000001fa66c7de48 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001fa66c7de80 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001fa66c7deb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001fa66c7def0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001fa66c7df28 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001fa66c7df60 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001fa66c7df98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001fa66c7dfd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001fa66c7e008 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001fa66c7e040 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001fa66c7e078 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001fa66c7e0b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001fa66c7e0e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001fa66c7e120 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001fa66c7e158 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001fa66c7e190 .param/l "xori" 0 9 12, C4<001110000000>;
v000001fa66c6d320_0 .net "MEM_ALU_OUT", 31 0, v000001fa66c3f600_0;  alias, 1 drivers
v000001fa66c6cce0_0 .net "MEM_Data_mem_out", 31 0, v000001fa66c6c240_0;  alias, 1 drivers
v000001fa66c6bd40_0 .net "MEM_memread", 0 0, v000001fa66c40460_0;  alias, 1 drivers
v000001fa66c6c2e0_0 .net "MEM_opcode", 11 0, v000001fa66c3f920_0;  alias, 1 drivers
v000001fa66c6cd80_0 .net "MEM_rd_ind", 4 0, v000001fa66c3fec0_0;  alias, 1 drivers
v000001fa66c6c060_0 .net "MEM_rd_indzero", 0 0, v000001fa66c3fb00_0;  alias, 1 drivers
v000001fa66c6ac60_0 .net "MEM_regwrite", 0 0, v000001fa66c40780_0;  alias, 1 drivers
v000001fa66c6b200_0 .var "WB_ALU_OUT", 31 0;
v000001fa66c6b2a0_0 .var "WB_Data_mem_out", 31 0;
v000001fa66c6ce20_0 .var "WB_memread", 0 0;
v000001fa66c6c380_0 .var "WB_rd_ind", 4 0;
v000001fa66c6d0a0_0 .var "WB_rd_indzero", 0 0;
v000001fa66c6c420_0 .var "WB_regwrite", 0 0;
v000001fa66c6b3e0_0 .net "clk", 0 0, L_000001fa66cebbd0;  1 drivers
v000001fa66c6b520_0 .var "hlt", 0 0;
v000001fa66c6d1e0_0 .net "rst", 0 0, v000001fa66c825b0_0;  alias, 1 drivers
E_000001fa66bd91f0 .event posedge, v000001fa66c3f6a0_0, v000001fa66c6b3e0_0;
S_000001fa66c4c6a0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001fa669e96f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001fa66cebe00 .functor AND 32, v000001fa66c6b2a0_0, L_000001fa66cef6b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66cebe70 .functor NOT 1, v000001fa66c6ce20_0, C4<0>, C4<0>, C4<0>;
L_000001fa66cebc40 .functor AND 32, v000001fa66c6b200_0, L_000001fa66cee670, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001fa66d069c0 .functor OR 32, L_000001fa66cebe00, L_000001fa66cebc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001fa66c6d140_0 .net "Write_Data_RegFile", 31 0, L_000001fa66d069c0;  alias, 1 drivers
v000001fa66c6d280_0 .net *"_ivl_0", 31 0, L_000001fa66cef6b0;  1 drivers
v000001fa66c6b5c0_0 .net *"_ivl_2", 31 0, L_000001fa66cebe00;  1 drivers
v000001fa66c6bac0_0 .net *"_ivl_4", 0 0, L_000001fa66cebe70;  1 drivers
v000001fa66c6b660_0 .net *"_ivl_6", 31 0, L_000001fa66cee670;  1 drivers
v000001fa66c6d8c0_0 .net *"_ivl_8", 31 0, L_000001fa66cebc40;  1 drivers
v000001fa66c6d500_0 .net "alu_out", 31 0, v000001fa66c6b200_0;  alias, 1 drivers
v000001fa66c6d780_0 .net "mem_out", 31 0, v000001fa66c6b2a0_0;  alias, 1 drivers
v000001fa66c6da00_0 .net "mem_read", 0 0, v000001fa66c6ce20_0;  alias, 1 drivers
LS_000001fa66cef6b0_0_0 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_4 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_8 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_12 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_16 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_20 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_24 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_0_28 .concat [ 1 1 1 1], v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0, v000001fa66c6ce20_0;
LS_000001fa66cef6b0_1_0 .concat [ 4 4 4 4], LS_000001fa66cef6b0_0_0, LS_000001fa66cef6b0_0_4, LS_000001fa66cef6b0_0_8, LS_000001fa66cef6b0_0_12;
LS_000001fa66cef6b0_1_4 .concat [ 4 4 4 4], LS_000001fa66cef6b0_0_16, LS_000001fa66cef6b0_0_20, LS_000001fa66cef6b0_0_24, LS_000001fa66cef6b0_0_28;
L_000001fa66cef6b0 .concat [ 16 16 0 0], LS_000001fa66cef6b0_1_0, LS_000001fa66cef6b0_1_4;
LS_000001fa66cee670_0_0 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_4 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_8 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_12 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_16 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_20 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_24 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_0_28 .concat [ 1 1 1 1], L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70, L_000001fa66cebe70;
LS_000001fa66cee670_1_0 .concat [ 4 4 4 4], LS_000001fa66cee670_0_0, LS_000001fa66cee670_0_4, LS_000001fa66cee670_0_8, LS_000001fa66cee670_0_12;
LS_000001fa66cee670_1_4 .concat [ 4 4 4 4], LS_000001fa66cee670_0_16, LS_000001fa66cee670_0_20, LS_000001fa66cee670_0_24, LS_000001fa66cee670_0_28;
L_000001fa66cee670 .concat [ 16 16 0 0], LS_000001fa66cee670_1_0, LS_000001fa66cee670_1_4;
    .scope S_000001fa66c4bd40;
T_0 ;
    %wait E_000001fa66bd8af0;
    %load/vec4 v000001fa66c69400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001fa66c69220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fa66c6a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001fa66c68960_0;
    %assign/vec4 v000001fa66c69220_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fa66c4bbb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c68be0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001fa66c68be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa66c68be0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %load/vec4 v000001fa66c68be0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa66c68be0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c68b40, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001fa66c4c1f0;
T_2 ;
    %wait E_000001fa66bd8eb0;
    %load/vec4 v000001fa66c6a940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fa66c542b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c54170_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c695e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c69f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c68820_0, 0;
    %assign/vec4 v000001fa66c692c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fa66c68f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001fa66c68c80_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001fa66c542b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c54170_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c695e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c69f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c68820_0, 0;
    %assign/vec4 v000001fa66c692c0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001fa66c68f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001fa66c69720_0;
    %assign/vec4 v000001fa66c54170_0, 0;
    %load/vec4 v000001fa66c68fa0_0;
    %assign/vec4 v000001fa66c542b0_0, 0;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fa66c69f40_0, 0;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fa66c692c0_0, 4, 5;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001fa66c692c0_0, 4, 5;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001fa66c69720_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001fa66c68820_0, 0;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001fa66c695e0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001fa66c695e0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001fa66c69720_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001fa66c695e0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fa66c4ba20;
T_3 ;
    %wait E_000001fa66bd8af0;
    %load/vec4 v000001fa66c51f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c516f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001fa66c516f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa66c516f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c51d30, 0, 4;
    %load/vec4 v000001fa66c516f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa66c516f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fa66c53270_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001fa66c51e70_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001fa66c52af0_0;
    %load/vec4 v000001fa66c53270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c51d30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c51d30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fa66c4ba20;
T_4 ;
    %wait E_000001fa66bd91b0;
    %load/vec4 v000001fa66c53270_0;
    %load/vec4 v000001fa66c51790_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001fa66c53270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001fa66c51e70_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001fa66c52af0_0;
    %assign/vec4 v000001fa66c527d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001fa66c51790_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fa66c51d30, 4;
    %assign/vec4 v000001fa66c527d0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fa66c4ba20;
T_5 ;
    %wait E_000001fa66bd91b0;
    %load/vec4 v000001fa66c53270_0;
    %load/vec4 v000001fa66c51650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001fa66c53270_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001fa66c51e70_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001fa66c52af0_0;
    %assign/vec4 v000001fa66c52e10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001fa66c51650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001fa66c51d30, 4;
    %assign/vec4 v000001fa66c52e10_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001fa66c4ba20;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001fa66c4c830;
    %jmp t_0;
    .scope S_000001fa66c4c830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c53450_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001fa66c53450_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001fa66c53450_0;
    %ix/getv/s 4, v000001fa66c53450_0;
    %load/vec4a v000001fa66c51d30, 4;
    %ix/getv/s 4, v000001fa66c53450_0;
    %load/vec4a v000001fa66c51d30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001fa66c53450_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa66c53450_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001fa66c4ba20;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001fa66c4b890;
T_7 ;
    %wait E_000001fa66bd8d70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c53b30_0, 0, 32;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa66c52870_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fa66c53b30_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001fa66c52870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fa66c53b30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c51c90_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001fa66c52870_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001fa66c52870_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001fa66c53b30_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001fa66c4b700;
T_8 ;
    %wait E_000001fa66bd8af0;
    %load/vec4 v000001fa66c589f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001fa66c56ab0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001fa66c56ab0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001fa66c58590_0;
    %load/vec4 v000001fa66c56dd0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001fa66c58590_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001fa66c4b700;
T_9 ;
    %wait E_000001fa66bd8af0;
    %load/vec4 v000001fa66c589f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c57050_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001fa66c575f0_0;
    %assign/vec4 v000001fa66c57050_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001fa66c4b570;
T_10 ;
    %wait E_000001fa66bd8db0;
    %load/vec4 v000001fa66c58e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c593f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c59170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c58db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c583b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c586d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001fa66c57230_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001fa66c57370_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001fa66c58810_0;
    %load/vec4 v000001fa66c572d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001fa66c58c70_0;
    %load/vec4 v000001fa66c572d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001fa66c57e10_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001fa66c58310_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001fa66c58810_0;
    %load/vec4 v000001fa66c57eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001fa66c58c70_0;
    %load/vec4 v000001fa66c57eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c593f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c59170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c58db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c583b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c586d0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001fa66c58770_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c593f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c59170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c58db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c583b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c586d0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c593f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fa66c59170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c58db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c583b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c586d0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001fa66c4ada0;
T_11 ;
    %wait E_000001fa66bd8a70;
    %load/vec4 v000001fa66c4eda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4dea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4e1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4e9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d5e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d9a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4cdc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4d720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4de00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4d680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4cbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4cb40_0, 0;
    %assign/vec4 v000001fa66c4d4a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001fa66c4cc80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001fa66c4dc20_0;
    %assign/vec4 v000001fa66c4d4a0_0, 0;
    %load/vec4 v000001fa66c4e3a0_0;
    %assign/vec4 v000001fa66c4cb40_0, 0;
    %load/vec4 v000001fa66c4e300_0;
    %assign/vec4 v000001fa66c4cbe0_0, 0;
    %load/vec4 v000001fa66c4e120_0;
    %assign/vec4 v000001fa66c4d680_0, 0;
    %load/vec4 v000001fa66c4d7c0_0;
    %assign/vec4 v000001fa66c4de00_0, 0;
    %load/vec4 v000001fa66c4e080_0;
    %assign/vec4 v000001fa66c4d720_0, 0;
    %load/vec4 v000001fa66c4eb20_0;
    %assign/vec4 v000001fa66c4cdc0_0, 0;
    %load/vec4 v000001fa66c4ea80_0;
    %assign/vec4 v000001fa66c4d9a0_0, 0;
    %load/vec4 v000001fa66c4df40_0;
    %assign/vec4 v000001fa66c4d360_0, 0;
    %load/vec4 v000001fa66c4d040_0;
    %assign/vec4 v000001fa66c4f200_0, 0;
    %load/vec4 v000001fa66c4dae0_0;
    %assign/vec4 v000001fa66c4ebc0_0, 0;
    %load/vec4 v000001fa66c4dfe0_0;
    %assign/vec4 v000001fa66c4d5e0_0, 0;
    %load/vec4 v000001fa66c4ce60_0;
    %assign/vec4 v000001fa66c4e9e0_0, 0;
    %load/vec4 v000001fa66c4d860_0;
    %assign/vec4 v000001fa66c4d540_0, 0;
    %load/vec4 v000001fa66c4da40_0;
    %assign/vec4 v000001fa66c4f0c0_0, 0;
    %load/vec4 v000001fa66c4e260_0;
    %assign/vec4 v000001fa66c4e1c0_0, 0;
    %load/vec4 v000001fa66c4ed00_0;
    %assign/vec4 v000001fa66c4cf00_0, 0;
    %load/vec4 v000001fa66c4db80_0;
    %assign/vec4 v000001fa66c4e440_0, 0;
    %load/vec4 v000001fa66c4ee40_0;
    %assign/vec4 v000001fa66c4dea0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4dea0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4e1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d540_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4e9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d5e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4ebc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f200_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4d9a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4cdc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4d720_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4de00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4d680_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4cbe0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4cb40_0, 0;
    %assign/vec4 v000001fa66c4d4a0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001fa66c4af30;
T_12 ;
    %wait E_000001fa66bd8ab0;
    %load/vec4 v000001fa66c58090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fa66c504c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4fca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4f660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c50420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4fa20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4f5c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fa66c501a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50060_0, 0;
    %assign/vec4 v000001fa66c4f840_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001fa66c58950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001fa66c4e580_0;
    %assign/vec4 v000001fa66c4f840_0, 0;
    %load/vec4 v000001fa66c4e620_0;
    %assign/vec4 v000001fa66c50060_0, 0;
    %load/vec4 v000001fa66c50920_0;
    %assign/vec4 v000001fa66c501a0_0, 0;
    %load/vec4 v000001fa66c507e0_0;
    %assign/vec4 v000001fa66c4f5c0_0, 0;
    %load/vec4 v000001fa66c4fd40_0;
    %assign/vec4 v000001fa66c4fa20_0, 0;
    %load/vec4 v000001fa66c4f340_0;
    %assign/vec4 v000001fa66c50420_0, 0;
    %load/vec4 v000001fa66c4e6c0_0;
    %assign/vec4 v000001fa66c50100_0, 0;
    %load/vec4 v000001fa66c4fde0_0;
    %assign/vec4 v000001fa66c4f520_0, 0;
    %load/vec4 v000001fa66c4fac0_0;
    %assign/vec4 v000001fa66c4f660_0, 0;
    %load/vec4 v000001fa66c4f3e0_0;
    %assign/vec4 v000001fa66c50560_0, 0;
    %load/vec4 v000001fa66c4f2a0_0;
    %assign/vec4 v000001fa66c506a0_0, 0;
    %load/vec4 v000001fa66c4f7a0_0;
    %assign/vec4 v000001fa66c50380_0, 0;
    %load/vec4 v000001fa66c502e0_0;
    %assign/vec4 v000001fa66c50600_0, 0;
    %load/vec4 v000001fa66c4ff20_0;
    %assign/vec4 v000001fa66c4f480_0, 0;
    %load/vec4 v000001fa66c4f700_0;
    %assign/vec4 v000001fa66c50740_0, 0;
    %load/vec4 v000001fa66c50240_0;
    %assign/vec4 v000001fa66c4f8e0_0, 0;
    %load/vec4 v000001fa66c4ffc0_0;
    %assign/vec4 v000001fa66c4fe80_0, 0;
    %load/vec4 v000001fa66c4fb60_0;
    %assign/vec4 v000001fa66c4f980_0, 0;
    %load/vec4 v000001fa66c4e8a0_0;
    %assign/vec4 v000001fa66c50880_0, 0;
    %load/vec4 v000001fa66c4e760_0;
    %assign/vec4 v000001fa66c4fca0_0, 0;
    %load/vec4 v000001fa66c4fc00_0;
    %assign/vec4 v000001fa66c504c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001fa66c504c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4fca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f980_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4fe80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f8e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c4f480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c506a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c50560_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4f660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c4f520_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c50420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4fa20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c4f5c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fa66c501a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c50060_0, 0;
    %assign/vec4 v000001fa66c4f840_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001fa66a0c910;
T_13 ;
    %wait E_000001fa66bd7bb0;
    %load/vec4 v000001fa66c42fd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001fa66c42f30_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001fa66a13350;
T_14 ;
    %wait E_000001fa66bd87b0;
    %load/vec4 v000001fa66c41c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001fa66c41950_0;
    %pad/u 33;
    %load/vec4 v000001fa66c41db0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001fa66c41db0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001fa66c41e50_0;
    %load/vec4 v000001fa66c41db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fa66c41950_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001fa66c41db0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001fa66c41db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %load/vec4 v000001fa66c41950_0;
    %ix/getv 4, v000001fa66c41db0_0;
    %shiftl 4;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001fa66c41db0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001fa66c41e50_0;
    %load/vec4 v000001fa66c41db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001fa66c41950_0;
    %load/vec4 v000001fa66c41db0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001fa66c41db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %load/vec4 v000001fa66c41950_0;
    %ix/getv 4, v000001fa66c41db0_0;
    %shiftr 4;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %load/vec4 v000001fa66c41950_0;
    %load/vec4 v000001fa66c41db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fa66c41e50_0, 0;
    %load/vec4 v000001fa66c41db0_0;
    %load/vec4 v000001fa66c41950_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001fa66c42df0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001fa66972b50;
T_15 ;
    %wait E_000001fa66bd86b0;
    %load/vec4 v000001fa66c3f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001fa66c3fb00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c40780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c3fe20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c40460_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001fa66c3f920_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c3fec0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c401e0_0, 0;
    %assign/vec4 v000001fa66c3f600_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001fa66b610c0_0;
    %assign/vec4 v000001fa66c3f600_0, 0;
    %load/vec4 v000001fa66c406e0_0;
    %assign/vec4 v000001fa66c401e0_0, 0;
    %load/vec4 v000001fa66c3f560_0;
    %assign/vec4 v000001fa66c3fec0_0, 0;
    %load/vec4 v000001fa66b4d410_0;
    %assign/vec4 v000001fa66c3f920_0, 0;
    %load/vec4 v000001fa66b61480_0;
    %assign/vec4 v000001fa66c40460_0, 0;
    %load/vec4 v000001fa66b4cf10_0;
    %assign/vec4 v000001fa66c3fe20_0, 0;
    %load/vec4 v000001fa66c3f7e0_0;
    %assign/vec4 v000001fa66c40780_0, 0;
    %load/vec4 v000001fa66c403c0_0;
    %assign/vec4 v000001fa66c3fb00_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001fa66c4bed0;
T_16 ;
    %wait E_000001fa66bd91b0;
    %load/vec4 v000001fa66c6bfc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001fa66c6bb60_0;
    %load/vec4 v000001fa66c6d000_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c6cb00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001fa66c4bed0;
T_17 ;
    %wait E_000001fa66bd91b0;
    %load/vec4 v000001fa66c6d000_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001fa66c6cb00, 4;
    %assign/vec4 v000001fa66c6c240_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001fa66c4bed0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c6ba20_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001fa66c6ba20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001fa66c6ba20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c6cb00, 0, 4;
    %load/vec4 v000001fa66c6ba20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa66c6ba20_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fa66c6cb00, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001fa66c4bed0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fa66c6ba20_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001fa66c6ba20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001fa66c6ba20_0;
    %load/vec4a v000001fa66c6cb00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001fa66c6ba20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001fa66c6ba20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fa66c6ba20_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001fa66c4c510;
T_20 ;
    %wait E_000001fa66bd91f0;
    %load/vec4 v000001fa66c6d1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001fa66c6d0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c6b520_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c6c420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001fa66c6ce20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001fa66c6c380_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001fa66c6b2a0_0, 0;
    %assign/vec4 v000001fa66c6b200_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001fa66c6d320_0;
    %assign/vec4 v000001fa66c6b200_0, 0;
    %load/vec4 v000001fa66c6cce0_0;
    %assign/vec4 v000001fa66c6b2a0_0, 0;
    %load/vec4 v000001fa66c6bd40_0;
    %assign/vec4 v000001fa66c6ce20_0, 0;
    %load/vec4 v000001fa66c6cd80_0;
    %assign/vec4 v000001fa66c6c380_0, 0;
    %load/vec4 v000001fa66c6ac60_0;
    %assign/vec4 v000001fa66c6c420_0, 0;
    %load/vec4 v000001fa66c6c060_0;
    %assign/vec4 v000001fa66c6d0a0_0, 0;
    %load/vec4 v000001fa66c6c2e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001fa66c6b520_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001fa669e96f0;
T_21 ;
    %wait E_000001fa66bd8670;
    %load/vec4 v000001fa66c81f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001fa66c81bb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001fa66c81bb0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001fa66c81bb0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001fa669d9fd0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa66c82510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa66c825b0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001fa669d9fd0;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001fa66c82510_0;
    %inv;
    %assign/vec4 v000001fa66c82510_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001fa669d9fd0;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./DataManipulation/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fa66c825b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fa66c825b0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001fa66c82470_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
