# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 0.001024 2048 50 70 19008 1.66858 3.48234 52.5284 57.7333 57.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 890 0.001024 2048 280 720 13376 1.63594 23.9247 52.5218 78.1298 78.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 0.000128 4096 310 7080 92160 52.4723 28.3934 3081.4 838.168 4000.57 4000.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.001024 1024 50 90 18880 0.759808 1.67549 51.272 53.7519 53.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 400 3.2e-05 512 115 440 212992 61.6598 13.3284 65.1787 417.77 558.178 558.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 0.001024 512 215 280 14592 0.66368 0.38896 2.44426 25.6747 29.2745 29.3662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 570 0.000256 1024 200 440 31744 9.0377 3.40582 17.9796 104.624 135.202 135.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 0.001024 2048 410 290 16896 1.36806 8.99802 52.4775 62.8847 62.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.001024 4096 220 930 17856 2.72678 57.9505 104.701 165.422 165.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1430 3.2e-05 2048 120 5770 593408 91.5345 59.4579 8055.62 1759.76 9966.65 9966.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 0.001024 2048 50 70 18936 1.66272 4.03507 52.3451 58.0957 58.1546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 890 0.001024 2048 280 720 13320 1.62835 27.2691 52.3786 81.322 81.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 0.000128 4096 310 7080 92160 52.5319 28.4012 3613.15 837.621 4531.85 4531.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.001024 1024 50 90 18864 0.75776 1.8823 51.2588 53.9429 54.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 400 3.2e-05 512 115 440 211968 61.0547 13.2135 73.782 414.172 562.469 562.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 0.001024 512 215 280 14400 0.661504 0.385056 2.75261 25.5677 29.4704 29.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.000256 1024 200 440 31104 9.00874 3.38336 19.5604 103.748 135.852 135.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 0.001024 2048 410 290 16848 1.36806 10.2182 52.358 63.9893 64.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.001024 4096 220 930 17856 2.72554 69.6715 104.719 177.162 177.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1430 3.2e-05 2048 120 5770 592704 91.9463 59.6764 9696.99 1760.47 11609.4 11609.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 0.001024 2048 50 70 18960 1.66707 4.236 52.4687 58.4247 58.4827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 890 0.001024 2048 280 720 13360 1.63619 28.9441 52.5481 83.1736 83.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 0.000128 4096 310 7080 92160 52.4659 28.4024 3758.98 838.708 4678.69 4678.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.001024 1024 50 90 18880 0.75872 2.00499 51.3056 54.1132 54.1676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 400 3.2e-05 512 115 440 215040 61.6717 13.3755 78.5705 419.334 573.191 573.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 0.001024 512 215 280 14400 0.660896 0.381248 2.88739 25.5231 29.5518 29.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.000256 1024 200 440 30720 8.96899 3.36691 20.1795 103.329 136.003 136.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 0.001024 2048 410 290 16880 1.37018 10.6775 52.5059 64.5948 64.6525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.001024 4096 220 930 17840 2.72794 72.8852 104.765 180.421 180.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1430 3.2e-05 2048 120 5770 593280 91.5392 59.7265 10124.3 1761.17 12037 12037.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 0.001024 2048 50 70 18912 1.66298 3.94602 52.3857 58.0467 58.1059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 890 0.001024 2048 280 720 13344 1.63453 26.9844 52.5496 81.2134 81.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 0.000128 4096 310 7080 92160 52.3439 28.3546 3508.37 837.437 4426.64 4426.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.001024 1024 50 90 18816 0.751616 1.82067 51.2451 53.8619 53.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 3.2e-05 512 115 440 208896 60.8732 13.124 71.1087 412.471 557.82 558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 0.001024 512 215 280 14208 0.661344 0.383584 2.63037 25.5416 29.3212 29.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.000256 1024 200 440 30720 8.95504 3.36186 18.8804 103.354 134.702 134.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 0.001024 2048 410 290 16800 1.36275 9.94099 52.3337 63.68 63.7392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.001024 4096 220 930 17856 2.73347 67.7601 104.93 175.467 175.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1430 3.2e-05 2048 120 5770 592896 91.3939 59.5656 9403.43 1765.43 11320.1 11320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 0.001024 2048 50 70 18900 1.66099 3.96698 52.3137 57.9963 58.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 890 0.001024 2048 280 720 13300 1.63123 26.7987 52.3981 80.8747 80.9364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 0.000128 4096 310 7080 92000 52.7771 28.4342 3532.91 837.165 4451.43 4451.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.001024 1024 50 90 18800 0.759808 1.83837 51.206 53.8449 53.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 3.2e-05 512 115 440 204800 61.4836 13.1689 70.5492 412.055 557.499 557.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 0.001024 512 215 280 14400 0.66112 0.384384 2.70147 25.5267 29.3734 29.4675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.000256 1024 200 440 30400 9.02954 3.37587 18.9841 103.259 134.807 134.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 0.001024 2048 410 290 16800 1.36394 10.111 52.298 63.8172 63.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.001024 4096 220 930 17800 2.72384 68.7215 104.553 176.04 176.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1430 3.2e-05 2048 120 5770 593600 91.9093 59.8543 9561.6 1759.57 11473.2 11473.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 0.001024 2048 50 70 18928 1.66298 4.0824 52.4365 58.233 58.2904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 890 0.001024 2048 280 720 13328 1.6343 27.8528 52.5126 82.0468 82.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 0.000128 4096 310 7080 91392 52.5444 28.3832 3589.34 836.93 4507.34 4507.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.001024 1024 50 90 18816 0.753184 1.95354 51.2471 53.9982 54.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 3.2e-05 512 115 440 200704 62.0214 13.1891 71.4197 413.558 560.435 560.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 0.001024 512 215 280 14336 0.665408 0.385024 2.79286 25.5778 29.5202 29.6124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.000256 1024 200 440 30464 9.02608 3.37542 19.5176 103.645 135.721 135.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 0.001024 2048 410 290 16800 1.36608 10.4016 52.3429 64.1552 64.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.001024 4096 220 930 17808 2.72688 70.4652 104.692 177.928 177.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1430 3.2e-05 2048 120 5770 593152 91.5611 59.6127 9770.72 1759.75 11681.9 11682.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 0.001024 2048 50 70 18840 1.65984 4.17997 52.224 58.1148 58.1775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 890 0.001024 2048 280 720 13320 1.63568 28.255 52.521 82.4569 82.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 0.000128 4096 310 7080 91200 52.5509 28.3991 3612.23 835.026 4528.35 4528.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.001024 1024 50 90 18840 0.75904 1.93286 51.2918 54.0253 54.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 3.2e-05 512 115 440 199680 62.0261 13.1564 71.348 412.248 559.019 559.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 0.001024 512 215 280 14400 0.661728 0.384 2.8296 25.5382 29.5147 29.6067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.000256 1024 200 440 30720 8.99901 3.3736 19.7255 103.329 135.584 135.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 0.001024 2048 410 290 16800 1.36806 10.4421 52.3709 64.2221 64.2807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.001024 4096 220 930 17760 2.71594 70.4963 104.49 177.746 177.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1430 3.2e-05 2048 120 5770 592320 91.9783 59.5229 9825.47 1763.56 11740.8 11741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 0.001024 2048 50 70 18944 1.66707 4.07917 52.5572 58.3566 58.4163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 890 0.001024 2048 280 720 13312 1.63648 27.5884 52.5508 81.8213 81.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 0.000128 4096 310 7080 91136 52.4849 28.3508 3488.63 836.328 4405.93 4406.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.001024 1024 50 90 18816 0.757376 1.89235 51.2881 53.981 54.0385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 3.2e-05 512 115 440 212992 61.586 13.3261 73.5124 417.977 566.64 566.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 0.001024 512 215 280 13824 0.653408 0.378944 2.63939 25.3836 29.1554 29.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.000256 1024 200 440 30720 9.13146 3.40886 19.098 104.766 136.559 136.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 0.001024 2048 410 290 16768 1.36522 10.0553 52.3333 63.7964 63.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.001024 4096 220 930 17792 2.72397 68.531 104.762 176.063 176.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1430 3.2e-05 2048 120 5770 592896 91.6282 59.766 9524.47 1762.45 11438.6 11438.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 0.001024 2048 50 70 18816 1.66461 4.11507 52.3444 58.1761 58.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 890 0.001024 2048 280 720 13248 1.6368 27.2164 52.5104 81.4095 81.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 0.000128 4096 310 7080 90624 52.3987 28.3063 3514.34 833.216 4428.39 4428.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.001024 1024 50 90 18624 0.745472 1.86214 50.0473 52.6994 52.7566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 3.2e-05 512 115 440 196608 62.0825 13.1288 68.5026 412.225 556.174 556.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 0.001024 512 215 280 13824 0.66928 0.386144 2.63907 25.5983 29.3884 29.4851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.000256 1024 200 440 30720 8.97661 3.37299 19.4418 103.408 135.353 135.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 0.001024 2048 410 290 16704 1.36502 10.2687 52.2964 63.9714 64.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.001024 4096 220 930 17664 2.71978 68.8947 104.345 176.003 176.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1430 3.2e-05 2048 120 5770 591360 91.6848 59.5294 9574.72 1761.01 11487.2 11487.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 0.001024 2048 50 70 18800 1.66067 4.23517 52.3279 58.276 58.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 890 0.001024 2048 280 720 13200 1.63027 29.2803 52.4056 83.3607 83.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 0.000128 4096 310 7080 91200 52.489 28.3695 3785.91 833.613 4700.52 4700.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.001024 1024 50 90 18600 0.753792 2.05709 50.0256 52.8801 52.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 3.2e-05 512 115 440 204800 61.4588 13.1584 76.3974 412.239 563.496 563.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 0.001024 512 215 280 14400 0.665216 0.387104 2.96931 25.5941 29.7166 29.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.000256 1024 200 440 28800 9.16698 3.38125 19.5804 103.42 135.701 135.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 0.001024 2048 410 290 16600 1.36086 10.8919 52.046 64.3425 64.4013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.001024 4096 220 930 17600 2.70806 73.3077 104.045 180.104 180.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1430 3.2e-05 2048 120 5770 592000 91.9953 59.8891 10246.9 1760.56 12159.7 12159.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 0.001024 2048 50 70 18688 1.65981 4.9111 52.1807 58.8075 58.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 890 0.001024 2048 280 720 13056 1.62816 32.2705 52.1777 86.122 86.1824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 0.000128 4096 310 7080 90112 52.6842 28.3348 4339.25 836.419 5256.82 5256.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.001024 1024 50 90 18688 0.752992 2.42483 51.2692 54.4906 54.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 3.2e-05 512 115 440 196608 63.2032 13.3284 86.2472 417.823 580.843 581.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 0.001024 512 215 280 13312 0.647872 0.37136 3.30813 25.1207 29.5522 29.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.000256 1024 200 440 28672 9.30592 3.41306 22.567 104.882 140.324 140.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 0.001024 2048 410 290 16640 1.36397 12.6684 52.3034 66.378 66.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.001024 4096 220 930 17664 2.72384 86.5654 104.7 194.033 194.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1430 3.2e-05 2048 120 5770 591872 91.8022 59.7465 11918.6 1765 13835.4 13835.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1820 0.001024 2048 50 75 19008 1.6703 6.09894 52.5269 60.3488 60.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 890 0.001024 2048 280 720 13408 1.65386 40.4168 52.5207 94.636 94.6934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 0.000128 4096 310 7080 92416 52.2965 28.3335 3096.82 838.005 4015.59 4015.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 0.001024 1024 50 90 18912 0.761088 1.59882 51.2716 53.6721 53.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 3.2e-05 512 115 435 208896 62.3054 13.3248 116.316 417.683 609.871 610.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 0.001024 512 215 285 14592 0.663936 0.386464 4.8073 25.6548 31.6153 31.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 570 0.000256 1024 200 435 30720 9.13811 3.40608 30.1534 105.19 148.049 148.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 0.001024 2048 410 285 16960 1.37011 15.8572 52.4545 69.7253 69.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1520 0.001024 4096 220 930 17920 2.74899 59.3797 104.879 167.051 167.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1430 3.2e-05 2048 120 5775 593664 91.5027 59.6214 8308.84 1760.3 10220.5 10220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 0.001024 2048 50 75 19000 1.66755 3.68093 52.5679 57.9672 58.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 890 0.001024 2048 280 720 13400 1.63606 42.3626 52.5606 96.6087 96.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 0.000128 4096 310 7080 92480 52.5665 28.4001 3123.32 838.692 4043.12 4043.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.001024 1024 50 90 18920 0.7592 1.61178 51.3143 53.7284 53.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 400 3.2e-05 512 115 435 209920 62.4316 13.3855 117.422 419.393 612.873 613.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 0.001024 512 215 285 14400 0.66336 0.385024 2.43338 25.6035 29.1862 29.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 570 0.000256 1024 200 435 30720 9.21126 3.42656 31.7724 105.015 149.578 149.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1670 0.001024 2048 410 285 16960 1.37206 16.7629 53.0453 71.2239 71.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.001024 4096 220 930 17880 2.73443 59.6864 104.788 167.253 167.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1430 3.2e-05 2048 120 5775 593600 92.0647 59.9609 8410.39 1762.43 10325.1 10325.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 0.001024 2048 50 75 18960 1.66707 3.69651 52.4878 57.9005 57.9596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 890 0.001024 2048 280 720 13392 1.6343 23.6754 52.5653 77.9193 77.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 0.000128 4096 310 7080 92160 52.4145 28.3805 3103.1 837.374 4021.41 4021.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.001024 1024 50 90 18912 0.749792 1.61587 51.3147 53.7239 53.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 400 3.2e-05 512 115 435 208896 61.8054 13.3018 61.922 416.755 554.027 554.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 0.001024 512 215 285 14400 0.664832 0.387072 2.41571 25.6298 29.1941 29.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 570 0.000256 1024 200 435 30720 9.07117 3.39754 16.8349 104.346 133.804 133.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 0.001024 2048 410 285 16944 1.3649 8.52787 52.4823 62.419 62.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.001024 4096 220 930 17904 2.71846 59.5832 104.958 167.304 167.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1430 3.2e-05 2048 120 5775 593280 91.7119 59.5794 8343.25 1762.11 10256.9 10257.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 0.001024 2048 50 75 18984 1.66826 3.72998 52.5696 58.021 58.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 890 0.001024 2048 280 720 13384 1.63549 23.7318 52.56 77.9742 78.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 0.000128 4096 310 7080 92288 52.6269 28.3984 3164.69 837.401 4083.26 4083.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.001024 1024 50 90 18872 0.755616 1.67222 51.2727 53.7427 53.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 400 3.2e-05 512 115 435 207872 62.3976 13.3674 64.1636 418.709 558.885 559.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 0.001024 512 215 285 14336 0.663808 0.387136 2.51712 25.5561 29.2259 29.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 570 0.000256 1024 200 435 30464 9.19584 3.41997 17.3971 104.869 135.044 135.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 0.001024 2048 410 285 16912 1.36861 8.89651 52.4186 62.7277 62.7836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.001024 4096 220 930 17864 2.72794 61.3111 104.789 168.873 168.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1430 3.2e-05 2048 120 5775 593152 91.9619 59.7647 8549.47 1761.35 10462.8 10463.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 0.001024 2048 50 75 18944 1.66934 3.8912 52.4813 58.0941 58.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 890 0.001024 2048 280 720 13376 1.6328 25.3621 52.5602 79.6021 79.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 0.000128 4096 310 7080 92160 52.4771 28.3914 3166.5 838.812 4086.32 4086.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.001024 1024 50 90 18880 0.75776 1.75069 51.2959 53.8461 53.9037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 400 3.2e-05 512 115 435 204800 62.4647 13.3296 64.5556 418.745 559.333 559.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 0.001024 512 215 285 14592 0.665664 0.389568 2.5975 25.6885 29.4422 29.5363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.000256 1024 200 435 30720 9.13213 3.4055 17.3011 104.709 134.702 134.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 0.001024 2048 410 285 16896 1.36845 9.11654 52.3995 62.9271 62.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.001024 4096 220 930 17856 2.72384 60.2337 104.792 167.794 167.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1430 3.2e-05 2048 120 5775 593408 91.5415 59.4892 8316.14 1761.11 10228.6 10228.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 0.001024 2048 50 75 18936 1.66707 4.38067 52.4409 58.5433 58.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 890 0.001024 2048 280 720 13320 1.62957 27.6398 52.3887 81.7057 81.7664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 0.000128 4096 310 7080 92160 52.5096 28.3977 3656.77 837.852 4575.67 4575.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.001024 1024 50 90 18864 0.758048 1.9479 51.2594 54.0084 54.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 400 3.2e-05 512 115 435 202752 61.9741 13.2213 72.415 414.271 562.128 562.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 0.001024 512 215 285 14400 0.66496 0.38864 2.86099 25.5716 29.5867 29.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.000256 1024 200 435 29952 9.09914 3.38147 19.2419 103.775 135.654 135.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 0.001024 2048 410 285 16920 1.37216 10.4337 52.8957 64.7422 64.7994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.001024 4096 220 930 17856 2.72554 71.6247 104.747 179.142 179.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1430 3.2e-05 2048 120 5775 592704 91.9186 59.6851 9865.95 1760.28 11778.1 11778.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 0.001024 2048 50 75 18960 1.67011 4.32947 52.5692 58.6199 58.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 890 0.001024 2048 280 720 13360 1.63622 27.6525 52.5611 81.896 81.9528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 0.000128 4096 310 7080 92160 52.4432 28.3976 3570.3 838.915 4490.19 4490.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.001024 1024 50 90 18880 0.761856 1.87802 51.3857 54.0678 54.1262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 3.2e-05 512 115 435 204800 62.6954 13.3794 71.1279 419.428 566.866 567.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 0.001024 512 215 285 14080 0.660512 0.385024 2.76666 25.5289 29.4424 29.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.000256 1024 200 435 29440 9.06816 3.36694 18.4939 103.355 134.44 134.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 0.001024 2048 410 285 16880 1.3681 10.1069 52.4015 63.9185 63.9751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.001024 4096 220 930 17840 2.7256 69.7214 104.787 177.276 177.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1430 3.2e-05 2048 120 5775 593280 91.4964 59.7223 9639.49 1766.44 11557.4 11557.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 0.001024 2048 50 75 18912 1.66576 4.57632 52.4209 58.719 58.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 890 0.001024 2048 280 720 13344 1.6343 29.313 52.4999 83.4922 83.5488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 0.000128 4096 310 7080 92160 52.3028 28.3555 3795.31 836.623 4712.72 4712.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.001024 1024 50 90 18816 0.751616 2.03376 51.22 54.0486 54.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 3.2e-05 512 115 435 196608 62.0314 13.1284 73.3514 412.086 560.836 561.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 0.001024 512 215 285 14208 0.662016 0.384736 2.99821 25.5214 29.6666 29.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.000256 1024 200 435 29184 9.08128 3.36662 19.5497 103.257 135.411 135.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 0.001024 2048 410 285 16896 1.37181 10.94 52.4247 64.7796 64.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.001024 4096 220 930 17856 2.73037 74.1767 104.83 181.788 181.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1430 3.2e-05 2048 120 5775 592896 91.3243 59.6376 10230.9 1760.1 12142.2 12142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 0.001024 2048 50 75 18900 1.66637 4.65955 52.4199 58.7972 58.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 890 0.001024 2048 280 720 13300 1.63226 29.2209 52.4131 83.316 83.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 0.000128 4096 310 7080 92000 52.7005 28.4365 3752.03 837.476 4670.78 4670.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.001024 1024 50 90 18800 0.755296 2.00906 51.2121 54.0188 54.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 3.2e-05 512 115 435 192000 62.675 13.1672 71.128 412.239 559.449 559.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 0.001024 512 215 285 14000 0.667168 0.386464 2.98154 25.5288 29.6632 29.7565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.000256 1024 200 435 28800 9.15357 3.37402 19.228 103.302 135.217 135.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 0.001024 2048 410 285 16900 1.37104 10.8395 52.4625 64.7167 64.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.001024 4096 220 930 17800 2.7192 73.7178 104.599 181.079 181.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1430 3.2e-05 2048 120 5775 593600 91.8671 59.7776 10188.2 1760.31 12100.4 12100.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 0.001024 2048 50 75 18928 1.66707 4.6184 52.5631 58.9047 58.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 890 0.001024 2048 280 720 13328 1.63584 29.1785 52.5591 83.4177 83.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 0.000128 4096 310 7080 92288 52.3715 28.387 3803.5 837.628 4722.03 4722.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.001024 1024 50 90 18816 0.753664 1.9808 51.2796 54.0574 54.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 3.2e-05 512 115 435 200704 61.9523 13.185 74.8532 413.916 564.153 564.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 0.001024 512 215 285 14336 0.660384 0.384992 2.94723 25.5909 29.6845 29.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.000256 1024 200 435 28672 9.17258 3.37923 19.2645 103.732 135.703 135.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 0.001024 2048 410 285 16800 1.36765 10.7684 52.2631 64.4419 64.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.001024 4096 220 930 17808 2.72122 74.2045 104.778 181.746 181.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1430 3.2e-05 2048 120 5775 593152 91.391 59.6275 10264.8 1765.77 12181.8 12182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 0.001024 2048 50 75 18840 1.66227 4.58317 52.3013 58.5998 58.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 890 0.001024 2048 280 720 13320 1.6344 29.2376 52.5114 83.4294 83.4912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 0.000128 4096 310 7080 91200 52.5266 28.3888 3708.24 834.893 4624.2 4624.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.001024 1024 50 90 18840 0.761856 1.96163 51.2895 54.0545 54.1143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 3.2e-05 512 115 435 199680 61.9223 13.1543 72.9858 412.194 560.504 560.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 0.001024 512 215 285 13920 0.667392 0.386016 2.87235 25.544 29.5712 29.6676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.000256 1024 200 435 28800 9.15328 3.37446 19.1252 103.314 135.125 135.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 0.001024 2048 410 285 16800 1.36493 10.7546 52.2367 64.4005 64.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.001024 4096 220 930 17760 2.71581 72.8506 104.471 180.08 180.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1430 3.2e-05 2048 120 5775 592320 91.8456 59.7361 10092.5 1760.1 12004.4 12004.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 0.001024 2048 50 75 18816 1.66179 4.26698 52.2978 58.2806 58.3398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 890 0.001024 2048 280 720 13312 1.63635 27.9425 52.5536 82.1772 82.2363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 0.000128 4096 310 7080 91136 52.4559 28.3539 3551.36 836.242 4468.55 4468.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.001024 1024 50 90 18816 0.76 1.86774 51.286 53.9567 54.0164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 3.2e-05 512 115 435 196608 63.2742 13.3263 68.909 418.072 563.817 564.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 0.001024 512 215 285 13824 0.658688 0.378944 2.77453 25.3883 29.2976 29.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 0.000256 1024 200 435 30720 9.136 3.4096 19.5393 104.77 137.011 137.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 0.001024 2048 410 285 16768 1.3641 10.2257 52.2134 63.8467 63.9024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.001024 4096 220 930 17792 2.72589 70.0477 104.763 177.58 177.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1430 3.2e-05 2048 120 5775 592896 91.4086 59.7337 9685.35 1763.07 11599.8 11600.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 0.001024 2048 50 75 18816 1.66672 4.98483 52.4413 59.1466 59.2057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 890 0.001024 2048 280 720 13248 1.63587 30.3288 52.5174 84.5275 84.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 0.000128 4096 310 7080 90624 52.3588 28.3048 4092.46 833.325 5006.58 5006.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.001024 1024 50 90 18624 0.743616 2.25075 50.048 53.0849 53.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 3.2e-05 512 115 435 196608 62.0428 13.1215 80.7429 412.291 568.443 568.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 0.001024 512 215 285 13824 0.66736 0.386848 3.37581 25.5903 30.122 30.2154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 0.000256 1024 200 435 27648 9.21686 3.36877 20.6891 103.42 136.853 136.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 0.001024 2048 410 285 16704 1.36397 12.0054 52.2747 65.6859 65.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.001024 4096 220 930 17664 2.72154 81.0844 104.36 188.207 188.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1430 3.2e-05 2048 120 5775 591360 91.3907 59.6738 11191 1763.82 13106.2 13106.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 0.001024 2048 50 75 18800 1.6632 4.82157 52.4558 58.9926 59.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 890 0.001024 2048 280 720 13200 1.63149 31.3551 52.4467 85.4806 85.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 0.000128 4096 310 7080 91200 52.4902 28.38 4183.03 834.381 5098.41 5098.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.001024 1024 50 90 18600 0.751616 2.35808 50.0474 53.2001 53.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 3.2e-05 512 115 435 179200 63.9934 13.1625 74.283 412.583 564.261 564.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 0.001024 512 215 285 13600 0.674912 0.387264 3.24954 25.6086 30.0209 30.1138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.000256 1024 200 435 28800 9.1696 3.3833 21.5757 103.504 137.786 137.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 0.001024 2048 410 285 16800 1.36989 11.9849 52.499 65.8988 65.9579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.001024 4096 220 930 17600 2.7095 81.312 104.133 188.197 188.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1430 3.2e-05 2048 120 5775 592000 91.9276 59.7119 11251.4 1762.98 13166.3 13166.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 0.001024 2048 50 75 18688 1.66298 4.90157 52.2956 58.9119 58.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 890 0.001024 2048 280 720 13056 1.62714 28.6023 52.2051 82.4786 82.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 0.000128 4096 310 7080 90112 52.6663 28.3443 3744.41 836.89 4662.45 4662.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.001024 1024 50 90 18688 0.752192 2.11853 51.2862 54.2012 54.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 3.2e-05 512 115 435 196608 63.2244 13.3202 74.0228 418.074 568.874 569.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 0.001024 512 215 285 13312 0.64688 0.372416 2.99568 25.1316 29.2464 29.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 0.000256 1024 200 435 28672 9.31075 3.40774 19.622 104.941 137.437 137.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 0.001024 2048 410 285 16640 1.36602 11.08 52.214 64.7008 64.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.001024 4096 220 930 17664 2.72384 74.5794 104.763 182.109 182.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1430 3.2e-05 2048 120 5775 591872 91.8071 59.7082 10278.5 1770.58 12200.9 12201.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 0.001024 2048 50 80 18976 1.67002 3.70026 52.5288 57.9509 58.0096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 890 0.001024 2048 280 720 13408 1.63757 39.2191 52.5161 93.4181 93.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 0.000128 4096 310 7080 92160 52.3844 28.3343 2907.05 837.959 3825.87 3825.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 0.001024 1024 50 100 18848 0.755968 1.68755 51.2676 53.7557 53.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 3.2e-05 512 115 440 212992 61.7986 13.3324 112.208 417.678 605.261 605.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 0.001024 512 215 280 14336 0.665472 0.387072 4.39702 25.6558 31.2075 31.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 570 0.000256 1024 200 440 32256 8.97034 3.40768 30.2225 104.585 147.339 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1670 0.001024 2048 410 300 16832 1.37232 16.0492 52.4595 69.925 69.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1520 0.001024 4096 220 940 17888 2.73011 56.4306 104.795 164 164.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1430 3.2e-05 2048 120 5780 593664 91.4824 59.7147 7877.29 1764.51 9793.28 9793.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 0.001024 2048 50 80 18960 1.67114 4.11331 52.4876 58.3234 58.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 890 0.001024 2048 280 720 13400 1.63578 44.615 52.4991 98.7953 98.8544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 0.000128 4096 310 7080 92160 52.6455 28.3992 3272.03 837.674 4190.89 4191.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.001024 1024 50 100 18840 0.759808 1.89715 51.262 53.9638 54.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 400 3.2e-05 512 115 440 215040 61.8521 13.3895 124.151 419.062 618.699 618.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 0.001024 512 215 280 14240 0.665376 0.388832 2.53792 25.5939 29.2844 29.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 570 0.000256 1024 200 440 32640 9.02502 3.42742 35.9532 104.899 153.463 153.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1670 0.001024 2048 410 300 16840 1.3777 18.34 52.4803 72.243 72.3022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.001024 4096 220 940 17880 2.72896 64.3154 104.75 171.837 171.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1430 3.2e-05 2048 120 5780 593600 91.9562 59.9027 8862.05 1760.2 10774.4 10774.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 0.001024 2048 50 80 18960 1.66813 3.89866 52.5706 58.1912 58.2513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 890 0.001024 2048 280 720 13392 1.63702 23.0705 52.563 77.3139 77.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 0.000128 4096 310 7080 91776 52.5237 28.3689 3031.29 837.378 3949.7 3949.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.001024 1024 50 100 18816 0.751392 1.75293 51.2651 53.8117 53.8692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 400 3.2e-05 512 115 440 208896 61.7 13.2886 61.3218 416.658 553.214 553.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 0.001024 512 215 280 14208 0.669344 0.38544 2.33699 25.6344 29.1252 29.2198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 570 0.000256 1024 200 440 32256 8.93933 3.39853 17.8839 104.344 134.725 134.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 0.001024 2048 410 300 16800 1.36285 8.90061 52.4546 62.7605 62.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.001024 4096 220 940 17856 2.71786 59.2684 104.789 166.819 166.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1430 3.2e-05 2048 120 5780 593280 91.7019 59.6152 8240.69 1762.1 10154.4 10154.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 0.001024 2048 50 80 18928 1.66534 3.93626 52.4982 58.1522 58.2116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 890 0.001024 2048 280 720 13384 1.6384 23.8653 52.5514 78.1008 78.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 0.000128 4096 310 7080 91840 52.7101 28.4018 3073.13 837.24 3991.62 3991.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.001024 1024 50 100 18816 0.756128 1.82477 51.2761 53.9002 53.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 400 3.2e-05 512 115 440 215040 61.6272 13.3843 65.7808 418.7 559.736 559.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 0.001024 512 215 280 14112 0.664192 0.384832 2.41645 25.5536 29.1209 29.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.000256 1024 200 440 32256 9.03626 3.42195 17.8698 104.851 135.335 135.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 0.001024 2048 410 300 16800 1.36618 9.22016 52.4636 63.0923 63.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.001024 4096 220 940 17864 2.72061 60.5466 104.856 168.168 168.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1430 3.2e-05 2048 120 5780 593152 91.8783 59.5995 8326.96 1761.38 10240.1 10240.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 0.001024 2048 50 80 18944 1.66925 4.03882 52.5271 58.2904 58.3511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 890 0.001024 2048 280 720 13376 1.63398 23.81 52.5218 78.0124 78.0729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 0.000128 4096 310 7080 92160 52.4152 28.3695 3056.43 838.231 3975.58 3975.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.001024 1024 50 100 18816 0.76608 1.82477 51.2627 53.8971 53.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 400 3.2e-05 512 115 440 212992 61.629 13.3244 65.7828 417.708 558.679 558.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 0.001024 512 215 280 14336 0.667392 0.38912 2.46576 25.6815 29.3083 29.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.000256 1024 200 440 31744 9.0344 3.40422 17.7746 104.628 134.995 135.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 0.001024 2048 410 300 16768 1.37002 9.29302 52.3708 63.0759 63.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.001024 4096 220 940 17856 2.73242 58.9537 104.797 166.527 166.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1430 3.2e-05 2048 120 5780 593408 91.4582 59.7136 8016.75 1760.4 9928.59 9928.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 0.001024 2048 50 80 18936 1.67018 4.90086 52.5625 59.1869 59.2466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 890 0.001024 2048 280 720 13320 1.63021 29.2986 52.4259 83.3992 83.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 0.000128 4096 310 7080 91584 52.6003 28.4081 3800.44 838.432 4720.01 4720.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.001024 1024 50 100 18792 0.751616 2.2655 51.2653 54.3275 54.3842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 400 3.2e-05 512 115 440 202752 61.9225 13.2057 76.9733 414.575 566.917 567.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 0.001024 512 215 280 14112 0.66592 0.384352 2.96125 25.5835 29.6964 29.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.000256 1024 200 440 31104 9.01472 3.38842 21.4722 103.847 137.871 138.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 0.001024 2048 410 300 16776 1.37005 11.5077 52.4493 65.3692 65.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.001024 4096 220 940 17856 2.72954 75.9152 104.908 183.596 183.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1430 3.2e-05 2048 120 5780 592704 91.7984 59.5914 10344.7 1761.58 12258 12258.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 0.001024 2048 50 80 18864 1.66742 3.56557 52.5259 57.8112 57.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 890 0.001024 2048 280 720 13248 1.63078 20.8548 52.385 74.9181 74.9752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 0.000128 4096 310 7080 91008 52.4326 28.36 2625.37 835.019 3541.31 3541.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.001024 1024 50 100 18720 0.760224 1.63174 51.2416 53.6763 53.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 400 3.2e-05 512 115 440 184320 62.5662 13.0521 49.0191 408.163 533.039 533.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 0.001024 512 215 280 13824 0.660416 0.381536 2.13958 25.4276 28.7137 28.8132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 18 20 570 0.000256 1024 200 440 29952 8.92422 3.34038 15.4292 102.314 130.164 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 0.001024 2048 410 300 16704 1.36448 8.01933 52.4083 61.8348 61.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.001024 4096 220 940 17712 2.70998 52.5263 104.436 159.715 159.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1430 3.2e-05 2048 120 5780 592128 91.632 59.6771 7173.29 1761.95 9086.82 9087.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 0.001024 2048 50 80 18880 1.66282 4.8169 52.3876 58.9183 58.9783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 890 0.001024 2048 280 720 13360 1.6377 29.6889 52.5071 83.8819 83.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 0.000128 4096 310 7080 92160 52.4157 28.3976 3701.83 838.009 4620.8 4620.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.001024 1024 50 100 18800 0.759808 2.20774 51.2615 54.2708 54.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 3.2e-05 512 115 440 215040 61.5788 13.3703 78.475 418.988 572.658 572.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 0.001024 512 215 280 14080 0.664416 0.384288 2.8673 25.5136 29.5266 29.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.000256 1024 200 440 30720 8.97178 3.36896 20.4016 103.256 136.16 136.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 0.001024 2048 410 300 16800 1.37242 11.0797 52.4861 64.9825 65.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.001024 4096 220 940 17840 2.72384 73.0726 104.772 180.613 180.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1430 3.2e-05 2048 120 5780 593280 91.4138 59.4524 10024.9 1759.68 11935.7 11935.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 0.001024 2048 50 80 18720 1.66093 3.41242 52.2225 57.3482 57.4095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 890 0.001024 2048 280 720 13280 1.63574 20.1521 52.5563 74.3904 74.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 0.000128 4096 310 7080 90880 52.0484 28.2913 2548.67 832.377 3461.53 3461.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.001024 1024 50 100 18720 0.7472 1.57286 51.286 53.65 53.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 400 3.2e-05 512 115 440 204800 61.3124 13.1308 52.67 412.662 540.012 540.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 0.001024 512 215 280 14080 0.666592 0.384128 2.10563 25.5757 28.8301 28.9246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.000256 1024 200 440 30720 8.96634 3.36896 14.6444 103.456 130.595 130.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 0.001024 2048 410 300 16640 1.35978 7.61619 52.3191 61.3376 61.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.001024 4096 220 940 17760 2.71565 50.6164 104.866 158.243 158.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1430 3.2e-05 2048 120 5780 592640 91.3983 59.5203 6950.79 1763.53 8865.51 8865.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 0.001024 2048 50 80 18912 1.67037 4.53027 52.5214 58.7753 58.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 890 0.001024 2048 280 720 13344 1.63805 27.1989 52.5131 81.3932 81.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 0.000128 4096 310 7080 91392 52.4075 28.3744 3459.29 836.838 4377.04 4377.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.001024 1024 50 100 18720 0.751904 2.07133 51.179 54.0449 54.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 3.2e-05 512 115 440 196608 62.0503 13.1332 67.613 412.175 555.213 555.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 0.001024 512 215 280 13824 0.665952 0.385024 2.6823 25.5257 29.3581 29.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.000256 1024 200 440 30720 8.95754 3.3657 19.2468 103.287 135.013 135.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 0.001024 2048 410 300 16704 1.36746 10.3713 52.2772 64.0579 64.1126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.001024 4096 220 940 17760 2.7153 68.1411 104.436 175.334 175.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1430 3.2e-05 2048 120 5780 592896 91.2332 59.57 9377.82 1759.67 11288.6 11288.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 0.001024 2048 50 80 18816 1.67094 3.24198 52.528 57.495 57.5565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 890 0.001024 2048 280 720 13248 1.63434 19.3207 52.5307 73.5311 73.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 0.000128 4096 310 7080 90624 52.3836 28.3139 2441.45 833.339 3355.63 3355.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.001024 1024 50 100 18624 0.749984 1.55443 51.1784 53.5252 53.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 400 3.2e-05 512 115 440 196608 62.0446 13.1277 48.5838 412.294 536.285 536.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 0.001024 512 215 280 13824 0.671936 0.390144 1.9863 25.5887 28.7361 28.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.000256 1024 200 440 30720 8.97363 3.36781 13.9376 103.424 129.86 129.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 0.001024 2048 410 300 16512 1.35363 7.30691 52.0274 60.7318 60.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.001024 4096 220 940 17664 2.70746 48.2375 104.453 155.441 155.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1430 3.2e-05 2048 120 5780 591360 91.4012 59.5158 6636.2 1764.36 8551.75 8551.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 0.001024 2048 50 80 18900 1.66896 4.7777 52.4989 58.9973 59.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 890 0.001024 2048 280 720 13300 1.63514 27.9184 52.4041 82.006 82.0686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 0.000128 4096 310 7080 92000 52.6971 28.4383 3607.51 837.347 4526.14 4526.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.001024 1024 50 100 18800 0.761856 2.10739 51.2884 54.1993 54.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 3.2e-05 512 115 440 204800 61.4035 13.2011 73.3129 412.156 560.317 560.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 0.001024 512 215 280 14000 0.667552 0.38432 2.81088 25.5292 29.4898 29.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.000256 1024 200 440 30400 9.03632 3.37235 20.1373 103.283 135.989 136.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 0.001024 2048 410 300 16700 1.36554 10.7795 52.273 64.4618 64.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.001024 4096 220 940 17800 2.72384 71.5977 104.669 179.035 179.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1430 3.2e-05 2048 120 5780 592800 92.1943 59.7646 9783.33 1766.28 11701.8 11702.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 0.001024 2048 50 80 18800 1.66518 3.50618 52.4991 57.7229 57.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 890 0.001024 2048 280 720 13200 1.63245 19.7469 52.4037 73.8301 73.8887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 0.000128 4096 310 7080 91200 52.4796 28.3809 2512.73 833.58 3427.31 3427.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.001024 1024 50 100 18600 0.75776 1.50477 50.1029 52.4073 52.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 3.2e-05 512 115 440 204800 61.4472 13.1616 52.0778 412.415 539.339 539.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 0.001024 512 215 280 13600 0.673792 0.391776 1.97558 25.5921 28.7359 28.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.000256 1024 200 440 28800 9.15786 3.38035 13.6179 103.411 129.725 129.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 0.001024 2048 410 300 16600 1.3623 7.69635 52.2718 61.374 61.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.001024 4096 220 940 17600 2.70336 49.5598 104.131 156.437 156.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1430 3.2e-05 2048 120 5780 592000 91.7514 59.655 6849.93 1760.48 8762.09 8762.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 0.001024 2048 50 80 18816 1.65834 5.66464 52.3432 59.718 59.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 890 0.001024 2048 280 720 13328 1.63523 34.55 52.5544 88.7891 88.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 0.000128 4096 310 7080 91392 52.493 28.3876 4559.21 837.52 5477.75 5477.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.001024 1024 50 100 18704 0.753056 2.81366 51.1994 54.8077 54.8657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 3.2e-05 512 115 440 200704 61.9614 13.185 91.7986 413.863 581.048 581.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 0.001024 512 215 280 13888 0.669408 0.387072 3.6249 25.5898 30.3692 30.4614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.000256 1024 200 440 30464 9.03222 3.3792 25.2287 103.718 141.511 141.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 0.001024 2048 410 300 16688 1.36029 13.6389 52.3122 67.3539 67.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.001024 4096 220 940 17808 2.72384 91.1339 104.856 198.756 198.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1430 3.2e-05 2048 120 5780 593152 91.3458 59.5237 12382.5 1761.16 14294.8 14295.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 0.001024 2048 50 80 18592 1.65654 3.69728 52.0514 57.4583 57.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 890 0.001024 2048 280 720 13216 1.63811 22.8557 52.5532 77.0919 77.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 0.000128 4096 310 7080 91392 52.4356 28.3482 2995.13 838.221 3914.28 3914.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.001024 1024 50 100 18592 0.75264 1.94317 51.1957 53.9341 53.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 3.2e-05 512 115 440 172032 62.9706 13.0334 52.1323 404.359 532.737 532.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 0.001024 512 215 280 13440 0.659904 0.385152 2.42432 25.3658 28.9342 29.0352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 0.000256 1024 200 440 28672 8.90093 3.29818 15.9709 101.476 129.804 129.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 0.001024 2048 410 300 16576 1.35987 9.0409 52.3196 62.7648 62.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.001024 4096 220 940 17696 2.71683 58.7655 104.867 166.392 166.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1430 3.2e-05 2048 120 5780 591360 91.4212 59.7054 8101.36 1762.28 10015.1 10015.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 0.001024 2048 50 80 18840 1.6648 5.7897 52.3997 59.9066 59.9658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 890 0.001024 2048 280 720 13320 1.6384 33.7858 52.5217 87.9938 88.0538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 0.000128 4096 310 7080 91200 52.5025 28.3973 4373.48 835.015 5289.53 5289.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.001024 1024 50 100 18720 0.757984 2.70784 51.2133 54.7247 54.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 3.2e-05 512 115 440 199680 61.9443 13.1549 87.996 412.247 575.588 575.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 0.001024 512 215 280 13920 0.666432 0.383776 3.55552 25.54 30.2517 30.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.000256 1024 200 440 30720 9.00282 3.3744 24.5262 103.326 140.389 140.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 0.001024 2048 410 300 16680 1.36506 13.0787 52.2832 66.7695 66.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.001024 4096 220 940 17760 2.72445 87.0552 104.581 194.407 194.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1430 3.2e-05 2048 120 5780 592320 91.5973 59.5364 11872.5 1761.54 13785.4 13785.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 0.001024 2048 50 80 18720 1.66912 3.9983 52.3903 58.1102 58.1688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 890 0.001024 2048 280 720 13200 1.63472 22.7144 52.5115 76.9076 76.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 0.000128 4096 310 7080 90240 52.5753 28.377 2925.33 835.547 3841.96 3842.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.001024 1024 50 100 18480 0.750784 1.77261 49.9971 52.5636 52.6241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 3.2e-05 512 115 440 184320 63.307 13.1496 54.7722 412.398 543.866 544.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 0.001024 512 215 280 13440 0.675776 0.38512 2.33606 25.6197 29.1182 29.2172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.000256 1024 200 440 30720 8.98429 3.37328 17.0657 103.472 133.048 133.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 0.001024 2048 410 300 16560 1.36131 9.09552 52.2793 62.7781 62.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.001024 4096 220 940 17520 2.69661 58.267 103.922 164.927 164.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1430 3.2e-05 2048 120 5780 591360 91.6086 59.694 8027.34 1762.46 9941.37 9941.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 0.001024 2048 50 80 18816 1.66074 5.39571 52.3949 59.5043 59.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 890 0.001024 2048 280 720 13312 1.63498 33.0998 52.5561 87.338 87.3968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 0.000128 4096 310 7080 91136 52.453 28.3479 4256.43 836.339 5173.71 5173.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.001024 1024 50 100 18688 0.769632 2.57434 51.1997 54.5868 54.6449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 3.2e-05 512 115 440 212992 61.5529 13.3339 91.2602 418.04 584.428 584.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 0.001024 512 215 280 13824 0.656 0.379232 3.40845 25.3884 29.934 30.0278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.000256 1024 200 440 30720 9.13626 3.40627 23.6336 104.785 141.115 141.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 0.001024 2048 410 300 16640 1.36368 12.673 52.2361 66.3155 66.3734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.001024 4096 220 940 17792 2.72854 85.1652 104.867 192.804 192.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1430 3.2e-05 2048 120 5780 592896 91.3436 59.6784 11564.6 1764.31 13480.2 13480.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 0.001024 2048 50 80 18688 1.66298 4.09325 52.3981 58.2043 58.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 890 0.001024 2048 280 720 13056 1.62598 21.7935 52.2142 75.6781 75.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 0.000128 4096 310 7080 90112 52.6718 28.3376 2827.18 837.092 3745.42 3745.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.001024 1024 50 100 18432 0.74912 1.8432 49.9774 52.614 52.6706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 3.2e-05 512 115 440 196608 63.1984 13.3276 56.474 418.396 551.638 551.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 0.001024 512 215 280 13312 0.646464 0.376544 2.24458 25.134 28.503 28.5983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.000256 1024 200 440 28672 9.30774 3.40755 15.3262 104.968 133.16 133.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 0.001024 2048 410 300 16384 1.35565 8.74627 51.8964 62.0414 62.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.001024 4096 220 940 17664 2.72579 57.4484 104.875 165.096 165.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1430 3.2e-05 2048 120 5780 591872 91.7767 59.7005 7747.3 1766.25 9665.31 9665.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 0.001024 2048 50 80 18816 1.6688 4.84013 52.572 59.1319 59.1933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 890 0.001024 2048 280 720 13248 1.6384 28.9676 52.5632 83.2128 83.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 0.000128 4096 310 7080 90624 52.3656 28.3118 3709.87 834.02 4624.7 4624.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.001024 1024 50 100 18624 0.74784 2.36147 51.2015 54.3536 54.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 3.2e-05 512 115 440 196608 62.0545 13.1272 73.0968 412.645 561.166 561.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 0.001024 512 215 280 13824 0.669408 0.383296 3.0079 25.6008 29.7615 29.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.000256 1024 200 440 30720 8.97882 3.36909 20.9227 103.507 136.931 137.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 0.001024 2048 410 300 16512 1.36346 10.8484 52.0684 64.3231 64.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.001024 4096 220 940 17664 2.71565 73.431 104.533 180.721 180.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1430 3.2e-05 2048 120 5780 591360 91.3795 59.5041 10082.5 1761.98 11995.6 11995.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 0.001024 2048 50 80 18432 1.65069 3.36998 52.0056 57.0795 57.1385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 890 0.001024 2048 280 720 13056 1.63386 19.3393 52.5141 73.5339 73.5944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 0.000128 4096 310 7080 89088 51.9896 28.2426 2539.09 826.025 3445.48 3445.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.001024 1024 50 100 18432 0.748576 1.65571 51.1733 53.6199 53.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 3.2e-05 512 115 440 147456 63.8261 12.8186 38.9669 396.024 511.871 512.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 0.001024 512 215 280 12288 0.663232 0.375712 2.0151 25.2038 28.36 28.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.000256 1024 200 440 24576 9.03514 3.25101 12.6786 99.5426 124.666 124.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 0.001024 2048 410 300 16128 1.34144 7.99171 51.506 60.8817 60.9334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.001024 4096 220 940 17280 2.68493 50.7897 103.405 156.921 156.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1430 3.2e-05 2048 120 5780 589824 91.6165 59.6367 7050.06 1765.34 8966.93 8967.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 0.001024 2048 50 80 18800 1.66502 5.15686 52.5015 59.377 59.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 890 0.001024 2048 280 720 13200 1.63197 29.7502 52.4055 83.8336 83.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 0.000128 4096 310 7080 91200 52.4945 28.3928 3836.6 833.612 4751.24 4751.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.001024 1024 50 100 18600 0.753856 2.21946 50.1002 53.1164 53.1737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 3.2e-05 512 115 440 204800 61.477 13.1615 79.2469 412.253 566.38 566.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 0.001024 512 215 280 13600 0.675008 0.388864 2.88778 25.594 29.6446 29.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.000256 1024 200 440 28800 9.17219 3.37923 20.5396 103.417 136.661 136.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 0.001024 2048 410 300 16600 1.36294 11.8049 52.2757 65.4868 65.5442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.001024 4096 220 940 17600 2.71341 76.0016 104.137 182.895 182.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1430 3.2e-05 2048 120 5780 592000 91.8453 59.5523 10430.9 1761.35 12344 12344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 0.001024 2048 50 80 18400 1.65274 3.80922 51.9623 57.478 57.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 890 0.001024 2048 280 720 12800 1.61734 21.1119 51.8692 74.6435 74.7029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 0.000128 4096 310 7080 89600 51.9188 28.284 2733.26 826.101 3639.7 3639.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.001024 1024 50 100 18400 0.7464 1.7696 50.0984 52.6584 52.7172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 3.2e-05 512 115 440 204800 61.3971 13.14 56.7228 412.494 544.001 544.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 0.001024 512 215 280 11200 0.640704 0.36672 1.94019 23.6084 26.6589 26.7505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.000256 1024 200 440 25600 9.42458 3.3792 13.6969 103.685 130.342 130.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 0.001024 2048 410 300 16400 1.3601 8.52582 52.2745 62.2024 62.2587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.001024 4096 220 940 17200 2.67613 52.4008 103.057 158.176 158.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1430 3.2e-05 2048 120 5780 592000 91.5391 59.7443 7514.15 1761.62 9427.34 9427.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 0.001024 2048 50 72 19008 1.66301 3.37683 52.5128 57.6055 57.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 890 0.001024 2048 280 720 13408 1.6343 38.7665 52.5548 92.9997 93.0594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 0.000128 4096 310 7080 92160 52.3579 28.3379 2876.34 838.482 3795.66 3795.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 0.001024 1024 50 96 18880 0.755712 1.60077 51.2945 53.694 53.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 400 3.2e-05 512 115 456 221184 61.036 13.3294 116.507 418.042 609.165 609.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 0.001024 512 215 288 14720 0.663072 0.388128 4.51341 25.6609 31.3252 31.4204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 570 0.000256 1024 200 432 28160 9.31261 3.40582 25.5963 104.646 143.121 143.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1670 0.001024 2048 410 288 16928 1.3679 15.0777 52.4718 68.9613 69.0176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1520 0.001024 4096 220 936 17888 2.71398 55.894 104.824 163.477 163.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1430 3.2e-05 2048 120 5784 593664 91.4414 59.6767 7774.28 1761.31 9686.99 9687.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 0.001024 2048 50 72 19000 1.66707 3.51232 52.4991 57.7318 57.7925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 890 0.001024 2048 280 720 13400 1.63795 23.212 52.546 77.4447 77.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 0.000128 4096 310 7080 92160 52.6201 28.4135 3034.31 838.417 3953.9 3954.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.001024 1024 50 96 18880 0.75776 1.67411 51.3051 53.7823 53.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 400 3.2e-05 512 115 456 225280 61.0291 13.383 109.128 419.253 603.038 603.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 0.001024 512 215 288 14560 0.664416 0.387744 2.43184 25.6019 29.187 29.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 570 0.000256 1024 200 432 28160 9.38998 3.42054 26.469 104.984 144.423 144.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1670 0.001024 2048 410 288 16920 1.3696 15.2269 52.4629 69.1026 69.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.001024 4096 220 936 17880 2.71462 58.9625 104.821 166.543 166.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1430 3.2e-05 2048 120 5784 593600 91.8045 59.6532 8220.89 1761.65 10134.3 10134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 0.001024 2048 50 72 19008 1.67014 3.48499 52.5223 57.731 57.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 890 0.001024 2048 280 720 13392 1.63805 23.0397 52.522 77.2445 77.3069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 0.000128 4096 310 7080 91776 52.4958 28.3707 2976.13 836.695 3893.84 3893.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.001024 1024 50 96 18864 0.74992 1.73056 51.2821 53.8071 53.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 400 3.2e-05 512 115 456 221184 60.554 13.3038 67.2873 416.446 557.833 558.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 0.001024 512 215 288 14592 0.663424 0.386272 2.46259 25.6224 29.2319 29.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 570 0.000256 1024 200 432 27648 9.31856 3.40173 15.1699 104.256 132.307 132.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 0.001024 2048 410 288 16896 1.36707 8.59168 52.3885 62.3902 62.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.001024 4096 220 936 17856 2.71949 58.4256 104.679 165.866 165.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1430 3.2e-05 2048 120 5784 593280 91.5066 59.5169 8083.44 1761.32 9996.06 9996.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 0.001024 2048 50 72 18912 1.66496 2.38467 52.4215 56.5229 56.5849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 890 0.001024 2048 280 720 13344 1.63786 40.5089 52.5511 94.7476 94.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 0.000128 4096 310 7080 91392 52.455 28.3353 1913.34 837.435 2831.71 2831.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.001024 1024 50 96 18816 0.75776 1.15654 51.2962 53.2528 53.3128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 400 3.2e-05 512 115 456 208896 61.0408 13.1247 110.233 412.59 597.233 597.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 0.001024 512 215 288 14208 0.660032 0.38272 1.66544 25.5357 28.3481 28.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 570 0.000256 1024 200 432 26112 9.34499 3.36128 25.1927 103.355 141.412 141.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1670 0.001024 2048 410 288 16800 1.36723 16.0071 52.2889 69.7038 69.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.001024 4096 220 936 17760 2.70826 37.6617 104.476 144.891 144.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1430 3.2e-05 2048 120 5784 592896 91.267 59.7727 5228.2 1760.9 7140.41 7140.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 0.001024 2048 50 72 18984 1.66362 3.91101 52.5135 58.1425 58.2001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 890 0.001024 2048 280 720 13384 1.6343 26.8656 52.557 81.1028 81.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 0.000128 4096 310 7080 91840 52.6198 28.4045 3459.39 837.315 4377.87 4377.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.001024 1024 50 96 18872 0.754464 1.97325 51.321 54.0905 54.1493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 400 3.2e-05 512 115 456 222208 60.9702 13.3738 79.2865 418.665 572.551 572.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 0.001024 512 215 288 14560 0.658208 0.384544 2.85824 25.5516 29.5508 29.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 0.000256 1024 200 432 27776 9.40368 3.41606 17.0892 104.862 134.925 135.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 0.001024 2048 410 288 16912 1.36886 10.0946 52.4864 63.9936 64.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.001024 4096 220 936 17864 2.72179 67.8909 104.835 175.49 175.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1430 3.2e-05 2048 120 5784 593152 91.5844 59.6046 9367.26 1765.85 11284.6 11284.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 0.001024 2048 50 72 18928 1.66547 2.75242 52.4782 56.9492 57.0102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 890 0.001024 2048 280 720 13328 1.63517 17.4305 52.5213 71.6314 71.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 0.000128 4096 310 7080 91392 52.4889 28.3812 2161.02 837.43 3079.46 3079.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.001024 1024 50 96 18816 0.75232 1.25613 51.3002 53.3514 53.4077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 400 3.2e-05 512 115 456 215040 60.5238 13.185 49.123 413.804 536.877 537.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 0.001024 512 215 288 14336 0.663776 0.385024 1.86947 25.5788 28.5984 28.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 570 0.000256 1024 200 432 26880 9.3073 3.3783 11.7684 103.662 128.268 128.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 0.001024 2048 410 288 16800 1.36058 6.4535 52.3031 60.163 60.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.001024 4096 220 936 17808 2.71702 42.949 104.767 150.476 150.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1430 3.2e-05 2048 120 5784 593152 91.3727 59.4657 5913.43 1760.12 7824.67 7824.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 0.001024 2048 50 72 18944 1.66093 3.9977 52.4324 58.1433 58.2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 890 0.001024 2048 280 720 13376 1.63507 25.8847 52.562 80.1264 80.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 0.000128 4096 310 7080 92160 52.4049 28.3716 3267.68 838.837 4187.43 4187.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.001024 1024 50 96 18816 0.75632 1.93302 51.2532 53.9868 54.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 400 3.2e-05 512 115 456 221184 60.8225 13.3284 76.1156 418.045 568.552 568.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 0.001024 512 215 288 14592 0.667008 0.386496 2.78086 25.6864 29.6232 29.7165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 0.000256 1024 200 432 27648 9.37152 3.40819 16.551 104.707 134.193 134.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 0.001024 2048 410 288 16896 1.37046 9.75923 52.4786 63.6543 63.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.001024 4096 220 936 17856 2.72384 63.5474 104.846 171.16 171.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1430 3.2e-05 2048 120 5784 593408 91.3415 59.6302 8586.42 1761.3 10499 10499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 0.001024 2048 50 72 18816 1.66502 2.80096 52.2601 56.7794 56.8414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 890 0.001024 2048 280 720 13312 1.63459 17.5413 52.562 71.7841 71.8459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 0.000128 4096 310 7080 91136 52.4512 28.3539 2101.26 836.413 3018.62 3018.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.001024 1024 50 96 18688 0.754592 1.32893 50.1158 52.242 52.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 400 3.2e-05 512 115 456 212992 61.5226 13.3283 49.6144 418.179 542.889 543.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 0.001024 512 215 288 13824 0.659584 0.378048 1.82099 25.386 28.3458 28.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 570 0.000256 1024 200 432 26624 9.468 3.40662 11.7929 104.794 129.619 129.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 0.001024 2048 410 288 16768 1.36397 6.67443 52.2978 60.3774 60.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.001024 4096 220 936 17792 2.71958 40.5424 104.844 148.146 148.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1430 3.2e-05 2048 120 5784 592896 91.4294 59.6483 5512.08 1762.85 7426.28 7426.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 0.001024 2048 50 72 18936 1.6623 4.27008 52.4252 58.411 58.4704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 890 0.001024 2048 280 720 13320 1.63155 28.3748 52.4299 82.4806 82.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 0.000128 4096 310 7080 91584 52.556 28.4122 3648.45 838.445 4568 4568.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.001024 1024 50 96 18864 0.75616 2.07667 51.331 54.2077 54.2661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 3.2e-05 512 115 456 211968 60.9809 13.2116 79.8025 414.569 568.801 568.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 0.001024 512 215 288 14400 0.662624 0.386944 2.93699 25.5817 29.6666 29.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 0.000256 1024 200 432 27648 9.28899 3.38739 18.0381 103.848 134.713 134.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 0.001024 2048 410 288 16848 1.36963 10.6414 52.3599 64.4145 64.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.001024 4096 220 936 17856 2.72179 72.6042 104.882 180.254 180.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1430 3.2e-05 2048 120 5784 592704 91.746 59.819 9919.31 1762.38 11833.5 11833.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 0.001024 2048 50 72 18864 1.66163 3.0929 52.4308 57.238 57.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 890 0.001024 2048 280 720 13248 1.62877 20.1912 52.433 74.3014 74.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 0.000128 4096 310 7080 91008 52.4266 28.3635 2541.08 835.809 3457.82 3457.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.001024 1024 50 96 18720 0.76192 1.48189 51.2336 53.5221 53.5799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 400 3.2e-05 512 115 456 202752 60.678 13.0495 53.7523 408.556 536.279 536.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 0.001024 512 215 288 13824 0.661152 0.379168 2.04717 25.4407 28.6273 28.7213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 0.000256 1024 200 432 25344 9.29702 3.34234 11.9878 102.408 127.192 127.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 0.001024 2048 410 288 16704 1.36157 7.48282 52.169 61.0551 61.1113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.001024 4096 220 936 17712 2.71418 50.348 104.501 157.606 157.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1430 3.2e-05 2048 120 5784 592128 91.6336 59.67 6934.67 1764.09 8850.34 8850.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 0.001024 2048 50 72 18960 1.66608 4.17789 52.4681 58.3645 58.4253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 890 0.001024 2048 280 720 13360 1.6344 27.4079 52.5093 81.6016 81.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 0.000128 4096 310 7080 92160 52.4352 28.4075 3500.18 838.128 4419.3 4419.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.001024 1024 50 96 18800 0.758624 1.9545 51.2289 53.9859 54.0463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 3.2e-05 512 115 456 225280 60.6976 13.3727 80.3862 419.029 573.731 573.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 0.001024 512 215 288 14400 0.659872 0.38432 2.81318 25.5167 29.4724 29.5699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 0.000256 1024 200 432 26880 9.26714 3.3689 16.6683 103.258 132.718 132.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 0.001024 2048 410 288 16880 1.37152 10.1143 52.4195 63.9499 64.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.001024 4096 220 936 17840 2.72269 68.7259 104.746 176.237 176.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1430 3.2e-05 2048 120 5784 593280 91.413 59.597 9463.47 1759.92 11374.7 11374.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 0.001024 2048 50 72 18880 1.6665 3.208 52.4755 57.4017 57.4591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 890 0.001024 2048 280 720 13280 1.63398 19.3741 52.5253 73.5799 73.6374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 0.000128 4096 310 7080 90880 52.0307 28.3081 2463.42 831.806 3375.7 3375.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.001024 1024 50 96 18720 0.745216 1.42362 51.2297 53.4405 53.4983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 400 3.2e-05 512 115 456 204800 61.3095 13.1297 52.8275 412.264 539.765 539.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 0.001024 512 215 288 14080 0.6656 0.385024 2.08387 25.5702 28.8061 28.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 0.000256 1024 200 432 25600 9.36576 3.36691 11.7225 103.378 127.989 128.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 0.001024 2048 410 288 16800 1.36602 7.2776 52.4305 61.1164 61.1739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.001024 4096 220 936 17760 2.71542 49.0537 104.759 156.571 156.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1430 3.2e-05 2048 120 5784 592640 91.4037 59.6772 6725.2 1762.29 8638.85 8639.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 0.001024 2048 50 72 18912 1.66707 4.96845 52.4256 59.1147 59.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 890 0.001024 2048 280 720 13344 1.63574 33.3342 52.5558 87.5739 87.6333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 0.000128 4096 310 7080 91392 52.4076 28.3566 4412.85 837.536 5331.28 5331.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.001024 1024 50 96 18816 0.751616 2.59453 51.2965 54.6835 54.7412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 3.2e-05 512 115 456 208896 60.8207 13.1307 95.9646 413.072 583.227 583.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 0.001024 512 215 288 14208 0.660544 0.38464 3.7151 25.5397 30.3997 30.4905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 0.000256 1024 200 432 26112 9.33354 3.36509 20.5866 103.37 136.807 136.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 0.001024 2048 410 288 16800 1.36602 12.7283 52.2949 66.4319 66.4873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.001024 4096 220 936 17760 2.7177 87.5414 104.491 194.792 194.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1430 3.2e-05 2048 120 5784 592896 91.1819 59.5353 12008.4 1761.18 13920.6 13920.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 0.001024 2048 50 72 18816 1.66502 3.60227 52.386 57.7076 57.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 890 0.001024 2048 280 720 13248 1.63635 21.9259 52.5189 76.1244 76.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 0.000128 4096 310 7080 90624 52.3803 28.3095 2822.07 833.271 3736.16 3736.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.001024 1024 50 96 18624 0.745472 1.68182 50.0963 52.5683 52.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 3.2e-05 512 115 456 196608 62.0284 13.1297 58.9553 412.251 546.598 546.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 0.001024 512 215 288 13824 0.669376 0.387072 2.40355 25.5882 29.1477 29.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 0.000256 1024 200 432 24576 9.47866 3.37101 12.6468 103.415 129.067 129.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 0.001024 2048 410 288 16704 1.36221 8.2985 52.2515 61.9572 62.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.001024 4096 220 936 17664 2.71142 55.1813 104.407 162.343 162.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1430 3.2e-05 2048 120 5784 591360 91.4306 59.5588 7684.41 1760.85 9596.52 9596.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 0.001024 2048 50 72 18900 1.66118 5.15891 52.3577 59.2319 59.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 890 0.001024 2048 280 720 13300 1.63021 33.4931 52.4102 87.5807 87.6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 0.000128 4096 310 7080 92000 52.7164 28.4303 4385.49 837.438 5304.21 5304.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.001024 1024 50 96 18800 0.755712 2.66163 51.2571 54.715 54.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 3.2e-05 512 115 456 204800 61.4202 13.1701 93.1716 412.166 580.17 580.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 0.001024 512 215 288 14400 0.662432 0.383712 3.74448 25.5254 30.4208 30.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 0.000256 1024 200 432 27200 9.28195 3.37334 21.1457 103.286 137.243 137.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 0.001024 2048 410 288 16800 1.36723 12.6238 52.2629 66.296 66.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.001024 4096 220 936 17800 2.71654 86.4155 104.638 193.814 193.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1430 3.2e-05 2048 120 5784 592800 91.9915 59.7381 11815.4 1763.01 13730.5 13730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 0.001024 2048 50 72 18800 1.66598 3.93117 52.3588 58.0122 58.0694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 890 0.001024 2048 280 720 13200 1.63027 22.5221 52.4052 76.6031 76.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 0.000128 4096 310 7080 91200 52.4918 28.3816 2942.73 833.598 3857.33 3857.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.001024 1024 50 96 18600 0.75744 1.74182 50.0692 52.6118 52.6684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 3.2e-05 512 115 456 204800 61.4288 13.1604 63.1027 412.323 550.259 550.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 0.001024 512 215 288 14400 0.666688 0.385024 2.5104 25.594 29.254 29.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 0.000256 1024 200 432 25600 9.42189 3.37597 13.772 103.416 130.141 130.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 0.001024 2048 410 288 16600 1.35264 8.58522 51.9926 61.9745 62.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.001024 4096 220 936 17600 2.70618 58.11 104.1 164.96 165.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1430 3.2e-05 2048 120 5784 592000 91.7617 59.626 8010.67 1760.48 9922.82 9923.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 0.001024 2048 50 72 18928 1.66317 4.94918 52.5073 59.174 59.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 890 0.001024 2048 280 720 13328 1.63386 32.6253 52.5548 86.8586 86.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 0.000128 4096 310 7080 91392 52.4963 28.3849 4278.66 837.591 5197.27 5197.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.001024 1024 50 96 18816 0.755136 2.4393 51.3172 54.5564 54.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 3.2e-05 512 115 456 215040 60.5792 13.1897 95.5153 413.888 583.417 583.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 0.001024 512 215 288 14336 0.662432 0.386496 3.53315 25.5866 30.2707 30.3657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 0.000256 1024 200 432 26880 9.31011 3.3833 20.9238 103.728 137.497 137.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 0.001024 2048 410 288 16800 1.36627 12.4518 52.3348 66.1958 66.2553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.001024 4096 220 936 17808 2.7199 85.3576 104.833 192.955 193.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1430 3.2e-05 2048 120 5784 593152 91.3618 59.596 11627.7 1761.37 13540.3 13540.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 0.001024 2048 50 72 18816 1.66336 3.31555 52.4681 57.4999 57.5577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 890 0.001024 2048 280 720 13216 1.63574 22.0724 52.5131 76.2664 76.3249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 0.000128 4096 310 7080 91392 52.4375 28.3544 2814.61 837.514 3733.05 3733.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.001024 1024 50 96 18592 0.749568 1.56742 50.0903 52.4506 52.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 3.2e-05 512 115 456 200704 60.1212 13.0355 59.051 404.03 536.473 536.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 0.001024 512 215 288 13440 0.657248 0.380128 2.32426 25.3535 28.8135 28.9107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 0.000256 1024 200 432 25088 9.18813 3.30122 13.1307 101.393 127.167 127.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 0.001024 2048 410 288 16576 1.35427 8.44243 51.9905 61.8314 61.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.001024 4096 220 936 17696 2.71606 55.9065 104.747 163.413 163.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1430 3.2e-05 2048 120 5784 591360 91.4208 59.5424 7647.99 1760.34 9559.56 9559.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 0.001024 2048 50 72 18840 1.6615 4.40112 52.3023 58.4184 58.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 890 0.001024 2048 280 720 13320 1.63446 30.3268 52.5625 84.5694 84.6274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 0.000128 4096 310 7080 91200 52.5086 28.3844 4117.11 835.699 5033.83 5033.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.001024 1024 50 96 18720 0.757408 2.4617 51.1959 54.4575 54.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 3.2e-05 512 115 456 215040 60.4376 13.1597 93.0579 412.58 579.473 579.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 0.001024 512 215 288 14400 0.662368 0.385024 3.48714 25.5524 30.1837 30.2776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 0.000256 1024 200 432 26880 9.28989 3.37315 20.2334 103.408 136.458 136.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 0.001024 2048 410 288 16800 1.3664 12.0264 52.3679 65.8042 65.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.001024 4096 220 936 17760 2.71843 82.0773 104.633 189.472 189.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1430 3.2e-05 2048 120 5784 592320 91.6078 59.605 11235.6 1761.04 13148.1 13148.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 0.001024 2048 50 72 18720 1.65942 3.46557 52.3011 57.4781 57.5362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 890 0.001024 2048 280 720 13200 1.63542 21.2453 52.561 75.4874 75.5465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 0.000128 4096 310 7080 90240 52.5805 28.3714 2627.96 836.34 3545.39 3545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.001024 1024 50 96 18480 0.75008 1.62202 49.9855 52.402 52.4571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 3.2e-05 512 115 456 215040 60.366 13.1502 60.2755 412.66 546.689 546.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 0.001024 512 215 288 14400 0.667008 0.386784 2.37878 25.6288 29.1606 29.2598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 0.000256 1024 200 432 26880 9.28944 3.3751 13.3784 103.567 129.762 129.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 0.001024 2048 410 288 16560 1.35379 8.00563 52.0416 61.4425 61.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.001024 4096 220 936 17520 2.69866 51.9728 103.989 158.703 158.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1430 3.2e-05 2048 120 5784 591360 91.6569 59.7274 7223.86 1764.15 9139.66 9139.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 0.001024 2048 50 72 18816 1.66093 4.58 52.2402 58.5322 58.5929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 890 0.001024 2048 280 720 13312 1.63635 29.0521 52.5437 83.2777 83.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 0.000128 4096 310 7080 91136 52.4191 28.3443 3937.59 836.144 4854.63 4854.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.001024 1024 50 96 18688 0.757536 2.26678 50.1043 53.171 53.2263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 3.2e-05 512 115 456 212992 61.5439 13.3242 87.9904 417.953 581.049 581.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 0.001024 512 215 288 13824 0.654656 0.37888 3.17725 25.3767 29.6909 29.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 0.000256 1024 200 432 26624 9.46992 3.408 19.3341 104.759 137.125 137.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 0.001024 2048 410 288 16768 1.36339 11.7006 52.2815 65.3879 65.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.001024 4096 220 936 17792 2.72176 78.329 104.811 185.904 185.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1430 3.2e-05 2048 120 5784 592896 91.3674 59.5777 10747.2 1762.38 12660.8 12661.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 0.001024 2048 50 72 18688 1.65869 3.67206 52.2582 57.6416 57.7002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 890 0.001024 2048 280 720 13056 1.62774 20.576 52.2152 74.4631 74.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 0.000128 4096 310 7080 90112 52.666 28.3371 2632.17 837.439 3550.75 3550.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.001024 1024 50 96 18432 0.745056 1.7233 49.9458 52.4578 52.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 3.2e-05 512 115 456 196608 63.178 13.321 55.0121 418.232 549.983 550.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 0.001024 512 215 288 13312 0.651328 0.371264 2.16515 25.1305 28.4206 28.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 0.000256 1024 200 432 24576 9.64973 3.40973 12.1482 104.962 130.322 130.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 0.001024 2048 410 288 16640 1.36192 7.808 52.295 61.506 61.5629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.001024 4096 220 936 17664 2.71251 52.2383 104.841 159.836 159.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1430 3.2e-05 2048 120 5784 591872 91.7813 60.363 7264.85 1766.29 9183.56 9183.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 0.001024 2048 50 75 19008 1.67222 3.89069 52.5176 58.1336 58.1934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 890 0.001024 2048 280 725 13344 1.63635 44.0402 52.453 98.1769 98.2372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 0.000128 4096 310 7075 92416 52.2615 28.3351 3248.36 837.834 4166.94 4167.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.001024 1024 50 100 18848 0.751616 1.89482 51.2707 53.9612 54.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 400 3.2e-05 512 115 450 208896 62.2324 13.3263 120.83 417.608 614.241 614.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 0.001024 512 215 275 14720 0.66192 0.38912 4.93216 25.6577 31.7405 31.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 570 0.000256 1024 200 450 29184 9.23776 3.40416 31.1296 104.566 148.499 148.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1670 0.001024 2048 410 300 16832 1.3713 17.92 52.4492 71.7842 71.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1520 0.001024 4096 220 950 17888 2.73296 64.6589 104.868 172.302 172.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1430 3.2e-05 2048 120 5775 593408 91.497 59.5769 8787.95 1764.56 10703.9 10704.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 0.001024 2048 50 75 19000 1.66848 3.47187 52.5621 57.7537 57.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 890 0.001024 2048 280 725 13360 1.63555 22.652 52.5629 76.8972 76.9576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 0.000128 4096 310 7075 92160 52.6319 28.4048 2912.72 838.828 3832.73 3832.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.001024 1024 50 100 18840 0.752576 1.67994 51.2904 53.7661 53.8259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 400 3.2e-05 512 115 450 209920 62.2286 13.3898 60.8872 419.473 556.219 556.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 0.001024 512 215 275 14560 0.662784 0.3864 2.26515 25.606 29.0212 29.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 570 0.000256 1024 200 450 29440 9.29498 3.42544 27.2617 105.006 145.143 145.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1670 0.001024 2048 410 300 16840 1.37011 15.1992 52.5385 69.1503 69.2093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.001024 4096 220 950 17880 2.72278 57.4974 104.954 165.218 165.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1430 3.2e-05 2048 120 5775 593600 91.968 59.605 7902.71 1767.21 9821.78 9822.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 0.001024 2048 50 75 18960 1.6743 2.41856 52.5169 56.6622 56.7214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 890 0.001024 2048 280 725 13280 1.63075 37.2122 52.4142 91.3019 91.3616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 0.000128 4096 310 7075 92160 52.4579 28.3845 1878.88 838.086 2797.95 2798.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.001024 1024 50 100 18800 0.749824 1.12746 51.2652 53.1875 53.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 400 3.2e-05 512 115 450 204800 63.0392 13.3802 99.4544 419.145 595.275 595.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 0.001024 512 215 275 14400 0.658624 0.382976 4.2424 25.514 30.8993 31.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 570 0.000256 1024 200 450 28160 9.18762 3.37085 25.8762 103.262 141.859 141.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1670 0.001024 2048 410 300 16800 1.36842 15.1687 52.4946 69.0764 69.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1520 0.001024 4096 220 950 17840 2.72378 37.2916 104.864 144.924 144.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1430 3.2e-05 2048 120 5775 593280 91.5784 59.6548 5101.15 1759.85 7012.52 7012.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 0.001024 2048 50 75 18960 1.66502 3.7569 52.4772 57.9523 58.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 890 0.001024 2048 280 725 13344 1.6343 23.9268 52.5394 78.1465 78.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 0.000128 4096 310 7075 92160 52.4075 28.3709 3100.09 837.294 4018.3 4018.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.001024 1024 50 100 18816 0.752928 1.85139 51.2696 53.9169 53.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 400 3.2e-05 512 115 450 202752 62.2892 13.2996 62.6074 416.724 555.164 555.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 0.001024 512 215 275 14592 0.66192 0.386624 2.484 25.6233 29.2579 29.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 570 0.000256 1024 200 450 29184 9.20243 3.39968 16.7711 104.331 133.859 133.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 0.001024 2048 410 300 16800 1.36557 9.07264 52.4513 62.9324 62.9874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.001024 4096 220 950 17856 2.71981 61.7244 104.872 169.359 169.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1430 3.2e-05 2048 120 5775 593280 91.6737 59.7118 8400.95 1762.31 10314.9 10315.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 0.001024 2048 50 75 18912 1.66707 2.55386 52.4836 56.7553 56.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 890 0.001024 2048 280 725 13248 1.62934 15.8474 52.4174 69.941 70.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 0.000128 4096 310 7075 92160 52.2655 28.3484 2002.08 837.628 2920.46 2920.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.001024 1024 50 100 18720 0.747872 1.21942 51.1962 53.2076 53.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 400 3.2e-05 512 115 450 196608 62.2805 13.1277 89.1168 412.568 577.332 577.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 0.001024 512 215 275 14208 0.659584 0.386304 1.63037 25.5353 28.3111 28.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 570 0.000256 1024 200 450 27648 9.21302 3.36253 27.222 103.377 143.332 143.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1670 0.001024 2048 410 300 16704 1.36458 16.325 52.3305 70.0641 70.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.001024 4096 220 950 17760 2.71162 39.5182 104.626 146.902 146.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1430 3.2e-05 2048 120 5775 592896 91.386 59.4523 5446.04 1763.46 7360.63 7360.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 0.001024 2048 50 75 18984 1.66579 3.97818 52.5617 58.2595 58.3186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 890 0.001024 2048 280 725 13328 1.63587 25.8789 52.5201 80.0835 80.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 0.000128 4096 310 7075 91840 52.602 28.3982 3317.82 837.331 4236.3 4236.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.001024 1024 50 100 18816 0.751616 1.97622 51.2788 54.0505 54.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 400 3.2e-05 512 115 450 207872 62.2181 13.3771 70.1662 418.677 564.682 564.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 0.001024 512 215 275 14560 0.660416 0.382976 2.7063 25.5535 29.4004 29.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 0.000256 1024 200 450 29568 9.26285 3.41987 17.9447 104.861 135.649 135.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 0.001024 2048 410 300 16800 1.36826 9.94714 52.4759 63.8347 63.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.001024 4096 220 950 17864 2.73229 66.635 104.956 174.367 174.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1430 3.2e-05 2048 120 5775 593152 91.7468 59.6655 9020.14 1760.92 10932.8 10933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 0.001024 2048 50 75 18928 1.66778 2.75859 52.566 57.0465 57.1064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 890 0.001024 2048 280 725 13216 1.63024 16.8533 52.3727 70.9022 70.9612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 0.000128 4096 310 7075 91392 52.4958 28.3788 2076.49 837.687 2995.18 2995.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.001024 1024 50 100 18704 0.7464 1.25606 51.202 53.2488 53.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 400 3.2e-05 512 115 450 200704 61.9176 13.1953 43.4422 414.128 532.925 533.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 0.001024 512 215 275 14336 0.66592 0.383872 1.75754 25.5898 28.496 28.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 570 0.000256 1024 200 450 28672 9.1681 3.37891 12.2996 103.737 128.739 128.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 0.001024 2048 410 300 16688 1.35834 6.48806 52.3211 60.2116 60.2685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.001024 4096 220 950 17808 2.72179 41.662 104.963 149.391 149.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1430 3.2e-05 2048 120 5775 593152 91.3537 59.6253 5680.84 1761.36 7593.45 7593.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 0.001024 2048 50 75 18944 1.66707 4.29603 52.4842 58.5003 58.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 890 0.001024 2048 280 725 13312 1.63635 26.5114 52.5024 80.6984 80.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 0.000128 4096 310 7075 92160 52.4015 28.3692 3401.16 838.826 4320.89 4320.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.001024 1024 50 100 18816 0.757728 2.06179 51.2905 54.1525 54.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 400 3.2e-05 512 115 450 204800 62.3864 13.3264 71.5942 418.038 565.589 565.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 0.001024 512 215 275 14592 0.667968 0.38912 2.76304 25.6906 29.6106 29.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 0.000256 1024 200 450 28672 9.28685 3.40874 18.0849 104.717 135.655 135.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 0.001024 2048 410 300 16768 1.36602 10.4405 52.4109 64.2592 64.3174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.001024 4096 220 950 17856 2.72794 67.2037 104.97 174.944 175.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1430 3.2e-05 2048 120 5775 592896 91.6517 59.646 9050.65 1765.56 10967.8 10968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 0.001024 2048 50 75 18816 1.66698 3.01261 52.2998 57.0308 57.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 890 0.001024 2048 280 725 13184 1.62576 17.9148 52.3231 71.9099 71.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 0.000128 4096 310 7075 91136 52.4386 28.3451 2182.48 836.336 3099.75 3099.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.001024 1024 50 100 18688 0.763904 1.42746 51.1997 53.4334 53.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 400 3.2e-05 512 115 450 196608 63.2201 13.3271 46.2881 418.164 541.249 541.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 0.001024 512 215 275 13824 0.658304 0.377696 1.82272 25.384 28.3453 28.4488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 25 570 0.000256 1024 200 450 28672 9.28106 3.40992 13.0913 104.782 130.728 130.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 0.001024 2048 410 300 16640 1.35782 6.90992 52.2328 60.5417 60.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.001024 4096 220 950 17792 2.72442 42.9935 104.958 150.721 150.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1430 3.2e-05 2048 120 5775 592896 91.4099 60.0086 5741.92 1762.67 7656.29 7656.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 0.001024 2048 50 75 18936 1.66675 4.52608 52.4339 58.6779 58.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 890 0.001024 2048 280 725 13320 1.63635 29.0582 52.4913 83.2324 83.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 0.000128 4096 310 7075 92160 52.4852 28.4078 3675.02 837.735 4593.79 4593.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.001024 1024 50 100 18792 0.751872 2.19699 51.2413 54.2338 54.2932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 3.2e-05 512 115 450 202752 61.9417 13.2137 74.8533 414.222 564.477 564.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 0.001024 512 215 275 14400 0.664256 0.38448 2.87773 25.571 29.5971 29.6896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 0.000256 1024 200 450 28800 9.19837 3.38662 19.3148 104.501 136.556 136.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 0.001024 2048 410 300 16776 1.37126 11.0427 52.404 64.8605 64.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.001024 4096 220 950 17784 2.7177 73.2112 104.532 180.503 180.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1430 3.2e-05 2048 120 5775 592704 91.8838 59.7386 9919.01 1760.16 11831.1 11831.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 0.001024 2048 50 75 18864 1.66835 3.23379 52.4725 57.4266 57.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 890 0.001024 2048 280 725 13248 1.63766 20.6617 52.5357 74.881 74.9425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 0.000128 4096 310 7075 91008 52.4165 28.3614 2602.82 835.626 3519.36 3519.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.001024 1024 50 100 18720 0.761696 1.59405 51.2634 53.6624 53.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 400 3.2e-05 512 115 450 184320 62.5734 13.0555 49.2012 408.389 533.459 533.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 0.001024 512 215 275 13824 0.660448 0.380928 2.07824 25.4394 28.6584 28.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 0.000256 1024 200 450 27648 9.11174 3.3383 13.4165 102.388 128.407 128.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 0.001024 2048 410 300 16704 1.36275 7.97085 52.4454 61.8215 61.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.001024 4096 220 950 17712 2.71155 52.2544 104.6 159.609 159.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1430 3.2e-05 2048 120 5775 592128 91.5817 59.7129 7085.24 1763.22 9000.04 9000.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 0.001024 2048 50 75 18960 1.66848 4.36189 52.5178 58.6009 58.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 890 0.001024 2048 280 725 13280 1.63398 27.7974 52.4104 81.8879 81.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 0.000128 4096 310 7075 92160 52.3918 28.4034 3567.34 838.129 4486.4 4486.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.001024 1024 50 100 18800 0.755456 2.05837 51.2635 54.1216 54.1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 3.2e-05 512 115 450 204800 62.6716 13.3734 73.5244 419.027 568.833 569.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 0.001024 512 215 275 14400 0.66096 0.383328 2.79056 25.5183 29.4512 29.5446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 0.000256 1024 200 450 28160 9.17165 3.36618 18.5466 103.26 134.501 134.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 0.001024 2048 410 300 16800 1.3736 10.8728 52.4969 64.7858 64.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.001024 4096 220 950 17840 2.73203 71.3443 104.867 178.986 179.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1430 3.2e-05 2048 120 5775 593280 91.4151 59.5318 9643.61 1760.64 11555.5 11555.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 0.001024 2048 50 75 18880 1.66912 3.4136 52.506 57.6442 57.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 890 0.001024 2048 280 725 13120 1.62781 19.5657 52.183 73.4226 73.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 0.000128 4096 310 7075 90880 52.0309 28.2949 2467.12 831.531 3379.11 3379.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.001024 1024 50 100 18720 0.749568 1.48304 51.2598 53.5336 53.5909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 400 3.2e-05 512 115 450 184320 63.2223 13.1297 46.9667 412.215 535.766 535.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 0.001024 512 215 275 14080 0.665504 0.385024 2.08128 25.5589 28.7889 28.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 0.000256 1024 200 450 28160 9.17002 3.36781 13.2691 103.347 129.31 129.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 0.001024 2048 410 300 16640 1.35987 7.54093 52.266 61.2088 61.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.001024 4096 220 950 17760 2.72349 50.133 104.847 157.749 157.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1430 3.2e-05 2048 120 5775 592640 91.3934 59.6929 6737.68 1765.67 8654.71 8654.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 0.001024 2048 50 75 18912 1.66851 5.13024 52.476 59.3284 59.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 890 0.001024 2048 280 725 13248 1.63072 33.2123 52.4118 87.2995 87.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 0.000128 4096 310 7075 92160 52.2838 28.355 4335.27 837.537 5253.59 5253.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.001024 1024 50 100 18720 0.748416 2.65472 51.2006 54.6486 54.7074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 3.2e-05 512 115 450 196608 62.0127 13.1257 86.8057 412.514 574.7 574.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 0.001024 512 215 275 14208 0.660352 0.3832 3.5143 25.536 30.1969 30.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 0.000256 1024 200 450 27648 9.19325 3.36352 22.1495 103.368 138.229 138.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 0.001024 2048 410 300 16704 1.36531 12.8799 52.3179 66.6068 66.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.001024 4096 220 950 17760 2.71395 86.4917 104.614 193.866 193.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1430 3.2e-05 2048 120 5775 592896 91.2665 59.5602 11651.9 1762.68 13565.7 13566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 0.001024 2048 50 75 18816 1.67117 3.77229 52.4329 57.9289 57.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 890 0.001024 2048 280 725 13056 1.62464 21.4387 52.1072 75.2148 75.2742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 0.000128 4096 310 7075 90624 52.3668 28.3131 2862.32 833.217 3776.36 3776.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.001024 1024 50 100 18624 0.745216 1.74403 51.175 53.7063 53.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 3.2e-05 512 115 450 196608 62.0424 13.1343 58.4367 412.259 546.115 546.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 0.001024 512 215 275 13824 0.667776 0.38704 2.32838 25.5897 29.0714 29.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 0.000256 1024 200 450 27648 9.21536 3.37181 15.0164 103.412 131.168 131.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 0.001024 2048 410 300 16512 1.35494 8.83315 52.0199 62.2503 62.3063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.001024 4096 220 950 17664 2.71702 57.2797 104.53 164.568 164.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1430 3.2e-05 2048 120 5775 591360 91.432 59.7184 7812.12 1760.17 9723.72 9723.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 0.001024 2048 50 75 18900 1.66413 5.32275 52.4608 59.501 59.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 890 0.001024 2048 280 725 13300 1.6384 33.4144 52.5711 87.6658 87.7245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 0.000128 4096 310 7075 92000 52.7239 28.4237 4348.01 838.161 5267.46 5267.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.001024 1024 50 100 18800 0.75504 2.76275 51.318 54.8794 54.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 3.2e-05 512 115 450 192000 62.6651 13.1707 84.8756 412.565 573.515 573.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 0.001024 512 215 275 14400 0.663072 0.383328 3.62662 25.5384 30.3108 30.4046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 0.000256 1024 200 450 27200 9.28672 3.37392 21.5996 103.386 137.802 137.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 0.001024 2048 410 300 16700 1.3624 12.9458 52.323 66.6751 66.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.001024 4096 220 950 17800 2.7273 86.7175 104.862 194.346 194.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1430 3.2e-05 2048 120 5775 592800 92.1219 59.7198 11679.9 1766.49 13598.5 13598.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 0.001024 2048 50 75 18800 1.66941 4.00851 52.4508 58.1801 58.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 890 0.001024 2048 280 725 13200 1.63568 23.2837 52.5544 77.5203 77.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 0.000128 4096 310 7075 91200 52.4674 28.3865 2892.03 834.233 3807.25 3807.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.001024 1024 50 100 18600 0.751616 1.81245 50.1241 52.7318 52.7874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 3.2e-05 512 115 450 179200 63.9848 13.1645 53.1982 412.549 543.13 543.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 0.001024 512 215 275 14400 0.6656 0.38448 2.42592 25.6054 29.1815 29.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 0.000256 1024 200 450 25600 9.4256 3.37696 14.1161 103.494 130.566 130.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 0.001024 2048 410 300 16600 1.36355 8.7671 52.3139 62.4857 62.5437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.001024 4096 220 950 17600 2.71533 58.6473 104.303 165.708 165.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1430 3.2e-05 2048 120 5775 592000 91.9572 59.757 7810.62 1765.42 9728.02 9728.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 0.001024 2048 50 75 18928 1.66691 4.9552 52.5625 59.2375 59.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 890 0.001024 2048 280 725 13216 1.62829 31.422 52.3652 85.4628 85.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 0.000128 4096 310 7075 91392 52.4943 28.3815 4165.08 837.62 5083.71 5083.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.001024 1024 50 100 18704 0.745632 2.45146 51.1964 54.4365 54.4928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 3.2e-05 512 115 450 200704 61.949 13.1861 85.9558 413.907 575.236 575.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 0.001024 512 215 275 14336 0.662592 0.384448 3.32861 25.592 30.0696 30.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 0.000256 1024 200 450 28672 9.17613 3.38099 22.2211 103.733 138.664 138.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 0.001024 2048 410 300 16688 1.36397 12.648 52.3182 66.371 66.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.001024 4096 220 950 17808 2.7335 84.3612 104.958 192.094 192.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1430 3.2e-05 2048 120 5775 593152 91.3255 59.6614 11344.5 1761.35 13257.1 13257.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 0.001024 2048 50 75 18816 1.67216 3.35654 52.5678 57.6491 57.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 890 0.001024 2048 280 725 12992 1.62102 20.5955 52.0732 74.3358 74.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 0.000128 4096 310 7075 91392 52.4316 28.3423 2729.59 838.327 3648.83 3648.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.001024 1024 50 100 18592 0.749856 1.58093 51.1988 53.5714 53.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 3.2e-05 512 115 450 172032 62.9583 13.0396 48.4338 404.41 529.085 529.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 0.001024 512 215 275 13440 0.657824 0.379328 2.18659 25.3679 28.6903 28.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 0.000256 1024 200 450 25088 9.18979 3.30512 13.0263 101.487 127.162 127.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 0.001024 2048 410 300 16576 1.36368 8.58125 52.3254 62.3117 62.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.001024 4096 220 950 17696 2.72819 55.3672 104.968 163.107 163.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1430 3.2e-05 2048 120 5775 591360 91.411 59.6643 7402.54 1762.01 9315.89 9316.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 0.001024 2048 50 75 18840 1.65853 4.60595 52.3508 58.6676 58.7262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 890 0.001024 2048 280 725 13200 1.62816 29.2946 52.3486 83.3183 83.3764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 0.000128 4096 310 7075 91200 52.5057 28.3922 4019.41 835.695 4936.13 4936.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.001024 1024 50 100 18720 0.755328 2.49274 51.2328 54.5239 54.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 3.2e-05 512 115 450 199680 61.9215 13.1583 82.7768 412.591 570.684 570.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 0.001024 512 215 275 14400 0.661472 0.38576 3.2849 25.551 29.9823 30.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 0.000256 1024 200 450 26880 9.29405 3.37216 20.1406 103.409 136.373 136.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 0.001024 2048 410 300 16680 1.36637 12.2081 52.3258 65.9427 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.001024 4096 220 950 17760 2.72576 81.1358 104.755 188.658 188.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1430 3.2e-05 2048 120 5775 592320 91.8185 59.5336 10965.9 1760.94 12878.5 12878.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 0.001024 2048 50 75 18720 1.6593 3.58979 52.3527 57.6532 57.7116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 890 0.001024 2048 280 725 12960 1.6216 20.9592 52.0275 74.6541 74.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 0.000128 4096 310 7075 90240 52.5611 28.3689 2637.7 836.338 3555.1 3555.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.001024 1024 50 100 18480 0.75632 1.69555 50.0206 52.5156 52.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 3.2e-05 512 115 450 184320 63.2947 13.1478 50.9809 412.756 540.426 540.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 0.001024 512 215 275 14400 0.665216 0.38704 2.33693 25.6341 29.1222 29.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 0.000256 1024 200 450 26880 9.28621 3.37715 13.5435 103.573 129.938 130.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 0.001024 2048 410 300 16560 1.36253 8.2873 52.324 62.0171 62.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.001024 4096 220 950 17520 2.70541 52.6492 104.11 159.507 159.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1430 3.2e-05 2048 120 5775 591360 91.6274 59.817 7284.26 1764.61 9200.59 9200.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 0.001024 2048 50 75 18816 1.66288 4.86586 52.258 58.8396 58.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 890 0.001024 2048 280 725 13184 1.62704 29.7927 52.2805 83.7455 83.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 0.000128 4096 310 7075 91136 52.4245 28.3382 3846.93 835.607 4763.43 4763.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.001024 1024 50 100 18688 0.759808 2.36192 51.1728 54.3381 54.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 3.2e-05 512 115 450 196608 63.2601 13.3325 77.9483 417.681 572.462 572.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 0.001024 512 215 275 13824 0.65536 0.380544 3.06339 25.377 29.58 29.6738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 0.000256 1024 200 450 28672 9.28234 3.40992 20.5082 104.693 138.049 138.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 0.001024 2048 410 300 16640 1.36192 11.4972 52.1896 65.0926 65.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.001024 4096 220 950 17792 2.7343 77.4636 104.869 185.113 185.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1430 3.2e-05 2048 120 5775 592896 91.3788 59.6658 10461.7 1761.13 12374.1 12374.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 0.001024 2048 50 75 18688 1.66134 3.84442 52.3118 57.8703 57.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 890 0.001024 2048 280 725 13056 1.62816 20.4863 52.3343 74.4939 74.5549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 0.000128 4096 310 7075 90112 52.6774 28.3433 2710.44 837.288 3628.89 3629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.001024 1024 50 100 18432 0.748384 1.82422 49.9748 52.5927 52.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 3.2e-05 512 115 450 196608 63.1932 13.3249 55.2876 418.292 550.338 550.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 0.001024 512 215 275 13312 0.650816 0.37264 2.13888 25.1344 28.3963 28.4916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 0.000256 1024 200 450 28672 9.30506 3.41197 14.6193 104.965 132.453 132.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 0.001024 2048 410 300 16384 1.35168 8.31283 51.8966 61.6037 61.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.001024 4096 220 950 17664 2.72131 54.5876 104.971 162.324 162.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1430 3.2e-05 2048 120 5775 591872 91.7976 59.6629 7441.61 1767.11 9360.46 9360.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1820 0.001024 2048 50 64 19072 1.66928 2.99296 52.55 57.2641 57.3232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 890 0.001024 2048 280 736 13248 1.63226 36.5875 52.4924 90.7599 90.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 0.000128 4096 310 7104 91904 52.3833 28.3484 2843.29 838.645 3762.81 3762.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.001024 1024 50 96 18880 0.756896 1.61722 51.298 53.7148 53.7741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 400 3.2e-05 512 115 448 204800 62.6756 13.3227 99.0362 418.008 593.289 593.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 0.001024 512 215 288 14336 0.66352 0.387072 4.14995 25.6673 30.9696 31.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 570 0.000256 1024 200 448 27648 9.3672 3.40618 24.7348 104.669 142.338 142.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1670 0.001024 2048 410 288 16928 1.37098 14.1157 52.4818 68.0125 68.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1520 0.001024 4096 220 928 17920 2.72051 54.6544 104.943 162.361 162.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1430 3.2e-05 2048 120 5792 593664 91.2212 59.6243 7713.57 1761.68 9626.39 9626.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1820 0.001024 2048 50 64 19008 1.66886 4.68022 52.4548 58.8567 58.9166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 890 0.001024 2048 280 736 13184 1.62966 36.0202 52.3986 90.0956 90.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 0.000128 4096 310 7104 91648 52.4761 28.3525 1824.88 838.66 2744.5 2744.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1330 0.001024 1024 50 96 18816 0.7512 2.96755 51.2511 55.0135 55.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 3.2e-05 512 115 448 204800 62.7943 13.3257 101.171 418.072 595.602 595.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 0.001024 512 215 288 14336 0.667968 0.388896 4.1457 25.6865 30.9916 31.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 570 0.000256 1024 200 448 27648 9.39018 3.40787 24.7166 104.686 142.352 142.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 0.001024 2048 410 288 16896 1.36803 14.0815 52.4698 67.9626 68.0188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1520 0.001024 4096 220 928 17856 2.73203 35.2801 104.75 142.806 142.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1430 3.2e-05 2048 120 5792 593408 91.2308 59.586 4965.31 1761.49 6877.88 6878.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1820 0.001024 2048 50 64 19040 1.66707 3.01728 52.44 57.1762 57.2389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 890 0.001024 2048 280 736 13240 1.63197 22.9908 52.4499 77.1192 77.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 0.000128 4096 310 7104 91840 52.6782 28.4115 2907.13 837.99 3826.35 3826.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.001024 1024 50 96 18880 0.753728 1.63693 51.2902 53.7256 53.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 400 3.2e-05 512 115 448 204800 62.7328 13.3827 59.8883 419.099 555.343 555.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 0.001024 512 215 288 14240 0.665248 0.387072 2.3865 25.6012 29.1414 29.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 570 0.000256 1024 200 448 27520 9.46429 3.44237 26.286 104.93 144.273 144.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 0.001024 2048 410 288 16920 1.37216 8.32579 52.4294 62.171 62.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.001024 4096 220 928 17920 2.73536 56.5619 104.895 164.235 164.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1430 3.2e-05 2048 120 5792 593600 91.7403 60.0159 7885.31 1761.32 9798.67 9798.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1820 0.001024 2048 50 64 18960 1.66275 2.0385 52.3721 56.1263 56.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 890 0.001024 2048 280 736 13200 1.63226 37.8614 52.4931 92.0327 92.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 0.000128 4096 310 7104 91520 52.5339 28.3817 1861.65 838.792 2781.49 2781.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.001024 1024 50 96 18800 0.751616 1.12925 51.2601 53.1846 53.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 400 3.2e-05 512 115 448 204800 62.9828 13.3738 99.1772 419.501 595.28 595.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 0.001024 512 215 288 14080 0.664 0.385024 4.32061 25.5255 30.991 31.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 570 0.000256 1024 200 448 25600 9.38672 3.36781 24.0081 103.34 140.264 140.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1670 0.001024 2048 410 288 16880 1.37011 14.7304 52.4699 68.6107 68.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.001024 4096 220 928 17840 2.71565 36.149 104.756 143.663 143.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1430 3.2e-05 2048 120 5792 593280 91.3234 59.6023 5084.63 1761.36 6997.19 6997.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 0.001024 2048 50 64 19056 1.67101 3.28678 52.5442 57.5511 57.6106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 890 0.001024 2048 280 736 13248 1.63283 25.2956 52.5385 79.5119 79.5713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 0.000128 4096 310 7104 91776 52.4462 28.3787 3142.19 837.262 4060.42 4060.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.001024 1024 50 96 18864 0.751712 1.83373 51.2964 53.9294 53.9855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 400 3.2e-05 512 115 448 202752 62.282 13.2988 64.2305 416.605 556.65 556.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 0.001024 512 215 288 14208 0.666368 0.387072 2.62726 25.633 29.4142 29.5074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 570 0.000256 1024 200 448 26880 9.41034 3.4017 16.4204 104.33 133.713 133.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 0.001024 2048 410 288 16896 1.36816 9.05133 52.4206 62.8852 62.9438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.001024 4096 220 928 17904 2.73238 61.4491 104.94 169.166 169.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1430 3.2e-05 2048 120 5792 593280 91.3655 59.6045 8529.36 1762.02 10442.6 10442.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1820 0.001024 2048 50 64 19008 1.67318 2.13632 52.4994 56.3591 56.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 890 0.001024 2048 280 736 13152 1.63261 15.7778 52.3595 69.8154 69.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 0.000128 4096 310 7104 91392 52.4216 28.3554 1996.81 836.83 2914.56 2914.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.001024 1024 50 96 18816 0.750848 1.19808 51.2756 53.2678 53.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 400 3.2e-05 512 115 448 196608 61.9858 13.1297 40.4405 424.728 540.523 540.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 0.001024 512 215 288 13824 0.666112 0.383168 1.75654 25.5273 28.436 28.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 570 0.000256 1024 200 448 26112 9.33885 3.36013 23.0787 103.281 139.215 139.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 0.001024 2048 410 288 16800 1.36426 6.00605 52.2488 59.6625 59.7216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.001024 4096 220 928 17856 2.72102 39.4813 104.843 147.087 147.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1430 3.2e-05 2048 120 5792 592896 91.0433 59.6063 5449.98 1759.63 7360.54 7360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 0.001024 2048 50 64 19040 1.66282 3.20922 52.5282 57.4543 57.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 890 0.001024 2048 280 736 13216 1.63402 23.8408 52.4713 77.9885 78.0482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 0.000128 4096 310 7104 91392 52.7437 28.407 3073.52 837.415 3992.22 3992.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.001024 1024 50 96 18872 0.749312 1.73238 51.3208 53.8441 53.8991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 400 3.2e-05 512 115 448 207872 62.2667 13.3757 64.7652 418.811 559.457 559.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 0.001024 512 215 288 14112 0.665952 0.3816 2.49315 25.5481 29.1884 29.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 0.000256 1024 200 448 27776 9.40032 3.41923 16.0398 104.875 133.886 134.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 0.001024 2048 410 288 16912 1.36397 8.89216 52.491 62.7898 62.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.001024 4096 220 928 17864 2.71466 60.3832 104.772 167.914 167.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1430 3.2e-05 2048 120 5792 593152 91.5446 59.5011 8366.9 1761.98 10280.2 10280.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 0.001024 2048 50 64 18928 1.66093 2.14931 52.37 56.2319 56.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 890 0.001024 2048 280 736 13104 1.62784 15.6649 52.3126 69.65 69.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 0.000128 4096 310 7104 91392 52.5113 28.3897 1968.22 837.538 2886.79 2886.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.001024 1024 50 96 18816 0.748992 1.22134 51.3176 53.33 53.3879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 400 3.2e-05 512 115 448 200704 61.9435 13.1882 40.8524 413.952 530.178 530.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 0.001024 512 215 288 13888 0.667136 0.384288 1.68646 25.588 28.427 28.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 570 0.000256 1024 200 448 26880 9.31754 3.37546 11.0702 103.717 127.633 127.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 0.001024 2048 410 288 16800 1.35987 5.84077 52.3252 59.5684 59.6259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.001024 4096 220 928 17808 2.71626 38.3849 104.745 145.889 145.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1430 3.2e-05 2048 120 5792 593152 91.1688 59.5042 5372.06 1761.01 7284.02 7284.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1820 0.001024 2048 50 64 18816 1.65926 2.0888 52.2258 56.0251 56.0839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 890 0.001024 2048 280 736 13104 1.63168 13.5226 52.4728 67.6731 67.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 0.000128 4096 310 7104 91392 52.658 28.4118 1614.79 838.005 2534 2534.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.001024 1024 50 96 18648 0.743392 0.966656 50.1143 51.8675 51.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 400 3.2e-05 512 115 448 193536 63.6459 13.3755 32.8396 418.779 528.879 529.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 0.001024 512 215 288 13440 0.660928 0.37856 1.47366 25.3262 27.9367 28.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 570 0.000256 1024 200 448 26880 9.50611 3.4263 26.8492 105.019 144.954 145.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 0.001024 2048 410 288 16800 1.36877 5.11891 52.4946 59.0264 59.0837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.001024 4096 220 928 17640 2.70928 31.4122 104.167 138.331 138.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1430 3.2e-05 2048 120 5792 591360 91.7362 59.5987 4385.95 1761.68 6299.23 6299.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 0.001024 2048 50 64 19008 1.66506 3.35453 52.4581 57.5288 57.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 890 0.001024 2048 280 736 13184 1.63021 25.004 52.4031 79.0834 79.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 0.000128 4096 310 7104 91648 52.4627 28.3873 3063.18 838.737 3982.91 3983.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.001024 1024 50 96 18816 0.749792 1.77549 51.2537 53.8228 53.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 400 3.2e-05 512 115 448 204800 62.3532 13.3286 65.3644 417.999 559.291 559.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 0.001024 512 215 288 14336 0.669696 0.387072 2.60966 25.6877 29.4566 29.5507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 0.000256 1024 200 448 27648 9.37584 3.40538 16.4425 104.701 134.079 134.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 0.001024 2048 410 288 16896 1.37392 9.12323 52.4659 63.005 63.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.001024 4096 220 928 17856 2.72291 59.0966 104.761 166.621 166.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1430 3.2e-05 2048 120 5792 593408 91.1828 59.5282 8157.01 1760.95 10069 10069.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 0.001024 2048 50 64 18944 1.66544 2.53942 52.4598 56.7204 56.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 890 0.001024 2048 280 736 13056 1.62816 16.8739 52.2299 70.777 70.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 0.000128 4096 310 7104 91136 52.4305 28.3508 2014.76 836.315 2931.99 2932.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.001024 1024 50 96 18688 0.75296 1.30867 50.1145 52.2196 52.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 400 3.2e-05 512 115 448 196608 63.186 13.3304 42.8192 418.041 537.609 537.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 0.001024 512 215 288 13824 0.657408 0.386176 1.85792 25.3881 28.3889 28.4816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 0.000256 1024 200 448 26624 9.45773 3.40787 10.9999 104.779 128.799 128.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 0.001024 2048 410 288 16768 1.36285 6.37133 52.2935 60.0699 60.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.001024 4096 220 928 17792 2.71203 38.4651 104.759 145.98 146.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1430 3.2e-05 2048 120 5792 592896 91.4633 59.4407 5222.84 1764.26 7138.27 7138.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 0.001024 2048 50 64 18816 1.66435 2.00874 52.2396 55.9657 56.0242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 890 0.001024 2048 280 736 13056 1.6295 14.3337 52.3578 68.3673 68.4227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 0.000128 4096 310 7104 90624 52.3986 28.3156 1660.72 833.218 2574.79 2574.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.001024 1024 50 96 18624 0.763904 1.16522 50.0918 52.0631 52.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 400 3.2e-05 512 115 448 196608 62.0225 13.1275 35.8708 412.328 523.588 523.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 0.001024 512 215 288 13824 0.66976 0.385056 1.6352 25.5867 28.3791 28.4713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 570 0.000256 1024 200 448 24576 9.48086 3.37014 9.19939 103.409 125.614 125.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 0.001024 2048 410 288 16704 1.36042 5.36013 52.2486 59.0133 59.0697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 0.001024 4096 220 928 17664 2.70912 32.129 104.323 139.203 139.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1430 3.2e-05 2048 120 5792 591360 91.3987 59.4911 4345.6 1760.64 6257.41 6257.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 0.001024 2048 50 64 19008 1.66298 4.45018 52.4859 58.6486 58.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 890 0.001024 2048 280 736 13176 1.63005 33.7328 52.4125 87.8211 87.8858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 0.000128 4096 310 7104 91584 52.5784 28.3996 4441.61 838.505 5361.23 5361.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.001024 1024 50 96 18864 0.751488 2.58253 51.3269 54.7047 54.7612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 3.2e-05 512 115 448 193536 62.7927 13.2091 87.0079 414.608 577.857 578.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 0.001024 512 215 288 14112 0.666944 0.385024 3.63414 25.5859 30.3749 30.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 0.000256 1024 200 448 26496 9.39325 3.38362 22.4887 103.858 139.281 139.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 0.001024 2048 410 288 16848 1.3673 12.7758 52.3645 66.5497 66.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.001024 4096 220 928 17856 2.72317 86.9573 104.812 194.532 194.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1430 3.2e-05 2048 120 5792 592704 91.6305 59.6603 12024.7 1773.5 13949.8 13950
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 0.001024 2048 50 64 18864 1.66093 2.96141 52.2471 56.9241 56.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 890 0.001024 2048 280 736 13104 1.63171 22.0188 52.3682 76.0647 76.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 0.000128 4096 310 7104 91008 52.4234 28.3668 2830.2 835.132 3746.26 3746.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.001024 1024 50 96 18720 0.749568 1.68384 51.2341 53.7107 53.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 400 3.2e-05 512 115 448 184320 62.5526 13.0506 54.3268 408.132 538.301 538.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 0.001024 512 215 288 13824 0.658912 0.386208 2.40666 25.4343 28.9845 29.0793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 0.000256 1024 200 448 25344 9.29466 3.33814 13.5655 102.326 128.679 128.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 0.001024 2048 410 288 16704 1.35706 8.18515 52.129 61.7137 61.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.001024 4096 220 928 17712 2.7095 54.7547 104.345 161.852 161.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1430 3.2e-05 2048 120 5792 592128 91.5848 59.7259 7671.54 1762.2 9585.32 9585.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 0.001024 2048 50 64 18792 1.66237 2.81462 52.2891 56.8177 56.8775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 890 0.001024 2048 280 736 12960 1.62531 18.4721 52.2121 72.353 72.4113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 0.000128 4096 310 7104 89856 52.8298 28.4017 2287.2 836.204 3204.77 3204.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.001024 1024 50 96 18576 0.748064 1.36182 50.082 52.2367 52.2957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 400 3.2e-05 512 115 448 165888 64.489 13.0595 40.3899 408.528 526.706 526.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 0.001024 512 215 288 13824 0.666016 0.380928 2.05933 25.4877 28.6912 28.7846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 0.000256 1024 200 448 24192 9.43075 3.34512 11.9575 102.508 127.398 127.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 0.001024 2048 410 288 16632 1.3583 7.04512 52.1673 60.6148 60.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.001024 4096 220 928 17712 2.71974 45.4615 104.811 153.035 153.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1430 3.2e-05 2048 120 5792 590976 91.9456 59.7311 6322.75 1764.04 8238.74 8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 0.001024 2048 50 64 18960 1.66144 4.18205 52.3403 58.2348 58.2937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 890 0.001024 2048 280 736 13200 1.63274 32.1593 52.4548 86.2927 86.3485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 0.000128 4096 310 7104 91520 52.5217 28.4004 4169.47 838.355 5088.88 5089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.001024 1024 50 96 18800 0.750368 2.53283 51.2396 54.5655 54.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 3.2e-05 512 115 448 204800 62.6875 13.3755 86.8232 419.083 582.214 582.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 0.001024 512 215 288 14080 0.661408 0.383328 3.6039 25.514 30.2629 30.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 0.000256 1024 200 448 25600 9.38138 3.36691 20.2542 103.277 136.433 136.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 0.001024 2048 410 288 16880 1.36976 11.9482 52.4284 65.7872 65.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.001024 4096 220 928 17840 2.72179 81.5611 104.686 189.01 189.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1430 3.2e-05 2048 120 5792 593280 91.2181 59.5428 11226 1760.31 13137.3 13137.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 0.001024 2048 50 64 18880 1.6623 3.25222 52.3207 57.285 57.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 890 0.001024 2048 280 736 13120 1.63277 22.4172 52.4374 76.5375 76.5968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 0.000128 4096 310 7104 89600 52.384 28.2857 2753.7 831.671 3666.19 3666.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.001024 1024 50 96 18720 0.756928 1.7384 51.2276 53.7652 53.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 3.2e-05 512 115 448 184320 63.2909 13.1202 52.3067 412.162 541.12 541.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 0.001024 512 215 288 14080 0.66672 0.38736 2.3887 25.5647 29.1067 29.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 0.000256 1024 200 448 25600 9.37795 3.37306 13.9759 103.347 130.229 130.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 0.001024 2048 410 288 16800 1.36787 8.28851 52.415 62.1156 62.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.001024 4096 220 928 17760 2.72384 54.9078 104.653 162.327 162.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1430 3.2e-05 2048 120 5792 592640 91.4228 59.7658 7528.74 1761.78 9441.97 9442.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 0.001024 2048 50 64 18720 1.65478 2.91229 52.1104 56.7297 56.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 890 0.001024 2048 280 736 12960 1.62835 18.0268 52.2282 71.9299 71.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 0.000128 4096 310 7104 90240 52.5232 28.369 2334.38 835.513 3250.92 3251.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.001024 1024 50 96 18480 0.747136 1.47382 49.961 52.2254 52.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 400 3.2e-05 512 115 448 184320 63.3212 13.139 44.3864 412.258 533.346 533.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 0.001024 512 215 288 13440 0.674624 0.384896 2.00733 25.6186 28.7833 28.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 0.000256 1024 200 448 23040 9.59146 3.3776 11.0025 103.468 127.596 127.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 0.001024 2048 410 288 16560 1.35782 7.02371 51.9914 60.415 60.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.001024 4096 220 928 17520 2.69635 45.4267 103.811 151.974 152.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1430 3.2e-05 2048 120 5792 591360 91.6426 59.7644 6305.87 1762.45 8220.01 8220.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 0.001024 2048 50 64 19008 1.66912 3.86874 52.5506 58.142 58.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 890 0.001024 2048 280 736 13152 1.63094 29.1021 52.408 83.1847 83.2444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 0.000128 4096 310 7104 91392 52.4048 28.3567 3923.54 837.787 4842.23 4842.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.001024 1024 50 96 18816 0.747712 2.25152 51.2996 54.342 54.3985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 3.2e-05 512 115 448 196608 62.0116 13.1236 79.1323 412.573 567.079 567.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 0.001024 512 215 288 13824 0.663552 0.382976 3.27066 25.5387 29.9583 30.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 0.000256 1024 200 448 26112 9.33142 3.36323 19.0945 103.938 135.883 136.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 0.001024 2048 410 288 16800 1.36563 11.6235 52.2946 65.3268 65.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.001024 4096 220 928 17856 2.73203 77.3063 104.944 185.026 185.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1430 3.2e-05 2048 120 5792 592896 90.995 59.4525 10645.9 1761.41 12558 12558.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 0.001024 2048 50 64 18816 1.66144 2.66944 52.2261 56.6074 56.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 890 0.001024 2048 280 736 13056 1.6297 20.4595 52.3485 74.4821 74.5411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 0.000128 4096 310 7104 90624 52.3982 28.3095 2530.73 833.025 3444.6 3444.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.001024 1024 50 96 18624 0.75776 1.61123 50.0903 52.4996 52.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 3.2e-05 512 115 448 196608 62.0305 13.1264 52.0835 412.273 539.753 539.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 0.001024 512 215 288 13824 0.669568 0.385312 2.27389 25.5848 29.014 29.1138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 0.000256 1024 200 448 24576 9.47811 3.3727 12.299 103.379 128.69 128.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 0.001024 2048 410 288 16704 1.36093 7.50541 52.2342 61.1411 61.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 0.001024 4096 220 928 17664 2.71155 49.918 104.3 156.974 157.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1430 3.2e-05 2048 120 5792 591360 91.4548 59.5097 6901.68 1759.73 8812.65 8812.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 0.001024 2048 50 64 18720 1.66374 2.48291 52.2242 56.428 56.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 890 0.001024 2048 280 736 12960 1.63226 18.5482 52.3454 72.5704 72.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 0.000128 4096 310 7104 89856 52.1244 28.2829 2179.12 829.848 3089.52 3089.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.001024 1024 50 96 18432 0.739328 1.25216 49.9623 51.9965 52.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 3.2e-05 512 115 448 147456 63.743 12.8136 34.0144 395.726 506.54 506.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 0.001024 512 215 288 12672 0.656032 0.372736 1.88442 25.1407 28.1524 28.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 0.000256 1024 200 448 23040 9.15139 3.24954 10.3094 99.3954 122.263 122.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 0.001024 2048 410 288 16416 1.35168 6.60848 51.7265 59.7276 59.7849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.001024 4096 220 928 17568 2.7095 44.035 104.307 151.096 151.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1430 3.2e-05 2048 120 5792 592128 91.2672 59.7373 5999.26 1764.56 7915.1 7915.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 0.001024 2048 50 64 19000 1.66525 4.17997 52.4984 58.3946 58.4544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 890 0.001024 2048 280 736 13200 1.63616 30.3008 52.5065 84.4894 84.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 0.000128 4096 310 7104 91200 52.8452 28.4426 3863.93 837.49 4782.84 4782.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.001024 1024 50 96 18800 0.749568 2.34074 51.2578 54.3901 54.4474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 3.2e-05 512 115 448 192000 62.7343 13.1666 75.9334 412.253 564.327 564.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 0.001024 512 215 288 14000 0.665632 0.385024 3.31405 25.5317 29.9948 30.0908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 0.000256 1024 200 448 25600 9.40893 3.37306 18.8056 103.302 135.045 135.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 0.001024 2048 410 288 16800 1.364 11.4281 52.2668 65.103 65.1608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.001024 4096 220 928 17800 2.71846 75.5598 104.58 182.902 182.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1430 3.2e-05 2048 120 5792 592800 92.0567 59.8303 10466.4 1762.45 12381.1 12381.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 0.001024 2048 50 64 18800 1.6576 2.86374 52.2188 56.7964 56.8547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 890 0.001024 2048 280 736 13000 1.62461 20.69 52.2308 74.591 74.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 0.000128 4096 310 7104 89600 52.7745 28.3732 2667.16 833.768 3582.21 3582.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.001024 1024 50 96 18600 0.751616 1.74534 50.0676 52.6084 52.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 3.2e-05 512 115 448 179200 63.9404 13.1642 50.085 412.264 539.693 539.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 0.001024 512 215 288 13600 0.675328 0.393216 2.2064 25.5951 28.9668 29.0601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 0.000256 1024 200 448 25600 9.42259 3.37802 13.3846 103.42 129.76 129.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 0.001024 2048 410 288 16600 1.35565 7.60003 51.9914 60.9923 61.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.001024 4096 220 928 17600 2.70336 52.0508 104.028 158.825 158.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1430 3.2e-05 2048 120 5792 592000 91.7614 59.5555 7337.43 1760.66 9249.68 9249.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 0.001024 2048 50 64 18600 1.65117 2.54278 51.998 56.2446 56.3036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 890 0.001024 2048 280 736 12900 1.6264 18.5359 52.2752 72.483 72.5449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 0.000128 4096 310 7104 88800 52.2925 28.3253 2180.54 826.322 3087.62 3087.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.001024 1024 50 96 18600 0.749152 1.3312 51.2778 53.4018 53.4609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 3.2e-05 512 115 448 192000 62.6715 13.1645 44.5515 412.685 533.314 533.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 0.001024 512 215 288 13200 0.683168 0.386816 1.99206 25.672 28.8353 28.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 0.000256 1024 200 448 24000 9.60195 3.3816 10.8224 103.648 127.609 127.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 0.001024 2048 410 288 16500 1.35683 6.92758 52.0395 60.3674 60.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.001024 4096 220 928 17400 2.69312 42.9606 103.585 149.281 149.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1430 3.2e-05 2048 120 5792 590400 92.2088 59.769 6053.54 1767.01 7972.8 7973.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 0.001024 2048 50 64 18928 1.65859 3.80179 52.3713 57.8847 57.9454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 890 0.001024 2048 280 736 13104 1.63021 28.544 52.3147 82.5368 82.5952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 0.000128 4096 310 7104 91392 52.5016 28.3792 3784.68 837.6 4703.3 4703.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.001024 1024 50 96 18816 0.748288 2.25789 51.3147 54.3647 54.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 3.2e-05 512 115 448 200704 61.9378 13.1789 77.4057 413.904 566.663 566.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 0.001024 512 215 288 13888 0.666368 0.385344 3.10854 25.5884 29.8538 29.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 0.000256 1024 200 448 26880 9.31053 3.37843 19.2836 103.728 135.861 135.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 0.001024 2048 410 288 16800 1.36547 10.8599 52.3322 64.6001 64.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.001024 4096 220 928 17808 2.72384 73.6851 104.755 181.206 181.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1430 3.2e-05 2048 120 5792 593152 91.1188 59.5574 10245.8 1761.38 12158.1 12158.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 0.001024 2048 50 64 18816 1.65795 3.09898 52.3822 57.1929 57.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 890 0.001024 2048 280 736 12992 1.62496 20.181 52.323 74.1745 74.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 0.000128 4096 310 7104 91392 52.4175 28.3525 2639.68 838.313 3558.9 3559.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.001024 1024 50 96 18592 0.749024 1.57594 50.1104 52.4795 52.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 3.2e-05 512 115 448 172032 62.9852 13.0347 46.618 404.399 527.275 527.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 0.001024 512 215 288 13440 0.66192 0.383712 2.13405 25.3652 28.6452 28.7396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 0.000256 1024 200 448 25088 9.19136 3.29898 12.9448 101.49 127.08 127.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 0.001024 2048 410 288 16576 1.35293 7.51245 52.0403 60.9476 61.0055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.001024 4096 220 928 17696 2.71123 50.8887 104.768 158.412 158.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1430 3.2e-05 2048 120 5792 591360 91.2444 59.5354 7142.51 1765.94 9059.5 9059.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 0.001024 2048 50 64 18480 1.64698 2.69312 51.7715 56.1628 56.2222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 890 0.001024 2048 280 736 12768 1.62157 17.1069 52.0151 70.788 70.8494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 0.000128 4096 310 7104 91392 52.5101 28.4037 2166.71 838.806 3086.57 3086.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.001024 1024 50 96 18480 0.749408 1.44384 50.1187 52.3552 52.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 3.2e-05 512 115 448 172032 63.0171 13.0407 38.8315 404.423 519.555 519.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 0.001024 512 215 288 13440 0.6656 0.38096 2.05133 25.4415 28.6399 28.7358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 0.000256 1024 200 448 21504 9.52752 3.30957 9.80422 101.624 124.419 124.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 0.001024 2048 410 288 16464 1.35802 6.52893 52.0344 59.9634 60.0225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.001024 4096 220 928 17472 2.70541 42.765 104.157 149.67 149.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1430 3.2e-05 2048 120 5792 591360 91.2426 59.5825 5852.61 1762.39 7766.1 7766.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 0.001024 2048 50 64 18960 1.66298 4.04941 52.4343 58.1983 58.2595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 890 0.001024 2048 280 736 13080 1.62518 29.2078 52.2272 83.1065 83.1654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 0.000128 4096 310 7104 91200 52.5231 28.3889 3733.92 834.903 4649.87 4649.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.001024 1024 50 96 18720 0.752 2.1159 51.173 54.0843 54.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 3.2e-05 512 115 448 184320 63.3632 13.152 69.4471 412.202 558.403 558.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 0.001024 512 215 288 13920 0.667872 0.384576 3.14266 25.5386 29.834 29.9257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 0.000256 1024 200 448 24960 9.46963 3.37459 17.7032 103.311 134.013 134.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 0.001024 2048 410 288 16800 1.36806 10.7684 52.3135 64.492 64.5513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.001024 4096 220 928 17760 2.7177 72.9336 104.455 180.149 180.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1430 3.2e-05 2048 120 5792 592320 91.562 59.4832 10025.1 1763.12 11939.5 11939.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 0.001024 2048 50 64 18720 1.65517 3.33005 52.1531 57.192 57.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 890 0.001024 2048 280 736 12960 1.62816 20.7808 52.2672 74.7214 74.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 0.000128 4096 310 7104 90240 52.5696 28.3719 2606.67 836.12 3523.86 3523.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.001024 1024 50 96 18480 0.753664 1.64643 49.9823 52.425 52.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 3.2e-05 512 115 448 184320 63.3276 13.1458 50.0685 412.678 539.451 539.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 0.001024 512 215 288 13440 0.673856 0.385728 2.25005 25.6287 29.0383 29.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 0.000256 1024 200 448 23040 9.59011 3.3775 12.4204 103.544 129.087 129.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 0.001024 2048 410 288 16560 1.3553 7.99853 52.0253 61.4213 61.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.001024 4096 220 928 17520 2.69971 51.759 103.885 158.387 158.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1430 3.2e-05 2048 120 5792 591360 91.6485 59.5976 7146.79 1763.73 9062.04 9062.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 0.001024 2048 50 64 18720 1.66502 2.95936 52.4275 57.1058 57.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 890 0.001024 2048 280 736 12600 1.60723 17.0794 51.5803 70.3118 70.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 0.000128 4096 310 7104 89280 52.9482 28.4218 2145.78 836.175 3063.45 3063.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.001024 1024 50 96 18360 0.743328 1.44589 49.9579 52.1884 52.2431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 3.2e-05 512 115 448 138240 65.7203 13.0499 31.5715 401.99 512.569 512.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 0.001024 512 215 288 12960 0.668512 0.380896 1.99056 25.381 28.5243 28.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 0.000256 1024 200 448 23040 9.35834 3.29114 10.5136 101.046 124.363 124.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 0.001024 2048 410 288 16560 1.36179 7.06611 52.3121 60.7827 60.8413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.001024 4096 220 928 17280 2.67878 42.0718 103.153 147.945 148.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1430 3.2e-05 2048 120 5792 590400 91.2217 59.4042 5925.15 1757.4 7833.44 7833.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 0.001024 2048 50 64 18944 1.66502 4.1367 52.4152 58.2696 58.3272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 890 0.001024 2048 280 736 13056 1.62288 28.7945 52.191 82.6526 82.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 0.000128 4096 310 7104 91136 52.4108 28.3482 3702.86 835.678 4619.44 4619.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.001024 1024 50 96 18688 0.751456 2.15568 50.0928 53.0409 53.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 3.2e-05 512 115 448 196608 63.2572 13.3304 74.6291 418.052 569.505 569.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 0.001024 512 215 288 13824 0.655584 0.380928 3.08064 25.3748 29.5972 29.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 0.000256 1024 200 448 26624 9.4608 3.40691 18.9655 104.698 136.693 136.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 0.001024 2048 410 288 16768 1.36794 10.9261 52.251 64.5884 64.6471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.001024 4096 220 928 17792 2.71974 73.4438 104.676 180.882 180.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1430 3.2e-05 2048 120 5792 592896 91.3591 59.5818 10072 1761.28 11984.5 11984.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 0.001024 2048 50 64 18688 1.65635 3.40787 52.067 57.1845 57.2432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 890 0.001024 2048 280 736 12800 1.6177 20.5928 51.8422 74.0992 74.1579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 0.000128 4096 310 7104 90112 52.6622 28.3525 2477.83 836.31 3395.3 3395.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.001024 1024 50 96 18432 0.744 1.6264 49.9164 52.3311 52.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 3.2e-05 512 115 448 196608 63.1955 13.327 51.1182 418.028 545.914 546.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 0.001024 512 215 288 13312 0.648608 0.372832 2.08771 25.1195 28.33 28.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 0.000256 1024 200 448 24576 9.64349 3.41149 12.5673 104.866 130.643 130.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 0.001024 2048 410 288 16640 1.36109 7.42141 52.2465 61.0701 61.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 0.001024 4096 220 928 17664 2.71613 49.3855 104.67 156.816 156.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1430 3.2e-05 2048 120 5792 591872 91.371 59.8498 6826.52 1764.63 8742.65 8742.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 0.001024 2048 50 64 18432 1.64771 3.06976 51.7623 56.5318 56.5903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 890 0.001024 2048 280 736 12672 1.61965 18.0341 51.8827 71.5794 71.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 0.000128 4096 310 7104 89088 51.984 28.2484 2242.81 826.606 3149.78 3149.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.001024 1024 50 96 18432 0.75104 1.53395 50.1116 52.4373 52.4968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 3.2e-05 512 115 448 147456 63.7934 12.8126 34.7213 396.176 507.746 507.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 0.001024 512 215 288 12288 0.663552 0.374752 1.88826 25.2154 28.2476 28.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 0.000256 1024 200 448 18432 9.54573 3.25018 8.95114 99.6153 121.516 121.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 0.001024 2048 410 288 16512 1.36179 6.58173 52.284 60.2702 60.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 0.001024 4096 220 928 17280 2.68083 44.215 103.372 150.311 150.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1430 3.2e-05 2048 120 5792 589824 91.6688 59.6757 6182.54 1766.58 8100.75 8100.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 0.001024 2048 50 80 18976 1.66912 3.77037 52.5682 58.0588 58.1182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 890 0.001024 2048 280 720 13408 1.63792 37.9444 52.564 92.1932 92.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 0.000128 4096 310 7080 91904 52.3355 28.3464 2880.9 838.643 3800.37 3800.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.001024 1024 50 120 18752 0.768 2.01798 51.3271 54.1574 54.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 400 3.2e-05 512 115 440 184320 64.9914 13.3202 91.8581 418.016 588.425 588.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 0.001024 512 215 280 14336 0.664096 0.38912 4.08266 25.6685 30.9078 31.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 570 0.000256 1024 200 440 29184 9.22547 3.40992 26.658 104.666 144.117 144.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1670 0.001024 2048 410 320 16672 1.37421 16.042 52.5464 70.0052 70.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1520 0.001024 4096 220 960 17856 2.72998 57.8458 104.889 165.508 165.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1430 3.2e-05 2048 120 5800 593408 91.2214 59.6641 7847.11 1762.32 9760.6 9760.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 0.001024 2048 50 80 18944 1.67101 2.58272 52.5291 56.8355 56.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 890 0.001024 2048 280 720 13376 1.6343 37.5417 52.5191 91.7428 91.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 0.000128 4096 310 7080 91648 52.47 28.35 1845.46 838.142 2764.57 2764.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 0.001024 1024 50 120 18688 0.75856 1.3271 51.2638 53.3935 53.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 3.2e-05 512 115 440 180224 65.4138 13.3351 86.1413 417.822 582.961 583.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 0.001024 512 215 280 14336 0.669248 0.38832 4.06202 25.6771 30.8968 30.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 570 0.000256 1024 200 440 28672 9.28003 3.41046 25.8538 104.623 143.32 143.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1670 0.001024 2048 410 320 16640 1.37213 15.9353 52.5045 69.8555 69.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1520 0.001024 4096 220 960 17792 2.7177 37.1307 104.633 144.539 144.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1430 3.2e-05 2048 120 5800 592896 91.3633 59.4735 5062.71 1761.08 6974.91 6975.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 0.001024 2048 50 80 18960 1.66864 4.11238 52.546 58.3788 58.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 890 0.001024 2048 280 720 13400 1.6384 24.9039 52.5622 79.1491 79.2079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 0.000128 4096 310 7080 91840 52.5892 28.4058 3285.96 838.606 4205.7 4205.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.001024 1024 50 120 18720 0.75984 2.30413 51.2938 54.4002 54.4576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 400 3.2e-05 512 115 440 189440 64.3103 13.3838 63.3997 419.343 560.684 560.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 0.001024 512 215 280 14240 0.664768 0.385024 2.58208 25.6065 29.3376 29.4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 570 0.000256 1024 200 440 29440 9.28858 3.42813 28.4078 105.007 146.288 146.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 0.001024 2048 410 320 16640 1.37146 10.4759 52.4777 64.3677 64.4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.001024 4096 220 960 17840 2.72758 66.3858 104.831 173.987 174.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1430 3.2e-05 2048 120 5800 593600 91.5126 59.5577 8916.95 1762.13 10830.4 10830.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 0.001024 2048 50 80 18880 1.66154 2.76022 52.394 56.8677 56.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 890 0.001024 2048 280 720 13360 1.6343 43.0244 52.5163 97.2195 97.2791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 0.000128 4096 310 7080 91520 52.5031 28.375 2073.95 838.266 2993.23 2993.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.001024 1024 50 120 18640 0.752192 1.55213 51.2141 53.5599 53.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 400 3.2e-05 512 115 440 184320 65.1022 13.3732 98.5973 419.16 596.476 596.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 0.001024 512 215 280 14080 0.663328 0.38288 1.73702 25.5162 28.3968 28.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 570 0.000256 1024 200 440 28160 9.17098 3.36541 29.4306 103.262 145.39 145.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1670 0.001024 2048 410 320 16560 1.36214 17.8744 52.322 71.601 71.6579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.001024 4096 220 960 17760 2.71491 42.076 104.53 149.361 149.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1430 3.2e-05 2048 120 5800 593280 91.2633 59.5159 5677.33 1759.92 7588.3 7588.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 0.001024 2048 50 80 18840 1.66093 2.46259 52.4293 56.6049 56.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 890 0.001024 2048 280 720 13320 1.63869 42.7459 52.5539 96.9869 97.0479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 0.000128 4096 310 7080 91200 52.5207 28.3722 1688.83 835.734 2605.6 2605.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.001024 1024 50 120 18600 0.757728 1.26157 51.2348 53.2967 53.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 400 3.2e-05 512 115 440 168960 65.2602 13.1529 88.8963 412.653 580.2 580.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 0.001024 512 215 280 13920 0.665984 0.382976 4.53715 25.5526 31.2355 31.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 570 0.000256 1024 200 440 26880 9.30131 3.36787 28.1812 103.39 144.396 144.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1670 0.001024 2048 410 320 16560 1.36502 17.5497 52.4677 71.4242 71.4812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1520 0.001024 4096 220 960 17760 2.72109 34.7362 104.819 142.319 142.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1430 3.2e-05 2048 120 5800 592320 91.5417 59.5519 4616.11 1760.54 6528.01 6528.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 0.001024 2048 50 80 18960 1.66803 3.93552 52.5627 58.2209 58.2774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 890 0.001024 2048 280 720 13392 1.63562 23.6155 52.5551 77.8538 77.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 0.000128 4096 310 7080 91392 52.5514 28.3644 3004.31 837.27 3922.64 3922.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.001024 1024 50 120 18720 0.751616 2.13859 51.3026 54.2366 54.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 400 3.2e-05 512 115 440 184320 64.1992 13.2977 56.1852 416.601 550.518 550.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 0.001024 512 215 280 14208 0.667136 0.386688 2.39274 25.6356 29.1831 29.2736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 570 0.000256 1024 200 440 29184 9.20531 3.39763 16.89 104.331 133.982 134.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 0.001024 2048 410 320 16656 1.36976 9.45507 52.537 63.4035 63.4608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.001024 4096 220 960 17856 2.72058 60.7822 104.96 168.506 168.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1430 3.2e-05 2048 120 5800 593280 91.3467 59.4896 8223.32 1766.03 10140.5 10140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 0.001024 2048 50 80 18912 1.67059 2.61043 52.5605 56.8948 56.9528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 890 0.001024 2048 280 720 13344 1.63267 15.2535 52.5521 69.4873 69.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 0.000128 4096 310 7080 91392 52.3836 28.3444 1963.42 837.46 2881.74 2881.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.001024 1024 50 120 18624 0.750976 1.43706 51.2389 53.4692 53.5263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 400 3.2e-05 512 115 440 172032 64.5493 13.1236 34.8428 412.674 525.431 525.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 0.001024 512 215 280 13824 0.66672 0.383328 1.61926 25.534 28.3065 28.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 570 0.000256 1024 200 440 27648 9.19059 3.3649 11.2056 103.356 127.271 127.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 0.001024 2048 410 320 16608 1.36691 6.43062 52.5292 60.369 60.4276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 0.001024 4096 220 960 17760 2.7113 40.0957 104.696 147.544 147.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1430 3.2e-05 2048 120 5800 592896 91.0237 59.5128 5356.57 1760.99 7268.36 7268.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1820 0.001024 2048 50 80 18864 1.66918 2.2232 52.5651 56.5098 56.5687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 890 0.001024 2048 280 720 13248 1.6327 12.8229 52.4263 66.9263 66.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 0.000128 4096 310 7080 91008 52.4089 28.3676 1600.97 835.715 2517.59 2517.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.001024 1024 50 120 18576 0.760416 1.20643 51.2381 53.249 53.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 400 3.2e-05 512 115 440 165888 64.7283 13.052 67.7673 408.541 554.334 554.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 0.001024 512 215 280 13824 0.658464 0.379616 1.45014 25.4385 28.028 28.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 570 0.000256 1024 200 440 27648 9.12262 3.33802 25.7265 102.397 140.743 140.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1670 0.001024 2048 410 320 16560 1.37069 15.9642 52.5373 69.9163 69.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.001024 4096 220 960 17712 2.71258 32.7586 104.703 140.218 140.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1430 3.2e-05 2048 120 5800 592128 91.3939 59.8069 4406.49 1763.4 6321.35 6321.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 0.001024 2048 50 80 18928 1.66307 5.06675 52.4514 59.2343 59.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 890 0.001024 2048 280 720 13384 1.63632 31.7543 52.502 85.936 85.9952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 0.000128 4096 310 7080 91392 52.7326 28.3961 4266.25 836.424 5183.94 5184.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.001024 1024 50 120 18704 0.752288 3.10566 51.2676 55.1699 55.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 400 3.2e-05 512 115 440 186368 64.6817 13.3725 81.9209 418.224 578.437 578.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 0.001024 512 215 280 14112 0.666528 0.384896 3.46547 25.539 30.1547 30.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 0.000256 1024 200 440 29568 9.2544 3.41773 24.0972 104.743 141.667 141.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 0.001024 2048 410 320 16632 1.36896 13.6724 52.4393 67.5237 67.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.001024 4096 220 960 17808 2.7177 87.0748 104.637 194.473 194.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1430 3.2e-05 2048 120 5800 593152 91.4461 59.5615 11753.7 1759.08 13664 13664.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 0.001024 2048 50 80 18816 1.65914 3.25837 52.3435 57.3121 57.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 890 0.001024 2048 280 720 13328 1.63526 20.2691 52.5529 74.5066 74.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 0.000128 4096 310 7080 91392 52.4843 28.3791 2687.72 837.534 3606.25 3606.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.001024 1024 50 120 18592 0.743648 2.02237 51.2141 54.0249 54.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 400 3.2e-05 512 115 440 172032 64.9678 13.1834 48.4736 413.974 540.843 541.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 0.001024 512 215 280 13888 0.670016 0.39104 2.18637 25.5866 28.937 29.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 0.000256 1024 200 440 28672 9.17606 3.37715 15.9831 103.718 132.407 132.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 0.001024 2048 410 320 16576 1.36518 8.80666 52.4877 62.7023 62.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.001024 4096 220 960 17696 2.70742 54.381 104.436 161.567 161.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1430 3.2e-05 2048 120 5800 593152 91.1364 59.5154 7374.6 1761.03 9286.56 9286.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1820 0.001024 2048 50 80 18816 1.66502 3.29306 52.4599 57.4698 57.5304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 890 0.001024 2048 280 720 13272 1.63581 17.1492 52.519 71.349 71.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 0.000128 4096 310 7080 91392 52.6524 28.4062 2190.98 837.233 3109.41 3109.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.001024 1024 50 120 18480 0.749888 1.55709 50.0639 52.4158 52.4733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 400 3.2e-05 512 115 440 172032 65.9386 13.3775 40.1867 418.399 538.141 538.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 0.001024 512 215 280 13440 0.663424 0.379008 1.8865 25.314 28.3424 28.4363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 570 0.000256 1024 200 440 29568 9.2647 3.42768 14.2691 104.921 132.038 132.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 0.001024 2048 410 320 16464 1.36118 7.18122 52.2982 60.8811 60.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.001024 4096 220 960 17640 2.70365 44.6899 104.363 151.801 151.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1430 3.2e-05 2048 120 5800 591360 91.7036 59.5298 5993.4 1760.7 7905.61 7906.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 0.001024 2048 50 80 18944 1.66912 5.02784 52.5112 59.2609 59.3198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 890 0.001024 2048 280 720 13376 1.63299 30.8247 52.5013 85.0043 85.0641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 0.000128 4096 310 7080 91648 52.438 28.3853 3976.75 837.865 4895.57 4895.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.001024 1024 50 120 18688 0.758368 2.87366 51.2612 54.9357 54.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 400 3.2e-05 512 115 440 180224 65.0988 13.3304 74.219 417.57 570.464 570.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 0.001024 512 215 280 14336 0.6696 0.386848 3.35962 25.6745 30.1908 30.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 0.000256 1024 200 440 28672 9.27891 3.40787 21.9314 104.587 139.364 139.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 0.001024 2048 410 320 16640 1.37082 12.8369 52.4908 66.7446 66.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.001024 4096 220 960 17792 2.71658 80.6502 104.602 188.014 188.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1430 3.2e-05 2048 120 5800 592896 91.3086 59.6604 10786.2 1760.58 12698.1 12698.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 0.001024 2048 50 80 18816 1.66298 3.68592 52.35 57.7514 57.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 890 0.001024 2048 280 720 13312 1.63635 20.054 52.5096 74.2472 74.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 0.000128 4096 310 7080 91136 52.3881 28.342 2473.75 835.613 3390.23 3390.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.001024 1024 50 120 18560 0.75536 1.93741 51.1693 53.9068 53.9657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 400 3.2e-05 512 115 440 180224 65.1156 13.3303 48.5374 428.543 555.763 555.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 0.001024 512 215 280 13824 0.657408 0.378272 2.22416 25.375 28.7369 28.8357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 0.000256 1024 200 440 28672 9.28989 3.40794 14.5059 104.715 132.076 132.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 0.001024 2048 410 320 16512 1.36266 8.43782 52.3212 62.165 62.2229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.001024 4096 220 960 17664 2.70976 49.0515 104.27 156.075 156.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1430 3.2e-05 2048 120 5800 592896 91.3538 59.6974 6573.56 1761.17 8486.06 8486.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 0.001024 2048 50 80 18816 1.67101 2.7065 52.5314 56.9605 57.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 890 0.001024 2048 280 720 13248 1.63526 16.5485 52.5276 70.7558 70.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 0.000128 4096 310 7080 90624 52.3649 28.3186 2016.12 833.345 2930.29 2930.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.001024 1024 50 120 18432 0.746784 1.67069 50.0382 52.498 52.5595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 400 3.2e-05 512 115 440 172032 64.616 13.6984 37.6321 412.303 528.488 528.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 0.001024 512 215 280 13824 0.671584 0.385024 1.86138 25.589 28.6057 28.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 0.000256 1024 200 440 27648 9.21475 3.3711 12.5227 103.426 128.695 128.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 0.001024 2048 410 320 16512 1.36752 7.03693 52.5004 60.9492 61.0079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.001024 4096 220 960 17664 2.71725 40.7675 104.634 148.163 148.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1430 3.2e-05 2048 120 5800 591360 91.1643 59.458 5408.93 1760.43 7320.26 7320.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 0.001024 2048 50 80 18936 1.66752 4.99146 52.5635 59.281 59.3534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 890 0.001024 2048 280 720 13320 1.63181 30.3124 52.4268 84.417 84.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 0.000128 4096 310 7080 91584 52.5927 28.4029 4098.82 838.426 5018.38 5018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.001024 1024 50 120 18648 0.751616 2.94173 51.2397 54.9767 55.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 3.2e-05 512 115 440 175104 64.8505 13.2154 74.5859 414.556 567.448 567.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 0.001024 512 215 280 14112 0.666624 0.385024 3.34816 25.5818 30.0807 30.1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 0.000256 1024 200 440 28800 9.20054 3.38493 22.278 103.846 138.867 139.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 0.001024 2048 410 320 16632 1.36982 13.2816 52.5342 67.227 67.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.001024 4096 220 960 17784 2.72125 83.3642 104.71 190.838 190.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1430 3.2e-05 2048 120 5800 592704 91.532 59.5552 11184.6 1766.19 13102.1 13102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 0.001024 2048 50 80 18864 1.66912 3.46035 52.5098 57.6905 57.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 890 0.001024 2048 280 720 13248 1.62854 21.1802 52.3739 75.2288 75.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 0.000128 4096 310 7080 91008 52.428 28.359 2647.03 834.828 3562.78 3562.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.001024 1024 50 120 18576 0.765952 1.88269 51.2167 53.9086 53.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 400 3.2e-05 512 115 440 165888 64.4356 13.0452 45.7922 407.988 531.504 531.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 0.001024 512 215 280 13824 0.662464 0.380736 2.20614 25.4529 28.7983 28.8911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 0.000256 1024 200 440 27648 9.11325 3.33824 14.4796 102.289 129.379 129.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 0.001024 2048 410 320 16560 1.36595 8.65075 52.48 62.5405 62.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 0.001024 4096 220 960 17712 2.7095 54.1327 104.593 161.477 161.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1430 3.2e-05 2048 120 5800 592128 91.3508 59.5518 7232.25 1761.53 9144.96 9145.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 0.001024 2048 50 80 18792 1.66733 3.54038 52.5655 57.8245 57.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 890 0.001024 2048 280 720 13176 1.63107 18.6047 52.4343 72.7174 72.7762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 0.000128 4096 310 7080 89856 52.8344 28.3914 2312.35 836.111 3229.82 3229.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.001024 1024 50 120 18360 0.754304 1.6624 50.0002 52.4614 52.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 400 3.2e-05 512 115 440 165888 64.4893 13.0614 40.4372 408.467 526.695 526.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 0.001024 512 215 280 13824 0.665856 0.381312 2.04326 25.4875 28.6799 28.7724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 0.000256 1024 200 440 27648 9.144 3.34486 13.0954 102.496 128.24 128.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 0.001024 2048 410 320 16416 1.36208 7.39552 52.3442 61.1438 61.2004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.001024 4096 220 960 17496 2.7016 47.4724 103.933 154.15 154.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1430 3.2e-05 2048 120 5800 590976 91.9697 59.6281 6380.79 1764.73 8297.39 8297.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 0.001024 2048 50 80 18720 1.67194 2.80186 52.5225 57.0479 57.1081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 890 0.001024 2048 280 720 12960 1.62579 16.3779 51.9973 70.0471 70.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 0.000128 4096 310 7080 89856 52.1168 28.2952 2061.31 829.609 2971.47 2971.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.001024 1024 50 120 18432 0.743232 1.48691 51.2181 53.4899 53.5531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 400 3.2e-05 512 115 440 147456 63.7238 12.8105 32.6486 395.834 505.255 505.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 0.001024 512 215 280 12672 0.655168 0.372416 1.71034 25.1412 27.979 28.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 570 0.000256 1024 200 440 23040 9.15997 3.25021 10.2912 99.4154 122.276 122.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 0.001024 2048 410 320 16416 1.36499 6.80141 52.4948 60.7023 60.7596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.001024 4096 220 960 17568 2.70928 42.5555 104.619 149.925 149.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1430 3.2e-05 2048 120 5800 592128 91.2856 59.7148 5709.19 1762.72 7623.19 7623.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 0.001024 2048 50 80 18880 1.66298 4.88064 52.3892 58.9875 59.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 890 0.001024 2048 280 720 13360 1.63581 29.8939 52.5112 84.0877 84.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 0.000128 4096 310 7080 91520 52.494 28.3914 3854.18 838.096 4773.3 4773.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.001024 1024 50 120 18640 0.757888 2.83034 51.2151 54.8488 54.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 3.2e-05 512 115 440 184320 64.9508 13.3752 73.1757 419.017 570.772 570.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 0.001024 512 215 280 14080 0.663552 0.382496 3.15366 25.5095 29.8146 29.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 0.000256 1024 200 440 28160 9.17242 3.36762 20.5108 103.258 136.472 136.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 0.001024 2048 410 320 16560 1.36717 12.3561 52.3204 66.0897 66.1479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 0.001024 4096 220 960 17760 2.7159 78.0572 104.534 185.351 185.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1430 3.2e-05 2048 120 5800 593280 91.2187 59.6621 10456.8 1760.85 12368.8 12369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 0.001024 2048 50 80 18720 1.6616 3.76957 52.2221 57.7097 57.7704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 890 0.001024 2048 280 720 13280 1.63642 20.5066 52.5561 74.7439 74.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 0.000128 4096 310 7080 89600 52.3758 28.2967 2575.69 832.382 3488.89 3489.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.001024 1024 50 120 18560 0.750592 2.0704 51.2405 54.1046 54.1621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 3.2e-05 512 115 440 163840 65.3905 13.1245 44.9018 412.666 536.33 536.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 0.001024 512 215 280 14080 0.666144 0.386176 2.25856 25.5801 28.9927 29.0858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 0.000256 1024 200 440 28160 9.17427 3.37078 14.3929 103.777 130.882 131.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 0.001024 2048 410 320 16480 1.36624 8.61594 52.3657 62.3921 62.4577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 0.001024 4096 220 960 17600 2.70541 52.1892 104.19 159.128 159.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1430 3.2e-05 2048 120 5800 592640 91.0871 59.7939 7127.59 1763.52 9042.28 9042.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 0.001024 2048 50 80 18720 1.66093 3.72074 52.4428 57.8754 57.9373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 890 0.001024 2048 280 720 13200 1.63827 18.4646 52.569 72.7187 72.7792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 0.000128 4096 310 7080 90240 52.5646 28.3875 2171.24 836.331 3088.66 3088.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.001024 1024 50 120 18480 0.753536 1.70189 51.2439 53.7451 53.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 400 3.2e-05 512 115 440 153600 66.1511 13.144 35.6215 412.663 527.822 528.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 0.001024 512 215 280 13440 0.67696 0.385024 1.93165 25.6271 28.7253 28.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 0.000256 1024 200 440 26880 9.29936 3.37693 12.4659 103.573 128.874 129.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 0.001024 2048 410 320 16320 1.3568 6.85875 52.1568 60.4165 60.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 0.001024 4096 220 960 17520 2.70336 43.7345 104.202 150.686 150.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1430 3.2e-05 2048 120 5800 591360 91.6556 59.8331 5968.33 1764.14 7884.23 7884.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 0.001024 2048 50 80 18560 1.66093 3.18048 52.1733 57.0675 57.1291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 890 0.001024 2048 280 720 13120 1.6384 16.2365 52.5095 70.4319 70.4983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 0.000128 4096 310 7080 87040 52.5209 28.246 2108.98 825.621 3015.51 3015.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.001024 1024 50 120 18240 0.742048 1.70598 49.9454 52.4375 52.4958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 400 3.2e-05 512 115 440 163840 65.4716 13.1339 36.6394 412.299 527.787 527.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 0.001024 512 215 280 14080 0.67296 0.38736 1.89667 25.6724 28.7324 28.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 0.000256 1024 200 440 25600 9.42272 3.3761 11.1362 103.572 127.665 127.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 0.001024 2048 410 320 16320 1.36509 6.73139 52.3207 60.459 60.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.001024 4096 220 960 17280 2.676 43.1659 103.238 149.123 149.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1430 3.2e-05 2048 120 5800 591360 91.6401 59.9142 5876.24 1766.2 7794.28 7794.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 0.001024 2048 50 80 18912 1.67114 4.74573 52.5106 58.9829 59.0438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 890 0.001024 2048 280 720 13344 1.63872 28.5 52.5035 82.6891 82.7482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 0.000128 4096 310 7080 91392 52.4159 28.3599 3668.54 836.635 4586.1 4586.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.001024 1024 50 120 18624 0.751616 2.65626 51.2125 54.665 54.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 3.2e-05 512 115 440 172032 64.6246 13.1256 64.6812 412.696 555.37 555.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 0.001024 512 215 280 13824 0.6648 0.384224 2.98842 25.524 29.6606 29.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 0.000256 1024 200 440 27648 9.18922 3.36237 19.1702 103.257 135.137 135.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 0.001024 2048 410 320 16608 1.37216 11.67 52.4794 65.566 65.6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 0.001024 4096 220 960 17760 2.72419 73.49 104.595 180.853 180.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1430 3.2e-05 2048 120 5800 592896 91.0143 59.5485 9888.41 1759.41 11798.7 11798.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 0.001024 2048 50 80 18816 1.66643 3.32227 52.5245 57.5663 57.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 890 0.001024 2048 280 720 13248 1.63853 20.326 52.5137 74.5208 74.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 0.000128 4096 310 7080 90624 52.3786 28.3173 2564.92 833.232 3478.98 3479.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.001024 1024 50 120 18432 0.74672 1.96778 50.0324 52.7885 52.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 3.2e-05 512 115 440 172032 64.5914 13.1359 45.9638 412.366 536.302 536.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 0.001024 512 215 280 13824 0.668832 0.391136 2.20282 25.5908 28.9553 29.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 0.000256 1024 200 440 27648 9.21197 3.36896 14.2514 103.411 130.397 130.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 0.001024 2048 410 320 16512 1.37011 8.60486 52.4933 62.5113 62.5681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.001024 4096 220 960 17664 2.71565 52.1206 104.617 159.496 159.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1430 3.2e-05 2048 120 5800 591360 91.137 59.4731 7011.53 1760.18 8922.6 8922.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 0.001024 2048 50 80 18720 1.66707 2.86883 52.5198 57.1095 57.1658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 890 0.001024 2048 280 720 12960 1.62413 16.6912 51.9949 70.3556 70.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 0.000128 4096 310 7080 89856 52.1302 28.2911 2094.38 829.61 3004.54 3004.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.001024 1024 50 120 18432 0.743424 1.50288 51.2181 53.5069 53.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 3.2e-05 512 115 440 147456 63.6903 12.8156 33.1467 395.824 505.715 505.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 0.001024 512 215 280 12672 0.6552 0.372768 1.74851 25.1387 28.0151 28.1063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 0.000256 1024 200 440 23040 9.15136 3.24566 9.85197 99.4141 121.821 121.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 0.001024 2048 410 320 16416 1.36502 6.92182 52.4919 60.8219 60.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 0.001024 4096 220 960 17568 2.71507 42.9857 104.618 150.361 150.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1430 3.2e-05 2048 120 5800 592128 91.2809 59.7263 5785.17 1763.4 7699.86 7700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 0.001024 2048 50 80 18432 1.65664 3.52211 52.0548 57.2843 57.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 890 0.001024 2048 280 720 13056 1.63795 15.6324 52.5692 69.884 69.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 0.000128 4096 310 7080 89088 52.0112 28.2394 1946.6 826.779 2853.77 2853.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.001024 1024 50 120 18048 0.73536 1.7408 49.7974 52.3169 52.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 400 3.2e-05 512 115 440 147456 63.8126 12.8216 31.305 396.267 504.45 504.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 0.001024 512 215 280 12288 0.663584 0.374624 1.8551 25.2172 28.211 28.3034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 0.000256 1024 200 440 24576 9.03469 3.25219 10.9521 99.6397 123.029 123.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 0.001024 2048 410 320 16128 1.35859 6.18957 52.026 59.6174 59.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.001024 4096 220 960 17280 2.6912 39.5347 103.682 145.952 146.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1430 3.2e-05 2048 120 5800 589824 91.6641 59.7651 5404.85 1767.56 7324.13 7324.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 0.001024 2048 50 80 18900 1.66691 4.95859 52.495 59.1708 59.2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 890 0.001024 2048 280 720 13300 1.63021 29.4789 52.3971 83.551 83.6128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 0.000128 4096 310 7080 91200 52.8262 28.4405 3756.23 837.25 4674.88 4674.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.001024 1024 50 120 18600 0.753664 2.75126 51.1855 54.7329 54.7904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 3.2e-05 512 115 440 179200 63.9572 13.1592 70.1531 412.119 559.632 559.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 0.001024 512 215 280 14000 0.666848 0.384864 3.08499 25.5253 29.7605 29.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 0.000256 1024 200 440 27200 9.29059 3.37101 19.2331 103.27 135.319 135.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 0.001024 2048 410 320 16600 1.37075 12.1426 52.4751 66.0305 66.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.001024 4096 220 960 17800 2.73408 76.3887 104.84 184.007 184.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1430 3.2e-05 2048 120 5800 592800 91.9103 59.7621 10261.8 1762.18 12176 12176.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 0.001024 2048 50 80 18800 1.67174 3.70682 52.4849 57.9202 57.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 890 0.001024 2048 280 720 13200 1.6343 21.6709 52.3947 75.7445 75.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 0.000128 4096 310 7080 89600 52.7966 28.3879 2506.25 833.392 3420.97 3421.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.001024 1024 50 120 18400 0.752896 2.03718 49.9999 52.8307 52.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 3.2e-05 512 115 440 179200 63.9741 13.1625 47.7194 412.339 537.439 537.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 0.001024 512 215 280 13600 0.673184 0.385024 2.12058 25.5939 28.8708 28.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 0.000256 1024 200 440 25600 9.4217 3.3751 13.1231 103.388 129.468 129.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 0.001024 2048 410 320 16400 1.36003 8.24525 52.1953 61.8457 61.9056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.001024 4096 220 960 17600 2.71088 52.3824 104.286 159.424 159.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1430 3.2e-05 2048 120 5800 592000 91.7352 59.7735 6960.9 1760.08 8872.77 8873.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 0.001024 2048 50 80 18600 1.65683 3.08646 52.2306 57.0255 57.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 890 0.001024 2048 280 720 12900 1.61997 17.8753 51.8739 71.4143 71.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 0.000128 4096 310 7080 88800 52.2776 28.3281 2213.15 825.567 3119.46 3119.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.001024 1024 50 120 18300 0.740992 1.65069 50.0082 52.4426 52.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 3.2e-05 512 115 440 153600 66.2344 13.1731 35.9864 412.296 527.923 528.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 0.001024 512 215 280 13200 0.68416 0.386752 1.88752 25.6601 28.7186 28.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 0.000256 1024 200 440 24000 9.59242 3.38051 10.7199 103.553 127.4 127.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 0.001024 2048 410 320 16200 1.35686 7.4409 51.9421 60.7819 60.8379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.001024 4096 220 960 17400 2.69517 44.5748 103.78 151.093 151.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1430 3.2e-05 2048 120 5800 590400 92.2106 59.7852 6066.39 1765.36 7984.02 7984.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 0.001024 2048 50 80 18400 1.65341 3.82778 52.0115 57.5458 57.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 890 0.001024 2048 280 720 12800 1.61776 16.8536 51.9182 70.4348 70.4925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 0.000128 4096 310 7080 86400 52.5884 28.2863 1922.72 826.898 2830.62 2830.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.001024 1024 50 120 18000 0.733664 1.39878 49.7603 51.9368 51.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 3.2e-05 512 115 440 153600 66.1853 13.146 33.3938 412.767 525.732 525.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 0.001024 512 215 280 11200 0.640352 0.361536 1.6471 23.6231 26.369 26.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 0.000256 1024 200 440 25600 9.43981 3.38186 11.6546 103.785 128.413 128.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 0.001024 2048 410 320 16000 1.34403 6.59866 51.7263 59.7134 59.7707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.001024 4096 220 960 17200 2.67878 41.7915 103.344 147.859 147.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1430 3.2e-05 2048 120 5800 592000 91.5477 59.698 5551.93 1764.14 7467.6 7467.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1820 0.001024 2048 50 96 18848 1.66707 4.91645 52.4947 59.1293 59.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 890 0.001024 2048 280 720 13408 1.6343 42.0907 52.5492 96.3179 96.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 0.000128 4096 310 7104 91904 52.3398 28.3341 3116.66 838.523 4035.99 4036.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.001024 1024 50 96 18880 0.754592 1.82438 51.2964 53.9182 53.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 400 3.2e-05 512 115 480 180224 65.2085 13.323 105.533 417.912 602.221 602.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 0.001024 512 215 288 13696 0.676992 0.387776 4.54938 25.6662 31.3798 31.4729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 570 0.000256 1024 200 432 27648 9.36797 3.40659 27.5644 104.645 145.146 145.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1670 0.001024 2048 410 288 16928 1.37421 16.5343 52.4639 70.415 70.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1520 0.001024 4096 220 960 17856 2.73395 63.1091 104.86 170.747 170.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1430 3.2e-05 2048 120 5808 593408 91.1246 59.769 8451.92 1762.02 10365.1 10365.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1820 0.001024 2048 50 96 18816 1.66518 3.2048 52.4994 57.4214 57.4804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 890 0.001024 2048 280 720 13376 1.6328 38.6901 52.5546 92.9219 92.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 0.000128 4096 310 7104 91648 52.4306 28.3406 1990.8 838.717 2910.42 2910.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 0.001024 1024 50 96 18816 0.7528 1.19795 51.2532 53.2454 53.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 400 3.2e-05 512 115 480 180224 65.2271 13.3263 101.248 417.991 598.029 598.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 0.001024 512 215 288 13568 0.67616 0.388864 4.42925 25.6857 31.2808 31.3735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 570 0.000256 1024 200 432 27648 9.38131 3.40874 26.9591 104.695 144.597 144.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1670 0.001024 2048 410 288 16896 1.37184 16.4434 52.4677 70.3257 70.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1520 0.001024 4096 220 960 17792 2.7239 40.5296 104.702 147.999 148.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1430 3.2e-05 2048 120 5808 592896 91.3171 59.6745 5418.85 1762.42 7332.52 7332.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1820 0.001024 2048 50 96 18720 1.66496 7.86506 52.2923 61.8744 61.9353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 890 0.001024 2048 280 720 13344 1.65552 42.0004 52.5195 96.2229 96.2847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 0.000128 4096 310 7104 91392 52.4269 28.3339 1644.95 836.946 2562.8 2562.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1330 0.001024 1024 50 96 18816 0.749568 3.58403 51.3035 55.6788 55.7354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 400 3.2e-05 512 115 480 172032 64.7539 13.1319 102.603 412.364 593.103 593.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 0.001024 512 215 288 13440 0.67216 0.38272 4.46064 25.5209 31.1396 31.2314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 570 0.000256 1024 200 432 26112 9.34605 3.36349 25.3945 103.296 141.557 141.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 0.001024 2048 410 288 16800 1.37139 16.3416 52.2569 70.0144 70.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1520 0.001024 4096 220 960 17760 2.73376 33.5667 104.628 140.972 141.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1430 3.2e-05 2048 120 5808 592896 90.9658 59.484 4482.45 1759.88 6393.06 6393.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1820 0.001024 2048 50 96 18840 1.66502 4.57926 52.4544 58.7518 58.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 890 0.001024 2048 280 720 13400 1.6384 23.5069 52.5095 77.7032 77.7651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 0.000128 4096 310 7104 91840 52.5944 28.4176 3012.99 837.846 3931.99 3932.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.001024 1024 50 96 18880 0.752352 1.67046 51.2888 53.7559 53.8169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 400 3.2e-05 512 115 480 184320 64.9672 13.3857 59.6874 418.964 557.249 557.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 0.001024 512 215 288 13600 0.672512 0.386016 2.40406 25.5921 29.156 29.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 570 0.000256 1024 200 432 28160 9.38352 3.42835 15.9581 104.913 133.839 133.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 0.001024 2048 410 288 16920 1.36886 8.77568 52.4166 62.6036 62.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.001024 4096 220 960 17840 2.7136 60.7154 104.74 168.215 168.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1430 3.2e-05 2048 120 5808 593600 91.5637 59.5809 8204.98 1760.4 10116.8 10117.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1820 0.001024 2048 50 96 18800 1.66746 3.03645 52.4584 57.2186 57.2784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 890 0.001024 2048 280 720 13360 1.63635 15.3834 52.5169 69.583 69.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 0.000128 4096 310 7104 91520 52.5305 28.4017 1963.89 838.153 2883.11 2883.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.001024 1024 50 96 18800 0.752288 1.1264 51.2348 53.157 53.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 400 3.2e-05 512 115 480 184320 65.2091 13.3751 83.4126 419.172 581.415 581.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 0.001024 512 215 288 13440 0.668256 0.381344 1.63581 25.5166 28.3056 28.4037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 570 0.000256 1024 200 432 26880 9.26909 3.36576 24.1795 103.261 140.23 140.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1670 0.001024 2048 410 288 16880 1.36826 14.628 52.4279 68.4661 68.5235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.001024 4096 220 960 17760 2.7177 40.0924 104.537 147.391 147.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1430 3.2e-05 2048 120 5808 593280 91.0953 59.5304 5352.23 1759.97 7263.09 7263.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1820 0.001024 2048 50 96 18720 1.66298 2.73203 52.4335 56.8812 56.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 890 0.001024 2048 280 720 13320 1.63757 37.5726 52.5189 91.7772 91.8344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 0.000128 4096 310 7104 91200 52.5349 28.3841 1596.52 835 2512.58 2512.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.001024 1024 50 96 18720 0.75264 1.01376 51.1752 52.9838 53.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 400 3.2e-05 512 115 480 168960 65.3966 15.9363 84.997 412.366 578.945 579.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 0.001024 512 215 288 13440 0.671008 0.38336 4.08326 25.5396 30.7762 30.8719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 570 0.000256 1024 200 432 26880 9.31766 3.36685 24.2604 103.323 140.425 140.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1670 0.001024 2048 410 288 16800 1.36557 14.4624 52.3243 68.1973 68.2537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.001024 4096 220 960 17760 2.71965 32.6164 104.763 140.144 140.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1430 3.2e-05 2048 120 5808 592320 91.4293 59.6651 4379.02 1759.48 6289.87 6290.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 0.001024 2048 50 96 18816 1.66493 6.04323 52.4065 60.1682 60.2274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 890 0.001024 2048 280 720 13392 1.63747 30.804 52.5021 84.9889 85.0498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 0.000128 4096 310 7104 91776 52.4335 28.3771 4169.36 836.429 5086.74 5086.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.001024 1024 50 96 18864 0.74816 2.48762 51.2695 54.5487 54.6062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 400 3.2e-05 512 115 480 178176 64.9112 13.2922 80.1165 416.184 574.751 574.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 0.001024 512 215 288 13632 0.672384 0.387072 3.66413 25.6174 30.4422 30.5417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 570 0.000256 1024 200 432 27648 9.32736 3.40147 22.3468 104.225 139.452 139.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 0.001024 2048 410 288 16896 1.36448 12.3688 52.3691 66.1469 66.2041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.001024 4096 220 960 17856 2.72877 84.7599 104.856 192.389 192.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1430 3.2e-05 2048 120 5808 593280 91.2056 59.73 11431.6 1761.24 13344.1 13344.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1820 0.001024 2048 50 96 18720 1.66298 3.83821 52.2912 57.8435 57.9031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 890 0.001024 2048 280 720 13344 1.63587 19.4867 52.5194 73.6895 73.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 0.000128 4096 310 7104 91392 52.399 28.3463 2614.22 836.966 3532.07 3532.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.001024 1024 50 96 18816 0.746528 1.50874 51.2732 53.5702 53.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 400 3.2e-05 512 115 480 172032 64.5509 13.1291 49.8112 412.233 539.97 540.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 0.001024 512 215 288 13440 0.670912 0.382528 2.29974 25.5283 28.9813 29.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 570 0.000256 1024 200 432 26112 9.33162 3.36157 13.5812 103.294 129.727 129.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 0.001024 2048 410 288 16800 1.3625 7.79642 52.2549 61.4588 61.5173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.001024 4096 220 960 17760 2.7121 53.2391 104.633 160.628 160.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1430 3.2e-05 2048 120 5808 592896 90.9035 59.5201 7168.46 1759.9 9079.06 9079.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1820 0.001024 2048 50 96 18720 1.66893 3.29418 52.4566 57.4713 57.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 890 0.001024 2048 280 720 13248 1.62928 16.8894 52.4319 70.9965 71.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 0.000128 4096 310 7104 91008 52.4344 28.3687 2103.23 835.734 3019.9 3020.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.001024 1024 50 96 18720 0.751552 1.24512 51.2338 53.2717 53.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 400 3.2e-05 512 115 480 165888 64.401 13.046 39.604 408.442 525.728 525.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 0.001024 512 215 288 13248 0.66672 0.380416 2.02323 25.4395 28.6122 28.7072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 570 0.000256 1024 200 432 25344 9.30205 3.33882 28.4077 102.398 143.609 143.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 0.001024 2048 410 288 16704 1.35987 6.49626 52.1664 60.0645 60.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.001024 4096 220 960 17712 2.71565 43.221 104.702 150.68 150.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1430 3.2e-05 2048 120 5808 592128 91.3724 59.519 5803.91 1763.42 7718.51 7718.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1820 0.001024 2048 50 96 18624 1.66368 2.79347 52.2799 56.7891 56.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 890 0.001024 2048 280 720 13248 1.63456 55.839 52.5107 110.029 110.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 0.000128 4096 310 7104 90624 52.3795 28.3116 1767.84 833.198 2681.86 2681.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.001024 1024 50 96 18624 0.757824 1.05472 50.0879 51.9447 52.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 400 3.2e-05 512 115 480 172032 64.6462 13.1349 120.267 412.234 610.529 610.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 0.001024 512 215 288 13056 0.678944 0.385728 1.60966 25.5881 28.3613 28.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 570 0.000256 1024 200 432 24576 9.4759 3.37101 30.9853 103.403 147.393 147.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1670 0.001024 2048 410 288 16704 1.36621 21.9712 52.2481 75.6286 75.6878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.001024 4096 220 960 17664 2.7113 36.7468 104.644 144.146 144.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1430 3.2e-05 2048 120 5808 591360 91.1553 59.6108 4878.79 1760.37 6790.21 6790.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 0.001024 2048 50 96 18816 1.6633 5.732 52.4774 59.9258 59.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 890 0.001024 2048 280 720 13384 1.6361 29.6994 52.5547 83.9413 83.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 0.000128 4096 310 7104 91840 52.604 28.3993 3853.42 837.317 4771.88 4771.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.001024 1024 50 96 18872 0.74752 2.27491 51.3165 54.3803 54.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 400 3.2e-05 512 115 480 179200 65.3335 13.3709 75.2076 418.682 572.833 573.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 0.001024 512 215 288 13440 0.673312 0.384416 3.34445 25.5515 30.0549 30.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 0.000256 1024 200 432 27776 9.40848 3.41606 20.0866 104.858 137.925 138.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 0.001024 2048 410 288 16912 1.37238 11.3237 52.4865 65.2263 65.2841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.001024 4096 220 960 17808 2.72144 77.853 104.747 185.364 185.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1430 3.2e-05 2048 120 5808 593152 91.371 59.4752 10541.5 1761.77 12454.4 12454.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 0.001024 2048 50 96 18704 1.66493 3.67046 52.328 57.7147 57.7765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 890 0.001024 2048 280 720 13328 1.63456 19.3905 52.5578 73.6297 73.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 0.000128 4096 310 7104 91392 52.5071 28.3751 2428.44 837.611 3347.07 3347.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.001024 1024 50 96 18816 0.749568 1.42109 51.3207 53.5334 53.5917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 400 3.2e-05 512 115 480 172032 65.0132 13.1851 47.7605 413.906 540.115 540.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 0.001024 512 215 288 13440 0.673152 0.386784 2.1575 25.5921 28.9093 29.0017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 0.000256 1024 200 432 26880 9.3152 3.37715 12.6842 103.734 129.268 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 0.001024 2048 410 288 16800 1.3599 7.43629 52.3419 61.1813 61.2384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.001024 4096 220 960 17696 2.71136 49.1131 104.446 156.314 156.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1430 3.2e-05 2048 120 5808 593152 91.0953 59.7681 6670.74 1761.2 8583.09 8583.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 0.001024 2048 50 96 18648 1.66019 3.60954 52.3365 57.6586 57.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 890 0.001024 2048 280 720 13272 1.63958 16.1237 52.5644 70.3743 70.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 0.000128 4096 310 7104 91392 52.6441 28.4221 1997.34 838.04 2916.59 2916.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.001024 1024 50 96 18648 0.74528 1.36922 50.1125 52.2706 52.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 400 3.2e-05 512 115 480 172032 65.9475 13.3738 39.0283 418.82 537.407 537.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 0.001024 512 215 288 12768 0.669696 0.377504 1.74829 25.3248 28.2218 28.3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 570 0.000256 1024 200 432 26880 9.4969 3.42326 11.7076 105.022 129.801 129.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 0.001024 2048 410 288 16800 1.36602 5.91667 52.4959 59.8207 59.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.001024 4096 220 960 17640 2.70973 40.0571 104.46 147.273 147.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1430 3.2e-05 2048 120 5808 591360 91.699 59.8117 5469.9 1761.77 7383.44 7383.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1820 0.001024 2048 50 96 18592 1.65878 3.24541 52.3321 57.2881 57.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 890 0.001024 2048 280 720 13216 1.63741 14.7436 52.5624 68.9882 69.0468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 0.000128 4096 310 7104 91392 52.4328 28.3344 1802.11 838.308 2721.32 2721.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.001024 1024 50 96 18592 0.745728 1.2329 50.1131 52.1353 52.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 400 3.2e-05 512 115 480 143360 65.6325 13.0402 29.7996 404.414 513.12 513.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 0.001024 512 215 288 12544 0.672448 0.376768 1.65632 25.365 28.1707 28.2627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 570 0.000256 1024 200 432 25088 9.19024 3.30237 9.99274 101.487 124.127 124.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 0.001024 2048 410 288 16576 1.35638 5.55443 52.0417 58.9957 59.0501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.001024 4096 220 960 17472 2.69517 35.8769 103.857 142.47 142.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1430 3.2e-05 2048 120 5808 591360 91.2416 59.5708 4932.84 1762.01 6845.91 6846.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 0.001024 2048 50 96 18816 1.66614 5.60643 52.495 59.8194 59.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 890 0.001024 2048 280 720 13376 1.64323 28.8312 52.548 83.0725 83.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 0.000128 4096 310 7104 91648 52.4272 28.3778 3688.36 838.611 4607.92 4608.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.001024 1024 50 96 18816 0.749568 2.21155 51.2491 54.2521 54.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 400 3.2e-05 512 115 480 180224 65.0954 13.3289 75.2159 417.94 571.832 572.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 0.001024 512 215 288 13568 0.679712 0.388416 3.09005 25.6885 29.9461 30.0401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 0.000256 1024 200 432 27648 9.36762 3.40957 19.4337 104.681 137.05 137.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 0.001024 2048 410 288 16896 1.36851 11.1473 52.4596 65.0199 65.0782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.001024 4096 220 960 17792 2.71744 73.558 104.688 181.006 181.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1430 3.2e-05 2048 120 5808 592896 91.3195 59.575 9929.08 1762.25 11842.5 11842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 0.001024 2048 50 96 18688 1.66298 4.10864 52.2908 58.1161 58.1755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 890 0.001024 2048 280 720 13312 1.63568 18.9187 52.5193 73.118 73.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 0.000128 4096 310 7104 91136 52.4338 28.3421 2345.53 835.733 3262.17 3262.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.001024 1024 50 96 18688 0.75264 1.54624 50.0938 52.4357 52.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 400 3.2e-05 512 115 480 180224 65.0419 13.3284 48.0943 417.85 544.548 544.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 0.001024 512 215 288 12800 0.6688 0.37888 2.04218 25.3769 28.5661 28.6646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 0.000256 1024 200 432 26624 9.45501 3.41574 12.6183 104.71 130.353 130.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 0.001024 2048 410 288 16768 1.36346 7.25962 52.2603 60.9231 60.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.001024 4096 220 960 17664 2.70733 46.9548 104.284 153.989 154.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1430 3.2e-05 2048 120 5808 592896 91.3781 59.5391 6318.54 1765.84 8235.56 8235.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 0.001024 2048 50 96 18624 1.66301 3.19904 52.3267 57.2416 57.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 890 0.001024 2048 280 720 13248 1.63619 16.5663 52.5535 70.8 70.8612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 0.000128 4096 310 7104 90624 52.3729 28.3029 1940.99 833.924 2855.73 2855.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.001024 1024 50 96 18624 0.759136 1.18374 50.1134 52.0982 52.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 400 3.2e-05 512 115 480 172032 64.5754 13.1231 39.0252 412.589 529.557 529.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 0.001024 512 215 288 13056 0.677856 0.387264 1.78077 25.5971 28.545 28.6367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 0.000256 1024 200 432 24576 9.48275 3.3727 9.5623 103.493 126.069 126.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 0.001024 2048 410 288 16704 1.36074 6.10304 52.2923 59.7987 59.8569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.001024 4096 220 960 17664 2.71242 39.5802 104.703 147.039 147.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1430 3.2e-05 2048 120 5808 591360 91.162 59.3872 5145.08 1761.63 7057.53 7057.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 0.001024 2048 50 96 18432 1.65248 3.66826 51.9796 57.3528 57.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 890 0.001024 2048 280 720 13056 1.62877 14.934 52.2042 68.8132 68.8722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 0.000128 4096 310 7104 90112 52.6406 28.3412 1710.23 836.932 2628.28 2628.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.001024 1024 50 96 18432 0.741376 1.32912 49.941 52.0543 52.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 400 3.2e-05 512 115 480 163840 66.3422 13.3264 33.0784 418.084 531.076 531.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 0.001024 512 215 288 12288 0.658112 0.372768 1.77795 25.1305 28.0422 28.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 570 0.000256 1024 200 432 24576 9.65766 3.40998 9.43005 104.94 127.591 127.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 0.001024 2048 410 288 16640 1.35997 5.35744 52.2867 59.0455 59.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.001024 4096 220 960 17408 2.69107 33.5806 103.663 139.977 140.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1430 3.2e-05 2048 120 5808 591872 91.3966 59.7533 4537.89 1765.98 6455.29 6455.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 0.001024 2048 50 96 18792 1.66707 5.6857 52.4532 59.859 59.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 890 0.001024 2048 280 720 13320 1.62816 28.9715 52.4175 83.0619 83.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 0.000128 4096 310 7104 91584 52.5498 28.4058 3712.71 838.34 4632.14 4632.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.001024 1024 50 96 18864 0.752192 2.16499 51.3235 54.2852 54.3434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 3.2e-05 512 115 480 175104 64.8151 13.2096 70.9505 415.087 564.299 564.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 0.001024 512 215 288 13536 0.67232 0.385024 3.1833 25.5835 29.9243 30.0175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 0.000256 1024 200 432 26496 9.39504 3.38134 18.1836 103.835 134.956 135.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 0.001024 2048 410 288 16848 1.36592 10.7492 52.353 64.5114 64.5674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.001024 4096 220 960 17784 2.72192 74.8093 104.694 182.269 182.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1430 3.2e-05 2048 120 5808 592704 91.5246 59.6214 10035.1 1764.25 11950.8 11951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 0.001024 2048 50 96 18720 1.66502 3.99302 52.4595 58.1688 58.2272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 890 0.001024 2048 280 720 13248 1.63155 20.5956 52.4338 74.7054 74.7642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 0.000128 4096 310 7104 91008 52.4362 28.3719 2548.84 835.71 3465.51 3465.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.001024 1024 50 96 18720 0.749824 1.49094 51.2335 53.5196 53.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 3.2e-05 512 115 480 165888 64.4395 15.8372 47.012 408.43 535.962 536.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 0.001024 512 215 288 13248 0.666848 0.380928 2.31994 25.4444 28.9138 29.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 0.000256 1024 200 432 25344 9.29354 3.33811 12.7586 102.395 127.944 128.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 0.001024 2048 410 288 16704 1.36397 7.84371 52.1661 61.4159 61.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.001024 4096 220 960 17712 2.71837 52.3708 104.704 159.836 159.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1430 3.2e-05 2048 120 5808 592128 91.358 59.6442 6934.77 1763.41 8849.45 8849.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 0.001024 2048 50 96 18576 1.65888 3.83578 52.2157 57.76 57.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 890 0.001024 2048 280 720 13176 1.63024 17.6557 52.381 71.7143 71.7692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 0.000128 4096 310 7104 89856 52.8171 28.4036 2128.17 835.298 3044.83 3044.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.001024 1024 50 96 18576 0.751616 1.38406 50.0542 52.2316 52.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 400 3.2e-05 512 115 480 165888 64.4776 13.0654 39.9206 408.082 525.782 525.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 0.001024 512 215 288 12960 0.673408 0.382976 2.03776 25.4749 28.6681 28.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 0.000256 1024 200 432 24192 9.43408 3.34438 10.4225 102.397 125.751 125.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 0.001024 2048 410 288 16632 1.35635 6.30579 52.1155 59.8203 59.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.001024 4096 220 960 17496 2.70486 43.2128 103.829 149.787 149.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1430 3.2e-05 2048 120 5808 590976 91.6243 59.5624 5879.13 1762.13 7792.72 7792.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 0.001024 2048 50 96 18432 1.65629 3.27475 52.0665 57.0497 57.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 890 0.001024 2048 280 720 12960 1.62394 16.0737 52.0369 69.7774 69.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 0.000128 4096 310 7104 89856 52.1322 28.2849 2134.48 830.239 3045.28 3045.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.001024 1024 50 96 18432 0.738016 1.22534 49.9848 51.9902 52.0355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 400 3.2e-05 512 115 480 147456 63.7206 12.8112 35.3804 396.11 508.257 508.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 0.001024 512 215 288 12672 0.658624 0.37408 1.75923 25.1519 28.0453 28.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 0.000256 1024 200 432 23040 9.15344 3.42835 10.5684 99.4894 122.79 122.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 0.001024 2048 410 288 16416 1.34944 6.87309 51.7744 60.0401 60.0956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.001024 4096 220 960 17568 2.71645 43.6058 104.698 151.064 151.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1430 3.2e-05 2048 120 5808 592128 91.2773 59.571 5911.52 1764.03 7826.67 7826.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 0.001024 2048 50 96 18800 1.66589 5.63987 52.4644 59.8223 59.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 890 0.001024 2048 280 720 13360 1.63635 28.6016 52.5221 82.8067 82.8659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 0.000128 4096 310 7104 91520 52.5258 28.411 3674.07 838.253 4593.4 4593.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.001024 1024 50 96 18800 0.751616 2.07526 51.2331 54.103 54.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 3.2e-05 512 115 480 184320 64.9178 13.3676 73.2419 419.091 570.861 571.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 0.001024 512 215 288 13440 0.670208 0.3848 2.99738 25.5125 29.6633 29.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 0.000256 1024 200 432 26880 9.27485 3.36726 18.1082 103.276 134.181 134.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 0.001024 2048 410 288 16880 1.36739 10.6498 52.4308 64.4908 64.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.001024 4096 220 960 17760 2.72179 73.8474 104.551 181.162 181.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1430 3.2e-05 2048 120 5808 593280 91.1462 59.7148 9915.82 1764.52 11831.5 11831.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 0.001024 2048 50 96 18720 1.66502 4.43984 52.4451 58.6036 58.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 890 0.001024 2048 280 720 13280 1.6367 20.4277 52.498 74.6092 74.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 0.000128 4096 310 7104 89600 52.3751 28.3068 2552.57 831.458 3464.86 3464.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.001024 1024 50 96 18720 0.759808 1.6425 51.2266 53.6752 53.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 3.2e-05 512 115 480 163840 65.385 13.1337 46.8356 412.236 537.835 538.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 0.001024 512 215 288 13440 0.67216 0.385184 2.22806 25.5675 28.957 29.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 0.000256 1024 200 432 25600 9.38093 3.37165 13.0907 103.337 129.343 129.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 0.001024 2048 410 288 16800 1.36746 7.92986 52.4084 61.7512 61.8094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.001024 4096 220 960 17600 2.70336 52.4042 104.076 159.227 159.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1430 3.2e-05 2048 120 5808 592640 91.0954 59.5424 7087.75 1761.72 9000.38 9000.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 0.001024 2048 50 96 18480 1.65478 4.29072 52.0174 58.0145 58.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 890 0.001024 2048 280 720 13200 1.63645 18.0802 52.5001 72.2621 72.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 0.000128 4096 310 7104 90240 52.5488 28.3689 2119.26 835.363 3035.67 3035.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.001024 1024 50 96 18480 0.74752 1.42803 49.9577 52.1756 52.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 3.2e-05 512 115 480 153600 66.1619 13.1523 36.6286 412.176 528.356 528.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 0.001024 512 215 288 13440 0.67904 0.386336 1.95274 25.6173 28.7344 28.8258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 0.000256 1024 200 432 26880 9.28685 3.376 11.4552 103.452 127.724 127.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 0.001024 2048 410 288 16560 1.35702 6.9495 51.98 60.3294 60.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.001024 4096 220 960 17520 2.70541 43.5303 104.078 150.356 150.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1430 3.2e-05 2048 120 5808 591360 91.3423 59.5349 5828.72 1762.09 7741.95 7742.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 0.001024 2048 50 96 18560 1.66566 3.56531 52.4619 57.7455 57.8046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 890 0.001024 2048 280 720 13120 1.6384 16.929 52.512 71.1239 71.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 0.000128 4096 310 7104 87040 52.5003 28.2583 1904.45 825.69 2811.03 2811.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.001024 1024 50 96 18560 0.749568 1.25869 51.2331 53.2829 53.3409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 400 3.2e-05 512 115 480 163840 65.4511 13.1379 36.5887 412.351 527.765 527.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 0.001024 512 215 288 12800 0.685216 0.388864 1.83453 25.6747 28.6857 28.7801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 0.000256 1024 200 432 25600 9.41181 3.37101 10.9274 103.58 127.447 127.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 0.001024 2048 410 288 16640 1.36525 6.20749 52.4275 60.0422 60.0998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.001024 4096 220 960 17280 2.68077 39.7553 103.246 145.724 145.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1430 3.2e-05 2048 120 5808 591360 91.6332 59.8444 5430.47 1766.39 7348.61 7348.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1820 0.001024 2048 50 100 18816 1.66291 5.12355 52.4791 59.3166 59.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 890 0.001024 2048 280 750 13152 1.63635 43.5738 52.5427 97.797 97.8575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 0.000128 4096 310 7100 91392 52.4236 28.3389 3244.92 838.482 4164.3 4164.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.001024 1024 50 100 18848 0.74752 1.93888 51.2855 54.0141 54.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 400 3.2e-05 512 115 450 167936 66.2771 13.3253 94.5608 417.93 592.339 592.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 0.001024 512 215 300 13568 0.67584 0.387232 4.62416 25.6636 31.4532 31.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 570 0.000256 1024 200 450 25600 9.53792 3.41158 26.3762 104.638 144.121 144.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1670 0.001024 2048 410 300 16832 1.36826 17.0066 52.4924 70.9103 70.9714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1520 0.001024 4096 220 950 17888 2.73139 65.2576 104.944 172.977 173.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1430 3.2e-05 2048 120 5800 593408 91.1149 59.5971 8812.47 1761.98 10725.4 10725.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1820 0.001024 2048 50 100 18752 1.66262 3.50208 52.3619 57.576 57.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 890 0.001024 2048 280 750 13120 1.6343 43.4118 52.5137 97.605 97.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 0.000128 4096 310 7100 91136 52.5415 28.3483 2055.15 838.153 2974.33 2974.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 0.001024 1024 50 100 18816 0.74752 1.29494 51.2636 53.3483 53.4057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 400 3.2e-05 512 115 450 163840 66.5353 13.3345 88.2592 417.811 586.178 586.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 0.001024 512 215 300 13568 0.677152 0.3872 4.57754 25.6803 31.425 31.5167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 570 0.000256 1024 200 450 25600 9.55491 3.40781 26.2003 104.625 143.944 144.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1670 0.001024 2048 410 300 16768 1.36672 16.8577 52.3739 70.6413 70.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1520 0.001024 4096 220 950 17856 2.72109 41.5232 104.886 149.171 149.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1430 3.2e-05 2048 120 5800 592896 91.3084 59.7033 5617.85 1763.89 7533.02 7533.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1820 0.001024 2048 50 100 18720 1.66144 8.27382 52.3573 62.3432 62.4026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 890 0.001024 2048 280 750 13056 1.65069 43.5395 52.4151 97.6524 97.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 0.000128 4096 310 7100 90624 52.4909 28.3296 1675.91 836.82 2593.69 2593.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 0.001024 1024 50 100 18720 0.745952 1.08598 51.1774 53.054 53.1128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 400 3.2e-05 512 115 450 159744 65.9493 13.1209 90.8936 412.309 582.515 582.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 0.001024 512 215 300 13056 0.67168 0.383168 4.4616 25.5196 31.1371 31.2305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 570 0.000256 1024 200 450 24576 9.47402 3.36179 25.319 103.28 141.59 141.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 0.001024 2048 410 300 16704 1.36141 16.8002 52.2784 70.4814 70.5379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1520 0.001024 4096 220 950 17760 2.73222 33.9576 104.526 141.258 141.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1430 3.2e-05 2048 120 5800 592896 91.0467 59.4217 4604.46 1760.06 6515.25 6515.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1820 0.001024 2048 50 100 18800 1.67437 4.73907 52.4262 58.8921 58.9522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 890 0.001024 2048 280 750 13120 1.63168 24.0431 52.4462 78.1694 78.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 0.000128 4096 310 7100 91200 52.7074 28.4116 3008.06 838.04 3927.36 3927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.001024 1024 50 100 18840 0.749728 1.76755 51.2718 53.834 53.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 400 3.2e-05 512 115 450 168960 66.3035 13.3941 53.2631 419.063 552.278 552.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 0.001024 512 215 300 13440 0.67584 0.385696 2.51574 25.6004 29.281 29.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 570 0.000256 1024 200 450 25600 9.60698 3.4289 15.162 104.938 133.291 133.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 0.001024 2048 410 300 16840 1.36784 9.21814 52.4994 63.1308 63.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.001024 4096 220 950 17880 2.72259 60.3835 104.884 168.035 168.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1430 3.2e-05 2048 120 5800 593600 91.5295 59.5756 8245.46 1760.82 10157.7 10157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1820 0.001024 2048 50 100 18720 1.66042 3.15187 52.3082 57.1737 57.2323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 890 0.001024 2048 280 750 13040 1.62816 15.6162 52.3325 69.6215 69.6808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 0.000128 4096 310 7100 90880 52.6108 28.3934 1926.27 838.118 2845.53 2845.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.001024 1024 50 100 18800 0.74752 1.16979 51.2659 53.2256 53.2849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 400 3.2e-05 512 115 450 163840 66.8395 13.3724 69.4441 419.162 569.057 569.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 0.001024 512 215 300 13120 0.673184 0.388384 1.70218 25.514 28.375 28.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 570 0.000256 1024 200 450 24320 9.4807 3.36906 22.5999 103.257 138.858 138.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1670 0.001024 2048 410 300 16800 1.36806 14.9383 52.4906 68.8382 68.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.001024 4096 220 950 17840 2.7177 39.2324 104.867 146.86 146.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1430 3.2e-05 2048 120 5800 593280 91.2556 59.5548 5285.56 1759.9 7196.54 7196.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1820 0.001024 2048 50 100 18720 1.66352 2.8551 52.429 57.0004 57.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 890 0.001024 2048 280 750 12960 1.62666 37.4258 52.2339 91.3331 91.3924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 0.000128 4096 310 7100 90240 52.7065 28.3755 1592.71 835.031 2508.96 2509.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.001024 1024 50 100 18720 0.749056 1.05914 51.2164 53.0692 53.1272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 400 3.2e-05 512 115 450 153600 66.583 13.1589 73.1039 412.378 565.474 565.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 0.001024 512 215 300 12960 0.675904 0.384896 4.08291 25.5432 30.7868 30.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 570 0.000256 1024 200 450 23040 9.62797 3.37101 21.4895 103.331 137.977 138.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1670 0.001024 2048 410 300 16680 1.36259 14.8291 52.2908 68.5257 68.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.001024 4096 220 950 17760 2.7177 32.7277 104.672 140.164 140.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1430 3.2e-05 2048 120 5800 592320 91.5669 59.6906 4405.55 1759.55 6316.64 6316.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1820 0.001024 2048 50 100 18560 1.65888 2.6993 52.104 56.5146 56.5758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 890 0.001024 2048 280 750 12960 1.62864 38.144 52.344 92.1623 92.2214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 0.000128 4096 310 7100 89600 52.3816 28.2725 1362.27 831.776 2274.84 2274.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 0.001024 1024 50 100 18720 0.753888 0.976896 51.2706 53.0435 53.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 400 3.2e-05 512 115 450 143360 67.292 13.1283 67.9132 412.396 560.98 561.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 0.001024 512 215 300 12800 0.675584 0.384736 3.9768 25.5666 30.7063 30.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 570 0.000256 1024 200 450 23040 9.58042 3.36896 21.1418 103.385 137.632 137.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1670 0.001024 2048 410 300 16640 1.36362 14.7798 52.2869 68.4721 68.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1520 0.001024 4096 220 950 17760 2.72589 28.6961 104.888 136.353 136.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1430 3.2e-05 2048 120 5800 592640 91.1364 59.582 3785.73 1762.27 5699 5699.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 0.001024 2048 50 100 18816 1.66422 6.25408 52.5325 60.5032 60.5627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 890 0.001024 2048 280 750 13104 1.63363 31.1972 52.4659 85.3438 85.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 0.000128 4096 310 7100 91008 52.5776 28.3638 4058.18 837.358 4976.62 4976.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.001024 1024 50 100 18816 0.748 2.50493 51.2647 54.5608 54.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 400 3.2e-05 512 115 450 165888 65.9901 13.2956 70.1209 417.278 566.926 567.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 0.001024 512 215 300 13440 0.673312 0.387072 3.59936 25.6313 30.3889 30.4828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 50 570 0.000256 1024 200 450 25344 9.51702 3.40029 20.6278 104.343 138.042 138.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 0.001024 2048 410 300 16800 1.36378 12.2473 52.456 66.11 66.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.001024 4096 220 950 17856 2.7136 81.438 104.884 189.079 189.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1430 3.2e-05 2048 120 5800 593280 91.2169 59.5147 11223.7 1764.59 13139.2 13139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 0.001024 2048 50 100 18720 1.6647 3.94048 52.8725 58.5298 58.5897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 890 0.001024 2048 280 750 13056 1.63293 19.5052 52.9323 74.1171 74.1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 0.000128 4096 310 7100 90624 52.5146 28.3619 2531 845.025 3457.04 3457.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.001024 1024 50 100 18720 0.749024 1.54214 51.4211 53.7556 53.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 400 3.2e-05 512 115 450 159744 65.6995 13.1252 43.6012 416.267 538.932 539.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 0.001024 512 215 300 13056 0.673536 0.38416 2.08829 25.6451 28.8921 28.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 570 0.000256 1024 200 450 24576 9.44861 3.36691 13.1569 104.294 130.419 130.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 0.001024 2048 410 300 16704 1.35744 7.90042 52.7865 62.088 62.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.001024 4096 220 950 17760 2.71526 51.2404 105.549 159.547 159.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1430 3.2e-05 2048 120 5800 592896 91.0158 59.4756 6955.66 1781.3 8887.72 8887.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1820 0.001024 2048 50 100 18720 1.66566 3.31776 52.529 57.5643 57.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 890 0.001024 2048 280 750 12960 1.62611 16.4365 52.3311 70.4389 70.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 0.000128 4096 310 7100 89856 52.5879 28.3731 2045.29 835.981 2962.37 2962.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.001024 1024 50 100 18720 0.755072 1.25021 51.2639 53.3172 53.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 400 3.2e-05 512 115 450 147456 65.9305 13.05 33.0542 408.43 520.71 520.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 0.001024 512 215 300 12672 0.673472 0.381664 1.74323 25.4386 28.3403 28.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 570 0.000256 1024 200 450 23040 9.48861 3.33619 10.8177 102.396 126.192 126.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 0.001024 2048 410 300 16704 1.36704 6.63629 52.4515 60.498 60.5586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.001024 4096 220 950 17712 2.72128 42.0143 104.615 149.392 149.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1430 3.2e-05 2048 120 5800 592128 91.3585 59.4883 5686.01 1765.03 7602.17 7602.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1820 0.001024 2048 50 100 18624 1.66218 2.83686 52.3969 56.9516 57.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 890 0.001024 2048 280 750 12864 1.62822 54.3013 52.2033 108.179 108.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 0.000128 4096 310 7100 89088 52.6571 28.289 1725.68 833.913 2640.68 2640.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.001024 1024 50 100 18624 0.759136 1.07837 51.2013 53.0813 53.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 400 3.2e-05 512 115 450 147456 66.7702 13.1277 95.6634 412.589 588.393 588.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 0.001024 512 215 300 13056 0.68064 0.388192 1.65526 25.601 28.4318 28.5267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 570 0.000256 1024 200 450 24576 9.47344 3.36758 31.0394 103.495 147.532 147.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1670 0.001024 2048 410 300 16512 1.35782 21.6596 52.062 75.1225 75.1781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.001024 4096 220 950 17664 2.71184 35.3614 104.614 142.731 142.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1430 3.2e-05 2048 120 5800 591360 91.1137 59.46 4832.73 1762.09 6745.66 6745.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 0.001024 2048 50 100 18816 1.66643 5.86294 52.5584 60.1405 60.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 890 0.001024 2048 280 750 13104 1.63018 29.8557 52.4901 84.0233 84.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 0.000128 4096 310 7100 90944 52.7737 28.3994 3735.07 837.784 4654.16 4654.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.001024 1024 50 100 18816 0.753312 2.3081 51.2775 54.3826 54.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 400 3.2e-05 512 115 450 164864 66.4798 13.3722 65.3618 419.361 564.823 565.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 0.001024 512 215 300 13216 0.67712 0.382976 3.28275 25.5502 29.9939 30.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 0.000256 1024 200 450 25984 9.55898 3.41888 19.1867 104.878 137.203 137.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 0.001024 2048 410 300 16800 1.36675 11.5261 52.4786 65.4158 65.4746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.001024 4096 220 950 17864 2.72614 75.5437 104.971 183.287 183.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1430 3.2e-05 2048 120 5800 593152 91.4177 59.5951 10313 1764.69 12228.9 12229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 0.001024 2048 50 100 18704 1.6591 3.7913 52.3581 57.8612 57.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 890 0.001024 2048 280 750 12992 1.63226 19.2696 52.2879 73.236 73.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 0.000128 4096 310 7100 90496 52.634 28.3993 2362.93 836.912 3281.01 3281.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.001024 1024 50 100 18704 0.74752 1.46374 51.18 53.4347 53.4952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 400 3.2e-05 512 115 450 157696 66.1102 13.1795 41.3656 413.666 534.568 534.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 0.001024 512 215 300 12992 0.677888 0.384352 2.19747 25.5768 28.937 29.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 0.000256 1024 200 450 25088 9.46115 3.37808 12.1517 103.637 128.787 128.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 0.001024 2048 410 300 16688 1.36192 7.59603 52.275 61.2752 61.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.001024 4096 220 950 17808 2.72019 48.0891 104.866 155.848 155.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1430 3.2e-05 2048 120 5800 593152 91.1313 59.5927 6549.58 1759.73 8460.32 8460.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 0.001024 2048 50 100 18648 1.66077 3.70278 52.4068 57.8221 57.8823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 890 0.001024 2048 280 750 12936 1.62845 15.6705 52.3418 69.6832 69.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 0.000128 4096 310 7100 90048 52.9023 28.4099 1928.85 838.022 2848.32 2848.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.001024 1024 50 100 18648 0.743296 1.39846 51.2 53.3844 53.4419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 400 3.2e-05 512 115 450 150528 67.574 13.3839 32.4595 418.805 532.46 532.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 0.001024 512 215 300 12768 0.668672 0.378496 1.78195 25.3291 28.2598 28.3525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 570 0.000256 1024 200 450 24192 9.69926 3.43072 11.0328 105.02 129.335 129.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 0.001024 2048 410 300 16632 1.36099 6.01779 52.3236 59.7442 59.8016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.001024 4096 220 950 17640 2.71155 39.3728 104.365 146.492 146.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1430 3.2e-05 2048 120 5800 591360 91.7096 59.7056 5353.83 1761.7 7267.21 7267.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1820 0.001024 2048 50 100 18592 1.65955 3.30214 52.3996 57.4123 57.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 890 0.001024 2048 280 750 12768 1.62157 14.1251 52.0299 67.8228 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 0.000128 4096 310 7100 89600 52.7538 28.3506 1730.66 838.201 2650.1 2650.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.001024 1024 50 100 18592 0.752928 1.24339 51.1976 53.2366 53.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 400 3.2e-05 512 115 450 143360 65.6652 13.0342 27.6942 404.358 510.996 511.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 0.001024 512 215 300 12544 0.67344 0.37904 1.67293 25.3645 28.1884 28.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 570 0.000256 1024 200 450 21504 9.50432 3.30054 8.68957 101.478 123.126 123.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 0.001024 2048 410 300 16576 1.35987 5.63971 52.3188 59.3613 59.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.001024 4096 220 950 17696 2.72384 36.3811 104.959 144.108 144.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1430 3.2e-05 2048 120 5800 591360 91.2469 59.5469 4823.91 1762.52 6737.49 6737.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 0.001024 2048 50 100 18752 1.66192 5.81427 52.8553 60.3822 60.4391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 890 0.001024 2048 280 750 13120 1.63635 28.9091 53.005 83.5946 83.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 0.000128 4096 310 7100 91136 52.5503 28.3658 3668.06 846.071 4595.19 4595.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.001024 1024 50 100 18816 0.749312 2.26429 51.5092 54.5662 54.6226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 400 3.2e-05 512 115 450 163840 66.3793 13.3329 65.6098 421.657 567.217 567.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 0.001024 512 215 300 13568 0.676352 0.388608 3.18691 25.7946 30.1488 30.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 0.000256 1024 200 450 25600 9.53866 3.4073 18.2105 105.618 136.928 137.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 0.001024 2048 410 300 16768 1.36806 11.5753 52.8649 65.8496 65.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.001024 4096 220 950 17856 2.73018 73.302 106.503 182.579 182.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1430 3.2e-05 2048 120 5800 592896 91.2605 59.49 9953.32 1791.56 11895.9 11896.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 0.001024 2048 50 100 18688 1.65872 4.32947 52.4063 58.4462 58.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 890 0.001024 2048 280 750 13056 1.63629 19.7162 52.5537 73.9502 74.0091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 0.000128 4096 310 7100 90112 52.5753 28.3471 2361.71 836.405 3279.18 3279.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.001024 1024 50 100 18688 0.753152 1.63622 51.1999 53.6324 53.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 400 3.2e-05 512 115 450 163840 66.3433 13.3324 42.9099 418.422 541.245 541.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 0.001024 512 215 300 12800 0.670784 0.377472 2.12506 25.3852 28.6587 28.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 0.000256 1024 200 450 24576 9.62704 3.40739 11.9981 104.793 129.981 130.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 0.001024 2048 410 300 16640 1.36182 7.5119 52.2382 61.1526 61.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.001024 4096 220 950 17792 2.72365 47.5341 104.962 155.263 155.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1430 3.2e-05 2048 120 5800 592896 91.3789 59.4962 6445.42 1762.82 8359.39 8359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 0.001024 2048 50 100 18624 1.66298 3.43418 52.3948 57.5445 57.6031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 890 0.001024 2048 280 750 12864 1.62611 16.6911 52.197 70.5606 70.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 0.000128 4096 310 7100 89088 52.6483 28.3177 1945.52 833.844 2860.47 2860.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.001024 1024 50 100 18624 0.755712 1.24362 51.198 53.2406 53.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 400 3.2e-05 512 115 450 147456 66.7116 13.1241 32.9957 412.544 525.615 525.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 0.001024 512 215 300 13056 0.679936 0.385184 1.8743 25.5935 28.6325 28.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 0.000256 1024 200 450 24576 9.4849 3.37062 10.0967 103.48 126.587 126.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 0.001024 2048 410 300 16512 1.35373 6.42675 52.0582 59.8812 59.9397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.001024 4096 220 950 17664 2.71178 39.5265 104.605 146.887 146.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1430 3.2e-05 2048 120 5800 591360 91.1343 59.5787 5304.21 1761.44 7216.63 7216.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 0.001024 2048 50 100 18432 1.65574 4.05299 52.0499 57.8114 57.8724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 890 0.001024 2048 280 750 12800 1.62816 15.6432 52.2004 69.5181 69.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 0.000128 4096 310 7100 90112 52.6492 28.339 1741.87 836.944 2659.94 2660.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.001024 1024 50 100 18432 0.753664 1.41107 49.9745 52.183 52.2404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 400 3.2e-05 512 115 450 163840 66.3489 13.327 32.2749 418.1 530.297 530.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 0.001024 512 215 300 12288 0.659008 0.372736 1.9168 25.1325 28.1847 28.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 570 0.000256 1024 200 450 24576 9.65424 3.41299 9.97184 104.947 128.148 128.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 0.001024 2048 410 300 16384 1.34758 5.66067 51.8878 58.9403 59.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.001024 4096 220 950 17664 2.72534 35.2317 104.95 142.95 143.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1430 3.2e-05 2048 120 5800 591872 91.3996 59.5636 4635.85 1765.95 6553.03 6553.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 0.001024 2048 50 100 18792 1.66326 6.17494 52.4931 60.3833 60.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 890 0.001024 2048 280 750 13104 1.63226 30.876 52.4918 85.0441 85.1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 0.000128 4096 310 7100 91008 52.7054 28.4278 3835.41 837.86 4754.54 4754.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.001024 1024 50 100 18792 0.750688 2.3231 51.2493 54.3658 54.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 3.2e-05 512 115 450 156672 66.3416 13.2137 63.2834 414.292 557.372 557.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 0.001024 512 215 300 13248 0.673536 0.386944 3.35981 25.5711 30.0914 30.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 0.000256 1024 200 450 24192 9.57478 3.38106 17.8991 103.776 134.788 134.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 0.001024 2048 410 300 16776 1.37059 11.6367 52.4145 65.4678 65.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.001024 4096 220 950 17784 2.71926 77.2213 104.544 184.53 184.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1430 3.2e-05 2048 120 5800 592704 91.5669 59.5805 10409 1762.02 12322.5 12322.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 0.001024 2048 50 100 18720 1.66621 4.28022 52.5212 58.5199 58.5789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 890 0.001024 2048 280 750 12960 1.62611 21.138 52.3303 75.1391 75.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 0.000128 4096 310 7100 89856 52.5732 28.3614 2689.89 835.637 3606.59 3606.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.001024 1024 50 100 18720 0.755712 1.6248 51.2633 53.6862 53.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 3.2e-05 512 115 450 147456 65.9601 13.0452 42.875 408.476 530.591 530.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 0.001024 512 215 300 12672 0.673792 0.380928 2.20531 25.4423 28.8022 28.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 0.000256 1024 200 450 23040 9.49062 3.34029 12.8788 102.386 128.247 128.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 0.001024 2048 410 300 16704 1.36381 8.6704 52.4411 62.517 62.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.001024 4096 220 950 17712 2.71194 55.0748 104.602 162.433 162.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1430 3.2e-05 2048 120 5800 592128 91.379 59.6763 7419.25 1763.9 9334.47 9334.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 0.001024 2048 50 100 18576 1.66262 4.2096 52.3316 58.2538 58.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 890 0.001024 2048 280 750 12960 1.63091 18.9071 52.5241 73.1121 73.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 0.000128 4096 310 7100 89856 52.8284 28.4149 2217.86 836.115 3135.36 3135.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.001024 1024 50 100 18576 0.74752 1.48275 50.1128 52.3878 52.4486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 400 3.2e-05 512 115 450 138240 66.8308 13.0636 33.2158 408.478 521.828 522.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 0.001024 512 215 300 12960 0.676064 0.381152 2.22528 25.4902 28.8721 28.9669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 0.000256 1024 200 450 20736 9.70762 3.33965 9.67894 102.496 125.377 125.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 0.001024 2048 410 300 16632 1.36397 6.81574 52.4495 60.6717 60.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.001024 4096 220 950 17496 2.69466 44.6068 103.846 151.191 151.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1430 3.2e-05 2048 120 5800 590976 91.9626 59.8132 6111.85 1763.84 8027.74 8027.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 0.001024 2048 50 100 18432 1.65683 3.45837 52.0929 57.2601 57.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 890 0.001024 2048 280 750 12672 1.61974 16.8308 51.9014 70.397 70.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 0.000128 4096 310 7100 87552 52.6181 28.2781 2040.22 829.559 2950.81 2950.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.001024 1024 50 100 18432 0.743008 1.25526 49.9938 52.0346 52.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 400 3.2e-05 512 115 450 110592 66.6479 12.8099 26.0989 395.793 501.59 501.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 0.001024 512 215 300 11520 0.668288 0.372736 1.82733 25.1402 28.1122 28.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 0.000256 1024 200 450 18432 9.5216 3.24406 8.45318 99.407 120.781 120.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 0.001024 2048 410 300 16416 1.3561 7.1551 52.018 60.5703 60.6271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.001024 4096 220 950 17568 2.708 43.8743 104.514 151.14 151.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1430 3.2e-05 2048 120 5800 592128 91.2711 59.4695 5774.21 1762.56 7687.78 7688.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 0.001024 2048 50 100 18360 1.65693 4.10266 52.1028 57.9132 57.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 890 0.001024 2048 280 750 12600 1.62099 16.1261 51.9092 69.7027 69.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 0.000128 4096 310 7100 89280 52.9498 28.4124 1906.53 836.307 2824.33 2824.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.001024 1024 50 100 18360 0.749152 1.43974 49.998 52.2299 52.2871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 400 3.2e-05 512 115 450 138240 65.7588 13.0519 29.96 402.118 511.128 511.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 0.001024 512 215 300 11520 0.683968 0.37888 1.76355 25.3831 28.3094 28.4104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 570 0.000256 1024 200 450 17280 9.83472 3.29562 8.13088 101.072 122.496 122.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 0.001024 2048 410 300 16200 1.34349 5.75728 51.6406 58.7846 58.8431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.001024 4096 220 950 17280 2.68643 39.4686 103.382 145.579 145.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1430 3.2e-05 2048 120 5800 590400 91.2361 59.2934 5293.26 1755.65 7199.71 7199.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 0.001024 2048 50 100 18720 1.66054 5.82643 52.3038 59.8451 59.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 890 0.001024 2048 280 750 13040 1.62816 29.5322 52.3289 83.5389 83.5976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 0.000128 4096 310 7100 90880 52.5878 28.3942 3703.14 838.083 4622.34 4622.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.001024 1024 50 100 18800 0.74736 2.16269 51.2676 54.2203 54.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 3.2e-05 512 115 450 163840 66.5257 13.3728 65.0073 419.013 564.159 564.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 0.001024 512 215 300 13120 0.671872 0.38368 3.10544 25.5134 29.7747 29.8704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 0.000256 1024 200 450 24320 9.48016 3.37005 17.6884 103.256 133.947 134.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 0.001024 2048 410 300 16800 1.37302 11.3538 52.4889 65.259 65.3188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.001024 4096 220 950 17840 2.72998 74.7868 104.865 182.424 182.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1430 3.2e-05 2048 120 5800 593280 91.2269 59.5775 10126.9 1759.91 12037.9 12038.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 0.001024 2048 50 100 18560 1.65706 4.81075 52.1388 58.6599 58.7189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 890 0.001024 2048 280 750 12960 1.63018 20.8314 52.3784 74.8856 74.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 0.000128 4096 310 7100 89600 52.3919 28.2968 2507.15 832.388 3420.36 3420.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.001024 1024 50 100 18720 0.755712 1.6855 51.2857 53.7694 53.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 3.2e-05 512 115 450 143360 66.9884 13.128 39.0257 412.671 532.061 532.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 0.001024 512 215 300 12800 0.679936 0.391616 2.24794 25.577 28.9973 29.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 0.000256 1024 200 450 23040 9.58198 3.36765 12.4658 103.455 129.026 129.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 0.001024 2048 410 300 16640 1.3608 8.17981 52.3208 61.9035 61.9622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.001024 4096 220 950 17760 2.72202 52.3799 104.966 160.11 160.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1430 3.2e-05 2048 120 5800 592640 91.1016 59.5957 6937.24 1763.72 8851.94 8852.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 0.001024 2048 50 100 18480 1.65306 4.48922 52.0921 58.2842 58.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 890 0.001024 2048 280 750 12720 1.61949 17.5617 51.8968 71.1235 71.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 0.000128 4096 310 7100 90240 52.5758 28.372 2177.63 835.464 3094.18 3094.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.001024 1024 50 100 18480 0.746432 1.61018 49.9938 52.3937 52.4515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 3.2e-05 512 115 450 153600 66.1387 13.148 35.5106 412.219 527.253 527.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 0.001024 512 215 300 12480 0.686496 0.3864 2.05472 25.6172 28.843 28.9362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 0.000256 1024 200 450 23040 9.59971 3.37101 10.2987 103.467 126.894 127.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 0.001024 2048 410 300 16560 1.35962 7.06352 52.2709 60.7361 60.7906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.001024 4096 220 950 17520 2.70627 43.5794 103.999 150.327 150.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1430 3.2e-05 2048 120 5800 591360 91.6429 59.6773 5895.93 1764.56 7812.08 7812.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 0.001024 2048 50 100 18240 1.64566 3.80656 51.6637 57.1697 57.2327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 890 0.001024 2048 280 750 12800 1.63021 16.4414 52.3342 70.4511 70.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 0.000128 4096 310 7100 87040 52.4877 28.2543 1911.13 825.65 2817.66 2817.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.001024 1024 50 100 18560 0.749568 1.32915 51.265 53.3862 53.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 400 3.2e-05 512 115 450 122880 68.8998 13.13 27.2474 412.327 521.846 522.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 0.001024 512 215 300 12800 0.688128 0.38592 1.92749 25.6763 28.7781 28.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 0.000256 1024 200 450 20480 9.84742 3.37232 8.79158 103.577 125.741 125.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 0.001024 2048 410 300 16320 1.35168 6.43504 51.8483 59.6784 59.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.001024 4096 220 950 17600 2.72141 40.9682 104.868 148.6 148.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1430 3.2e-05 2048 120 5800 591360 91.646 59.6605 5436.24 1766.76 7354.58 7354.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 0.001024 2048 50 100 18400 1.66224 4.73702 52.3522 58.8047 58.8638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 890 0.001024 2048 280 750 12400 1.60563 15.3085 51.5155 68.4757 68.5358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 0.000128 4096 310 7100 86400 52.5783 28.2792 1831.11 826.811 2738.92 2739.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.001024 1024 50 100 18400 0.746368 1.56429 50.1234 52.477 52.5351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 400 3.2e-05 512 115 450 153600 66.1996 13.1482 32.5692 412.73 524.88 525.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 0.001024 512 215 300 11200 0.640512 0.356352 1.88717 23.6198 26.6044 26.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 0.000256 1024 200 450 19200 9.94496 3.37981 8.93827 103.768 126.186 126.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 0.001024 2048 410 300 16400 1.3584 6.16346 52.3161 59.8806 59.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.001024 4096 220 950 17200 2.67987 38.9942 103.24 144.958 145.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1430 3.2e-05 2048 120 5800 592000 91.5054 59.663 5230.19 1763.81 7145.44 7145.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1820 0.001024 2048 50 120 18688 1.66707 5.85008 52.6855 60.2564 60.3138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 890 0.001024 2048 280 720 13408 1.6353 37.8014 52.5553 92.0371 92.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 0.000128 4096 310 7080 91648 52.3396 28.3404 2992.36 838.561 3911.74 3911.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.001024 1024 50 120 18752 0.75664 2.14278 51.3276 54.2724 54.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 400 3.2e-05 512 115 480 176128 65.7312 13.3259 92.6877 417.966 589.961 590.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 0.001024 512 215 300 13696 0.671904 0.38912 4.01046 25.668 30.839 30.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 570 0.000256 1024 200 480 24576 9.62128 3.40378 23.1635 104.654 141 141.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1670 0.001024 2048 410 300 16832 1.37248 15.2344 52.496 69.1435 69.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.001024 4096 220 960 17856 2.72829 60.7592 104.875 168.406 168.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1430 3.2e-05 2048 120 5820 593152 91.0214 59.4962 8180.23 1762.9 10093.9 10094.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1820 0.001024 2048 50 120 18624 1.66432 3.88317 52.4027 58.0032 58.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 890 0.001024 2048 280 720 13376 1.63706 38.0607 52.5493 92.2931 92.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 0.000128 4096 310 7080 91648 52.4396 28.3517 1957.63 838.615 2877.17 2877.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.001024 1024 50 120 18688 0.756832 1.42963 51.279 53.5081 53.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 400 3.2e-05 512 115 480 172032 65.9159 13.3325 84.5716 418.022 582.081 582.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 0.001024 512 215 300 13568 0.676 0.388704 3.93395 25.6869 30.7852 30.8779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 570 0.000256 1024 200 480 24576 9.63974 3.40662 22.9091 104.689 140.794 140.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1670 0.001024 2048 410 300 16768 1.3673 15.0797 52.4051 68.895 68.9512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1520 0.001024 4096 220 960 17792 2.71402 39.879 104.691 147.327 147.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1430 3.2e-05 2048 120 5820 592896 91.0304 59.6729 5341.04 1762.1 7254.12 7254.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1820 0.001024 2048 50 120 18624 1.66502 8.73472 52.9506 63.4045 63.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 890 0.001024 2048 280 720 13344 1.65274 37.9722 53.0151 92.6853 92.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 0.000128 4096 310 7080 91392 52.4211 28.3356 1579.55 844.854 2505.3 2505.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 0.001024 1024 50 120 18624 0.751616 1.20691 51.4582 53.4595 53.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 3.2e-05 512 115 480 159744 65.9959 13.1256 78.9911 416.161 574.517 574.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 0.001024 512 215 300 13440 0.669472 0.382976 3.93312 25.6446 30.7307 30.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 570 0.000256 1024 200 480 23040 9.56928 3.36218 21.6162 104.276 138.977 139.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1670 0.001024 2048 410 300 16704 1.36016 15.0323 52.775 69.212 69.2684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1520 0.001024 4096 220 960 17760 2.73203 32.17 105.619 140.564 140.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1430 3.2e-05 2048 120 5820 592128 91.0524 59.474 4332.6 1779.37 6262.77 6263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1820 0.001024 2048 50 120 18560 1.66294 8.70982 52.4082 62.8324 62.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 890 0.001024 2048 280 720 13312 1.65306 37.878 52.5544 92.1312 92.1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 0.000128 4096 310 7080 91136 52.4298 28.3301 1363.61 836.324 2280.83 2280.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1330 0.001024 1024 50 120 18560 0.755744 3.61942 51.1966 55.6157 55.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 3.2e-05 512 115 480 163840 66.6508 13.3325 86.4252 418.158 584.808 584.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 0.001024 512 215 300 12800 0.665248 0.377856 3.75754 25.3875 30.291 30.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 570 0.000256 1024 200 480 24576 9.63002 3.4111 22.8067 104.79 140.797 140.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 0.001024 2048 410 300 16640 1.36394 14.9557 52.2359 68.5998 68.6591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1520 0.001024 4096 220 960 17664 2.72739 27.9998 104.362 135.131 135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1430 3.2e-05 2048 120 5820 592896 91.0182 59.7135 3749.67 1762.7 5663.38 5663.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1820 0.001024 2048 50 120 18680 1.66707 7.32272 52.4817 61.521 61.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 890 0.001024 2048 280 720 13400 1.63578 30.8224 52.5447 85.0478 85.1056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 0.000128 4096 310 7080 91520 52.6129 28.4106 4096.79 838.439 5016.39 5016.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.001024 1024 50 120 18720 0.754304 2.92547 51.2904 55.0154 55.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 400 3.2e-05 512 115 480 179200 65.4417 13.3845 79.1572 419.272 577.498 577.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 0.001024 512 215 300 13600 0.673536 0.386496 3.41488 25.6057 30.1793 30.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 570 0.000256 1024 200 480 24960 9.64598 3.42326 20.9248 104.99 139.143 139.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 0.001024 2048 410 300 16840 1.37168 12.3839 52.5262 66.3235 66.3798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.001024 4096 220 960 17840 2.72218 82.8463 104.817 190.429 190.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1430 3.2e-05 2048 120 5820 593280 91.3464 59.5331 11290.1 1762.6 13203.9 13204.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1820 0.001024 2048 50 120 18640 1.6647 4.60022 52.4461 58.7621 58.8227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 890 0.001024 2048 280 720 13360 1.63568 19.3618 52.5101 73.5518 73.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 0.000128 4096 310 7080 91520 52.4959 28.3929 2551.63 838.257 3470.91 3471.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.001024 1024 50 120 18640 0.753664 1.79846 51.2185 53.8128 53.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 400 3.2e-05 512 115 480 174080 65.8476 13.3757 49.0775 419.014 547.551 547.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 0.001024 512 215 300 13440 0.669696 0.382464 2.22765 25.5196 28.9015 28.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 570 0.000256 1024 200 480 23040 9.58797 3.36685 31.8083 103.256 148.172 148.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1670 0.001024 2048 410 300 16800 1.37238 22.1769 52.4902 76.0823 76.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 0.001024 4096 220 960 17760 2.71776 52.3986 104.529 159.688 159.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1430 3.2e-05 2048 120 5820 592640 91.1062 59.5259 6984.76 1764.24 8899.9 8900.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1820 0.001024 2048 50 120 18600 1.66502 4.13837 52.4476 58.3018 58.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 890 0.001024 2048 280 720 13320 1.6384 52.604 52.5082 106.793 106.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 0.000128 4096 310 7080 90240 52.7088 28.3746 2049.79 834.876 2965.88 2965.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.001024 1024 50 120 18600 0.756512 1.55936 51.2138 53.5721 53.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 400 3.2e-05 512 115 480 168960 65.1211 13.1558 113.687 412.18 604.38 604.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 0.001024 512 215 300 13440 0.67584 0.386048 1.90173 25.5388 28.6054 28.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 570 0.000256 1024 200 480 23040 9.61117 3.36896 31.3765 103.307 147.817 147.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1670 0.001024 2048 410 300 16680 1.36192 21.7113 52.2745 75.3896 75.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.001024 4096 220 960 17760 2.72384 42.119 104.746 149.629 149.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1430 3.2e-05 2048 120 5820 592320 91.4327 59.62 5704.13 1759.21 7614.66 7614.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1820 0.001024 2048 50 120 18560 1.66483 3.7703 52.507 57.9929 58.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 890 0.001024 2048 280 720 13280 1.63888 54.0052 52.5587 108.248 108.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 0.000128 4096 310 7080 89600 52.3795 28.2896 1725.87 832.476 2639.15 2639.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.001024 1024 50 120 18560 0.74752 1.43139 51.2403 53.4628 53.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 400 3.2e-05 512 115 480 163840 65.4554 13.1277 112.017 412.62 603.459 603.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 0.001024 512 215 300 13440 0.668864 0.383296 5.44557 25.582 32.1799 32.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 570 0.000256 1024 200 480 23040 9.5753 3.36896 30.0419 103.467 146.606 146.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1670 0.001024 2048 410 300 16640 1.35987 21.6051 52.3362 75.3444 75.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1520 0.001024 4096 220 960 17600 2.70019 35.2891 104.203 142.236 142.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1430 3.2e-05 2048 120 5820 592640 91.0023 59.4508 4849.06 1763.74 6763.52 6763.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 0.001024 2048 50 120 18672 1.66448 7.17661 52.4508 61.3437 61.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 890 0.001024 2048 280 720 13392 1.63635 29.3682 52.5098 83.5591 83.6195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 0.000128 4096 310 7080 91392 52.5187 28.3771 3751 836.583 4668.62 4668.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.001024 1024 50 120 18720 0.74752 2.81043 51.2799 54.8803 54.9388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 400 3.2e-05 512 115 480 172032 65.4466 13.2929 69.7371 416.268 564.982 565.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 0.001024 512 215 300 13632 0.671744 0.385248 3.32502 25.6208 30.1034 30.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 60 570 0.000256 1024 200 480 24576 9.57981 3.39834 19.1119 104.249 136.492 136.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 0.001024 2048 410 300 16800 1.37011 11.3866 52.4064 65.2038 65.2616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.001024 4096 220 960 17856 2.72662 76.4355 104.876 184.085 184.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1430 3.2e-05 2048 120 5820 592896 91.1438 59.6434 10351.8 1761.63 12264.5 12264.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 0.001024 2048 50 120 18624 1.66298 4.54662 52.4877 58.7489 58.8142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 890 0.001024 2048 280 720 13344 1.63958 18.6277 52.5494 72.8611 72.9211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 0.000128 4096 310 7080 91392 52.4073 28.362 2354.78 837.419 3273.1 3273.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.001024 1024 50 120 18624 0.751552 1.75955 51.2339 53.7921 53.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 400 3.2e-05 512 115 480 159744 65.6971 13.1256 43.006 412.568 534.632 534.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 0.001024 512 215 300 13440 0.667936 0.382976 2.21651 25.5375 28.9062 28.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 570 0.000256 1024 200 480 23040 9.57082 3.36333 12.0113 103.351 128.453 128.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 0.001024 2048 410 300 16704 1.35725 7.13565 52.3142 60.85 60.9083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 0.001024 4096 220 960 17760 2.71312 47.9153 104.692 155.363 155.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1430 3.2e-05 2048 120 5820 592128 91.0551 59.4917 6486.66 1762.96 8400.45 8400.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1820 0.001024 2048 50 120 18576 1.66672 3.77472 52.4924 57.9866 58.0466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 890 0.001024 2048 280 720 13248 1.62922 15.7481 52.4256 69.8472 69.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 0.000128 4096 310 7080 91008 52.4113 28.3623 1930.01 835.727 2846.65 2846.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.001024 1024 50 120 18576 0.75776 1.41469 51.2412 53.4575 53.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 400 3.2e-05 512 115 480 147456 65.9579 13.0485 32.5446 408.437 520.224 520.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 0.001024 512 215 300 13248 0.669408 0.379936 1.79056 25.4388 28.3788 28.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 570 0.000256 1024 200 480 23040 9.49558 3.33824 9.95834 102.398 125.344 125.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 0.001024 2048 410 300 16704 1.36602 6.06413 52.4491 59.9204 59.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 0.001024 4096 220 960 17712 2.71427 38.871 104.702 146.33 146.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1430 3.2e-05 2048 120 5820 592128 91.1516 59.464 5332.54 1763.43 7246.86 7247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1820 0.001024 2048 50 120 18432 1.65894 3.31792 52.1972 57.2292 57.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 890 0.001024 2048 280 720 13248 1.6384 14.0045 52.5189 68.209 68.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 0.000128 4096 310 7080 90624 52.3848 28.3175 1737.12 833.333 2651.29 2651.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.001024 1024 50 120 18432 0.743424 1.24922 50.0356 52.0734 52.1298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 400 3.2e-05 512 115 480 147456 66.7142 13.1242 29.2166 412.295 521.585 521.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 0.001024 512 215 300 13056 0.678592 0.385056 1.47722 25.5874 28.2307 28.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 570 0.000256 1024 200 480 21504 9.73392 3.36803 24.6288 103.42 141.308 141.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 0.001024 2048 410 300 16512 1.35754 5.70163 52.0289 59.1307 59.1872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.001024 4096 220 960 17664 2.7177 35.7375 104.634 143.133 143.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1430 3.2e-05 2048 120 5820 591360 91.1596 59.52 4795.86 1761.1 6707.92 6708.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1820 0.001024 2048 50 120 18480 1.66368 3.72848 52.4588 57.9058 57.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 890 0.001024 2048 280 720 13200 1.63469 47.8495 52.5192 102.052 102.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 0.000128 4096 310 7080 90240 52.5928 28.3578 1497.25 835.658 2414 2414.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.001024 1024 50 120 18480 0.753376 1.36064 51.2165 53.3741 53.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 400 3.2e-05 512 115 480 153600 66.2801 13.1467 93.2237 412.319 585.216 585.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 0.001024 512 215 300 13440 0.681344 0.387072 1.60816 25.6177 28.393 28.4921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 570 0.000256 1024 200 480 23040 9.59402 3.3751 27.6222 103.488 144.239 144.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1670 0.001024 2048 410 300 16560 1.36285 19.0388 52.2837 72.7293 72.7879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.001024 4096 220 960 17520 2.70336 31.2709 104.119 138.137 138.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1430 3.2e-05 2048 120 5820 591360 91.3426 59.4535 4155.58 1762.85 6069.51 6069.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 0.001024 2048 50 120 18648 1.66362 6.54154 52.4505 60.7072 60.7685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 890 0.001024 2048 280 720 13384 1.63635 27.4908 52.5553 81.7254 81.7854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 0.000128 4096 310 7080 91392 52.7168 28.402 3590.92 837.299 4509.47 4509.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.001024 1024 50 120 18704 0.753056 2.53059 51.2939 54.6193 54.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 400 3.2e-05 512 115 480 179200 65.3771 13.3786 71.6124 418.664 569.278 569.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 0.001024 512 215 300 13440 0.67264 0.387104 2.97226 25.5447 29.674 29.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 0.000256 1024 200 480 24192 9.69405 3.41725 17.3032 104.862 135.432 135.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 0.001024 2048 410 300 16800 1.37216 11.2783 52.4699 65.163 65.2201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.001024 4096 220 960 17808 2.71984 72.977 104.746 180.487 180.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1430 3.2e-05 2048 120 5820 592704 91.3947 59.7174 9860.43 1762.94 11774.8 11775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 0.001024 2048 50 120 18592 1.66246 4.31309 52.4411 58.4699 58.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 890 0.001024 2048 280 720 13328 1.63466 17.951 52.5463 72.1754 72.2367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 0.000128 4096 310 7080 91392 52.5232 28.3937 2281.12 837.464 3199.64 3199.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.001024 1024 50 120 18592 0.754752 1.6336 51.2183 53.648 53.7088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 400 3.2e-05 512 115 480 172032 64.9837 13.185 44.3672 413.912 536.689 536.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 0.001024 512 215 300 13440 0.675808 0.390944 1.97629 25.5906 28.7332 28.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 0.000256 1024 200 480 23296 9.59558 3.38358 11.3306 103.711 128.173 128.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 0.001024 2048 410 300 16688 1.36224 6.88166 52.3113 60.5994 60.6549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.001024 4096 220 960 17696 2.71059 46.9695 104.434 154.156 154.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1430 3.2e-05 2048 120 5820 592256 91.1504 59.5487 6236.9 1763.26 8151.14 8151.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 0.001024 2048 50 120 18480 1.66013 4.31226 52.2444 58.2684 58.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 890 0.001024 2048 280 720 13272 1.63472 15.0421 52.5023 69.2247 69.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 0.000128 4096 310 7080 91392 52.6636 28.4163 1910.1 837.014 2828.34 2828.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.001024 1024 50 120 18480 0.75056 1.6207 50.064 52.4785 52.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 400 3.2e-05 512 115 480 172032 65.9447 13.372 37.9811 418.307 535.849 536.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 0.001024 512 215 300 12768 0.666464 0.377376 1.8569 25.3156 28.3197 28.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 60 570 0.000256 1024 200 480 24192 9.71213 3.42621 10.5625 104.901 128.754 128.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 0.001024 2048 410 300 16632 1.36122 6.30854 52.2591 59.9721 60.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.001024 4096 220 960 17640 2.71146 38.5942 104.331 145.681 145.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1430 3.2e-05 2048 120 5820 591360 91.4274 59.6765 5253.09 1762.03 7166.5 7166.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 0.001024 2048 50 120 18368 1.65834 3.82976 52.148 57.688 57.7475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 890 0.001024 2048 280 720 13216 1.63398 13.8364 52.5573 68.0735 68.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 0.000128 4096 310 7080 91392 52.4448 28.3505 1680 838.317 2599.24 2599.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.001024 1024 50 120 18368 0.748704 1.40493 50.0142 52.2108 52.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 400 3.2e-05 512 115 480 143360 65.6617 13.0335 27.6934 404.364 510.993 511.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 0.001024 512 215 300 12544 0.671392 0.376832 1.66128 25.3659 28.177 28.2706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 570 0.000256 1024 200 480 21504 9.50566 3.29952 9.02358 101.478 123.461 123.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 0.001024 2048 410 300 16576 1.36163 5.51018 52.3192 59.2319 59.2883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.001024 4096 220 960 17472 2.69718 34.1951 103.844 140.779 140.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1430 3.2e-05 2048 120 5820 591360 90.9371 59.3839 4617.12 1762.28 6529.99 6530.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1820 0.001024 2048 50 120 18200 1.64864 2.88768 51.8536 56.4415 56.5023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 890 0.001024 2048 280 720 13160 1.63693 12.5653 52.5648 66.816 66.8754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 0.000128 4096 310 7080 89600 52.633 28.3495 1457 831.384 2369.5 2369.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.001024 1024 50 120 18480 0.744064 1.06326 51.2909 53.1432 53.2007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 400 3.2e-05 512 115 480 143360 66.4996 13.0767 25.3529 409.241 514.415 514.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 0.001024 512 215 300 12320 0.686176 0.382368 1.58112 25.5505 28.2989 28.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 570 0.000256 1024 200 480 22400 9.61536 3.34509 7.9481 102.771 123.833 123.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 0.001024 2048 410 300 16520 1.36061 5.11814 52.3245 58.8467 58.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.001024 4096 220 960 17360 2.68864 29.698 103.556 135.986 136.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1430 3.2e-05 2048 120 5820 589120 91.6483 59.5122 4066.31 1764.14 5981.88 5982.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 0.001024 2048 50 120 18624 1.66336 6.64986 52.4015 60.7644 60.8237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 890 0.001024 2048 280 720 13376 1.6343 26.829 52.5526 81.0598 81.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 0.000128 4096 310 7080 91648 52.4156 28.3923 3343 838.649 4262.59 4262.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.001024 1024 50 120 18688 0.758336 2.5281 51.2758 54.6068 54.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 3.2e-05 512 115 480 172032 65.7639 13.3239 66.7352 417.945 564.01 564.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 0.001024 512 215 300 13568 0.677024 0.38896 2.98368 25.6826 29.8336 29.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 0.000256 1024 200 480 24576 9.61197 3.40787 17.195 104.715 135.084 135.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 0.001024 2048 410 300 16768 1.36397 10.668 52.4004 64.4759 64.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.001024 4096 220 960 17792 2.7159 67.1881 104.692 174.638 174.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1430 3.2e-05 2048 120 5820 592896 91.0187 59.4647 9052.36 1774.72 10977.8 10978.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 0.001024 2048 50 120 18560 1.66912 5.07766 52.3632 59.1614 59.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 890 0.001024 2048 280 720 13312 1.64003 18.9082 52.513 73.1068 73.1684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 0.000128 4096 310 7080 91136 52.4249 28.349 2262.31 835.642 3178.86 3178.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.001024 1024 50 120 18560 0.759808 1.86109 51.2297 53.8933 53.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 400 3.2e-05 512 115 480 163840 66.3549 13.3304 42.9771 417.733 540.636 540.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 0.001024 512 215 300 12800 0.671584 0.376832 2.04218 25.3768 28.5703 28.6649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 0.000256 1024 200 480 24576 9.62941 3.41197 12.2797 104.698 130.174 130.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 0.001024 2048 410 300 16640 1.36144 7.26342 52.1905 60.8575 60.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.001024 4096 220 960 17664 2.70774 45.0861 104.28 152.118 152.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1430 3.2e-05 2048 120 5820 592896 91.0218 59.5924 6017.92 1761.23 7930.03 7930.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 0.001024 2048 50 120 18432 1.6592 3.89354 52.2406 57.846 57.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 890 0.001024 2048 280 720 13248 1.63635 16.3034 52.5644 70.5476 70.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 0.000128 4096 310 7080 90624 52.3674 28.3161 1860.45 834.039 2775.32 2775.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.001024 1024 50 120 18432 0.745152 1.41107 50.0593 52.2583 52.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 400 3.2e-05 512 115 480 147456 66.7204 13.1237 32.4732 412.645 525.2 525.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 0.001024 512 215 300 13056 0.679936 0.385408 1.63846 25.6017 28.4043 28.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 0.000256 1024 200 480 21504 9.72157 3.37078 9.50227 103.507 126.255 126.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 0.001024 2048 410 300 16512 1.35578 6.36346 52.0668 59.8289 59.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.001024 4096 220 960 17664 2.7119 37.41 104.72 144.884 144.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1430 3.2e-05 2048 120 5820 591360 91.1592 59.5018 4968.3 1762.06 6881.29 6881.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 0.001024 2048 50 120 18432 1.66502 4.46608 52.3738 58.5591 58.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 890 0.001024 2048 280 720 13056 1.62774 13.7376 52.1769 67.5862 67.6475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 0.000128 4096 310 7080 90112 52.6727 28.3448 1680.33 836.599 2598.09 2598.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.001024 1024 50 120 18432 0.765952 1.64746 51.1831 53.6514 53.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 400 3.2e-05 512 115 480 163840 66.346 13.3346 33.2075 417.84 530.97 531.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 0.001024 512 215 300 12288 0.657024 0.371968 1.68128 25.123 27.935 28.0273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 0.000256 1024 200 480 24576 9.65392 3.4136 10.4556 104.882 128.557 128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 0.001024 2048 410 300 16384 1.35309 5.61152 51.8591 58.8669 58.9243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.001024 4096 220 960 17408 2.68858 32.8049 103.603 139.142 139.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1430 3.2e-05 2048 120 5820 591872 91.3907 59.6365 4436.98 1765.39 6353.67 6353.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 0.001024 2048 50 120 18240 1.65283 3.67616 52.0214 57.4024 57.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 890 0.001024 2048 280 720 13120 1.63635 13.8472 52.5112 68.0387 68.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 0.000128 4096 310 7080 87040 52.4715 28.2534 1486.92 825.684 2393.46 2393.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.001024 1024 50 120 18240 0.73728 1.31098 49.9457 52.0371 52.0951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 400 3.2e-05 512 115 480 163840 65.4628 13.1301 31.2063 412.316 522.343 522.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 0.001024 512 215 300 12800 0.68608 0.387392 1.60733 25.6729 28.454 28.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 570 0.000256 1024 200 480 20480 9.83334 3.37254 8.18595 103.586 125.132 125.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 0.001024 2048 410 300 16320 1.34957 5.12381 51.8482 58.3648 58.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.001024 4096 220 960 17280 2.68083 29.9727 103.248 135.943 135.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1430 3.2e-05 2048 120 5820 591360 91.586 59.745 4086.39 1766.36 6004.35 6004.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1820 0.001024 2048 50 64 19072 1.6697 3.11882 52.5023 57.3438 57.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 890 0.001024 2048 280 768 12992 1.63226 37.191 52.4756 91.3463 91.4084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 0.000128 4096 310 7104 90880 52.5006 28.3425 2927.48 837.891 3846.35 3846.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.001024 1024 50 128 18688 0.754144 2.28211 51.2788 54.3609 54.4195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 400 3.2e-05 512 115 448 151552 67.6872 13.3263 74.2586 417.569 573.082 573.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 0.001024 512 215 320 13312 0.678848 0.386976 4.06867 25.6509 30.8867 30.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 570 0.000256 1024 200 448 21504 9.88227 3.40714 18.976 104.552 136.977 137.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1670 0.001024 2048 410 320 16672 1.3711 15.4348 52.4876 69.3392 69.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.001024 4096 220 960 17856 2.72538 59.945 104.774 167.489 167.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1430 3.2e-05 2048 120 5824 593152 90.9913 59.626 8084.56 1761.12 9996.58 9996.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1820 0.001024 2048 50 64 19008 1.67117 2.29901 52.4634 56.4857 56.5453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 890 0.001024 2048 280 768 12928 1.6303 37.0175 52.446 91.1421 91.2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 0.000128 4096 310 7104 90624 52.6262 28.3433 1873.73 838.815 2793.65 2793.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.001024 1024 50 128 18624 0.749568 1.49216 51.263 53.5489 53.6078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 400 3.2e-05 512 115 448 147456 68.049 13.3288 69.3042 418.145 569.074 569.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 0.001024 512 215 320 13312 0.677888 0.387136 4.01808 25.6901 30.8728 30.9733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 570 0.000256 1024 200 448 21504 9.89149 3.40819 18.7638 104.879 137.099 137.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1670 0.001024 2048 410 320 16640 1.37011 15.3129 52.538 69.266 69.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1520 0.001024 4096 220 960 17792 2.71114 38.5476 104.716 146.02 146.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1430 3.2e-05 2048 120 5824 592896 91.0195 59.4226 5173.72 1762.49 7086.93 7087.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1820 0.001024 2048 50 64 19008 1.66707 1.79082 52.4868 55.9948 56.0544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 890 0.001024 2048 280 768 12864 1.6265 36.7534 52.2933 90.7237 90.7817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 0.000128 4096 310 7104 90624 52.5216 28.3341 1540.43 836.603 2458.03 2458.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 0.001024 1024 50 128 18624 0.749568 1.26035 51.2787 53.3346 53.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 3.2e-05 512 115 448 135168 68.1398 13.1258 62.4446 412.182 556.141 556.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 0.001024 512 215 320 13056 0.671616 0.383328 3.97574 25.5187 30.6524 30.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 570 0.000256 1024 200 448 19968 9.83485 3.36691 17.4901 103.251 134.099 134.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1670 0.001024 2048 410 320 16608 1.36602 15.2324 52.4738 69.1147 69.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1520 0.001024 4096 220 960 17760 2.70726 31.4325 104.587 138.784 138.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1430 3.2e-05 2048 120 5824 592128 91.0423 59.4254 4276.18 1761.2 6188.12 6188.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1820 0.001024 2048 50 64 18944 1.66826 4.6281 52.4221 58.7735 58.8329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 890 0.001024 2048 280 768 12800 1.62816 36.6417 52.2331 90.5483 90.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 0.000128 4096 310 7104 90112 52.5667 28.3285 1325.18 835.744 2241.96 2242.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1330 0.001024 1024 50 128 18560 0.7568 3.73738 51.2444 55.7818 55.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 3.2e-05 512 115 448 147456 68.004 13.3302 73.096 417.858 572.534 572.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 0.001024 512 215 320 12800 0.668512 0.380192 3.91789 25.3796 30.4496 30.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 570 0.000256 1024 200 448 20480 9.96118 3.41158 17.9276 104.723 136.19 136.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 0.001024 2048 410 320 16512 1.36806 15.1982 52.3254 68.9358 68.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1520 0.001024 4096 220 960 17664 2.72998 27.6093 104.291 134.673 134.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1430 3.2e-05 2048 120 5824 592896 91.0183 59.5243 3686.86 1761.43 5599.12 5599.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1820 0.001024 2048 50 64 19040 1.66669 3.81552 52.4263 57.96 58.0188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 890 0.001024 2048 280 768 12960 1.63226 30.935 52.4063 85.0213 85.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 0.000128 4096 310 7104 90880 52.7462 28.4213 3933.35 837.869 4852.52 4852.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.001024 1024 50 128 18680 0.749728 3.00451 51.2791 55.0761 55.1326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 400 3.2e-05 512 115 448 153600 67.4533 13.3849 63.1361 419.506 563.725 563.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 0.001024 512 215 320 13280 0.677056 0.385728 3.51232 25.5944 30.2676 30.3596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 570 0.000256 1024 200 448 21760 9.92288 3.42467 16.7716 104.901 135.178 135.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 0.001024 2048 410 320 16640 1.36656 12.7106 52.4206 66.5423 66.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.001024 4096 220 960 17840 2.72589 80.6116 104.828 188.212 188.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1430 3.2e-05 2048 120 5824 593280 91.318 59.635 10860.7 1763.61 12775.6 12775.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1820 0.001024 2048 50 64 18960 1.66298 2.71565 52.3715 56.8019 56.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 890 0.001024 2048 280 768 12880 1.62816 19.3635 52.3547 73.3898 73.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 0.000128 4096 310 7104 90880 52.6103 28.3976 2394.37 838.823 3314.34 3314.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.001024 1024 50 128 18640 0.752352 1.85021 51.3027 53.9489 54.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 400 3.2e-05 512 115 448 153600 67.4339 13.3748 40.7154 419.373 541.141 541.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 0.001024 512 215 320 13120 0.673152 0.386496 2.2889 25.5254 28.9719 29.0652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 570 0.000256 1024 200 448 20480 9.80592 3.36845 25.9501 103.346 142.624 142.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 0.001024 2048 410 320 16560 1.36707 7.99843 52.3632 61.7694 61.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.001024 4096 220 960 17760 2.71696 48.59 104.617 155.964 156.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1430 3.2e-05 2048 120 5824 592640 91.1057 59.5388 6600.3 1763.08 8514.3 8514.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1820 0.001024 2048 50 64 18960 1.66477 2.5016 52.4385 56.6564 56.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 890 0.001024 2048 280 768 12840 1.62662 49.406 52.3086 103.39 103.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 0.000128 4096 310 7104 90240 52.72 28.375 1969 834.871 2885.11 2885.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.001024 1024 50 128 18600 0.753664 1.57638 51.284 53.6575 53.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 400 3.2e-05 512 115 448 138240 67.6015 13.1603 85.6516 412.187 578.845 579.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 0.001024 512 215 320 12960 0.681152 0.386944 1.77888 25.5399 28.4845 28.5805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 570 0.000256 1024 200 448 19200 9.93366 3.37082 24.0545 103.315 140.831 140.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1670 0.001024 2048 410 320 16560 1.36602 20.7483 52.4286 74.5847 74.6414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.001024 4096 220 960 17760 2.71798 40.631 104.744 148.136 148.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1430 3.2e-05 2048 120 5824 592320 91.2979 59.5156 5452.8 1759.2 7363.1 7363.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1820 0.001024 2048 50 64 18880 1.65987 1.97843 52.3807 56.0737 56.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 890 0.001024 2048 280 768 12800 1.62854 49.5579 52.3571 103.59 103.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 0.000128 4096 310 7104 89600 52.3965 28.2767 1677.35 832.479 2590.64 2590.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.001024 1024 50 128 18560 0.758848 1.47696 51.3087 53.5867 53.6453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 400 3.2e-05 512 115 448 143360 67.0571 13.1277 89.8212 412.616 582.868 583.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 0.001024 512 215 320 12800 0.679808 0.385024 5.33072 25.5802 32.077 32.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 570 0.000256 1024 200 448 20480 9.8047 3.36723 24.5858 103.465 141.381 141.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1670 0.001024 2048 410 320 16480 1.36653 22.0396 52.3695 75.8208 75.8764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.001024 4096 220 960 17600 2.70547 35.072 104.199 142.023 142.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1430 3.2e-05 2048 120 5824 592640 90.9943 59.5518 4684.17 1763.74 6598.74 6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1820 0.001024 2048 50 64 18800 1.65408 2.19827 52.217 56.122 56.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 890 0.001024 2048 280 768 12800 1.63226 52.2667 52.4162 106.361 106.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 0.000128 4096 310 7104 89600 52.795 28.3613 1530.46 833.594 2445.35 2445.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.001024 1024 50 128 18400 0.749568 1.24976 50.0663 52.108 52.1657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 400 3.2e-05 512 115 448 128000 68.601 13.1605 82.5237 412.236 576.767 576.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 0.001024 512 215 320 12800 0.680224 0.38464 5.79002 25.5947 32.55 32.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 570 0.000256 1024 200 448 19200 9.93549 3.37846 25.0408 103.413 141.921 142.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1670 0.001024 2048 410 320 16400 1.35779 19.6239 52.211 73.2362 73.2919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1520 0.001024 4096 220 960 17600 2.71056 32.0624 104.328 139.145 139.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1430 3.2e-05 2048 120 5824 592000 91.3481 59.5172 4271.62 1761.33 6184.07 6184.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 0.001024 2048 50 64 19056 1.66912 3.71507 52.5406 57.9739 58.0335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 890 0.001024 2048 280 768 12960 1.6343 29.1248 52.4835 83.286 83.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 0.000128 4096 310 7104 90624 52.601 28.3712 3602.08 837.2 4520.39 4520.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.001024 1024 50 128 18672 0.748032 2.88573 51.3024 54.9791 55.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 400 3.2e-05 512 115 448 147456 67.3784 13.2956 56.1708 416.577 553.656 553.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 0.001024 512 215 320 13248 0.673184 0.386784 3.40541 25.6297 30.1951 30.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 0.000256 1024 200 448 21504 9.83795 3.40019 15.4491 104.32 133.162 133.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 0.001024 2048 410 320 16656 1.3712 11.7423 52.5311 65.6842 65.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.001024 4096 220 960 17856 2.72765 74.4181 104.954 182.143 182.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1430 3.2e-05 2048 120 5824 592896 91.0578 59.5853 10008.1 1766.78 11925.8 11926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 0.001024 2048 50 64 19008 1.67197 2.36934 52.5388 56.6324 56.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 890 0.001024 2048 280 768 12864 1.63146 18.4525 52.3468 72.4768 72.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 0.000128 4096 310 7104 90624 52.4912 28.3853 2245.58 837.456 3164.05 3164.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.001024 1024 50 128 18624 0.751616 1.82182 51.3332 53.9476 54.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 400 3.2e-05 512 115 448 135168 67.7601 13.1274 34.2912 412.577 527.99 528.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 0.001024 512 215 320 13056 0.677472 0.386208 1.98173 25.5355 28.6787 28.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 570 0.000256 1024 200 448 19968 9.82618 3.3671 9.89194 103.357 126.595 126.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 0.001024 2048 410 320 16608 1.37101 7.3073 52.5292 61.2511 61.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.001024 4096 220 960 17760 2.7136 45.6932 104.696 153.145 153.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1430 3.2e-05 2048 120 5824 592128 91.0407 59.7458 6269.26 1763.04 8183.36 8183.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1820 0.001024 2048 50 64 18864 1.66093 1.93456 52.285 55.9313 55.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 890 0.001024 2048 280 768 12816 1.62752 15.2146 52.3528 69.2396 69.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 0.000128 4096 310 7104 89856 52.6025 28.3607 1840.65 835.733 2757.48 2757.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.001024 1024 50 128 18576 0.753664 1.45034 51.3074 53.555 53.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 400 3.2e-05 512 115 448 129024 67.6306 13.0519 26.8328 408.437 516.19 516.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 0.001024 512 215 320 12672 0.670944 0.380416 1.8391 25.4356 28.4271 28.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 570 0.000256 1024 200 448 18432 9.8552 3.33619 7.80032 102.4 123.546 123.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 0.001024 2048 410 320 16560 1.36806 6.22112 52.536 60.1657 60.2249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.001024 4096 220 960 17712 2.71398 38.5352 104.705 145.997 146.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1430 3.2e-05 2048 120 5824 592128 91.1478 59.4798 5145.62 1763.45 7059.96 7060.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1820 0.001024 2048 50 64 18816 1.65978 2.27942 52.2849 56.2754 56.3379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 890 0.001024 2048 280 768 12672 1.62611 13.3839 52.095 67.1487 67.2092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 0.000128 4096 310 7104 89088 52.6754 28.312 1625.61 833.91 2540.64 2540.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.001024 1024 50 128 18432 0.757248 1.25683 50.1261 52.1821 52.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 400 3.2e-05 512 115 448 122880 68.8922 13.1289 22.3124 412.649 517.223 517.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 0.001024 512 215 320 13056 0.681056 0.386784 1.49424 25.5995 28.26 28.3539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 570 0.000256 1024 200 448 18432 9.9872 3.36883 16.9028 103.494 133.914 134.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 0.001024 2048 410 320 16512 1.36618 5.77882 52.5328 59.7211 59.7779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 0.001024 4096 220 960 17664 2.7136 34.5702 104.704 142.03 142.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1430 3.2e-05 2048 120 5824 591360 91.1547 59.6099 4537.68 1761.63 6450.34 6450.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1820 0.001024 2048 50 64 18720 1.65597 2.50442 52.1103 56.3227 56.3796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 890 0.001024 2048 280 768 12720 1.62845 44.2087 52.3119 98.1958 98.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 0.000128 4096 310 7104 90240 52.5501 28.3502 1443.82 835.563 2360.41 2360.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.001024 1024 50 128 18480 0.75136 1.39213 51.2893 53.4747 53.5316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 400 3.2e-05 512 115 448 122880 69.0373 13.1407 68.8717 412.278 563.565 563.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 0.001024 512 215 320 12480 0.688032 0.385344 1.4183 25.6208 28.2113 28.3054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 570 0.000256 1024 200 448 19200 9.9265 3.36986 21.2991 103.473 138.223 138.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1670 0.001024 2048 410 320 16320 1.35971 19.1161 52.1095 72.6281 72.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.001024 4096 220 960 17520 2.71373 30.4085 104.101 137.266 137.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1430 3.2e-05 2048 120 5824 591360 91.3535 59.5202 4017.57 1762.52 5931.23 5931.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 0.001024 2048 50 64 19040 1.66522 3.38336 52.4677 57.5676 57.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 890 0.001024 2048 280 768 12936 1.62816 27.018 52.3849 81.0852 81.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 0.000128 4096 310 7104 90496 52.8284 28.3935 3393.23 836.4 4310.99 4311.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.001024 1024 50 128 18648 0.747776 2.59875 51.2567 54.6449 54.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 400 3.2e-05 512 115 448 150528 67.6291 13.3715 55.7225 418.221 555.194 555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 0.001024 512 215 320 13216 0.674144 0.382976 3.04195 25.5382 29.7373 29.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 0.000256 1024 200 448 21504 9.93709 3.41722 14.5369 104.752 132.794 132.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 0.001024 2048 410 320 16632 1.36976 10.9281 52.4378 64.7798 64.8393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.001024 4096 220 960 17808 2.72128 70.2177 104.633 177.618 177.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1430 3.2e-05 2048 120 5824 592704 91.3716 59.569 9373.97 1760.86 11286.1 11286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 0.001024 2048 50 64 18928 1.66346 2.63878 52.3137 56.6713 56.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 890 0.001024 2048 280 768 12880 1.63245 18.2627 52.387 72.329 72.3891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 0.000128 4096 310 7104 90496 52.6634 28.3879 2153.92 836.684 3071.8 3071.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.001024 1024 50 128 18592 0.751616 1.66275 51.259 53.7166 53.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 400 3.2e-05 512 115 448 143360 67.2234 13.1873 34.4572 413.582 528.69 528.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 0.001024 512 215 320 12992 0.676096 0.385024 2.01632 25.5714 28.7494 28.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 0.000256 1024 200 448 19712 9.91642 3.38099 8.67389 103.619 125.748 125.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 0.001024 2048 410 320 16576 1.36474 6.99181 52.434 60.8338 60.8914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.001024 4096 220 960 17696 2.71155 43.7036 104.335 150.792 150.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1430 3.2e-05 2048 120 5824 592256 91.1841 59.4412 5960.43 1761.68 7873.03 7873.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 0.001024 2048 50 64 18816 1.65936 2.24467 52.2151 56.1716 56.2343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 890 0.001024 2048 280 768 12768 1.63078 15.3446 52.2841 69.3043 69.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 0.000128 4096 310 7104 90048 52.9327 28.4123 1811.54 837.829 2730.86 2730.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.001024 1024 50 128 18480 0.74752 1.64765 51.2044 53.6421 53.7018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 400 3.2e-05 512 115 448 150528 67.5773 13.3778 30.9233 418.705 530.827 531.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 0.001024 512 215 320 12768 0.669696 0.37808 1.8783 25.3313 28.3552 28.4491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 0.000256 1024 200 448 21504 9.94154 3.42666 9.02858 104.998 127.551 127.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 0.001024 2048 410 320 16464 1.35869 6.40045 52.3346 60.1375 60.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.001024 4096 220 960 17640 2.71162 37.8406 104.437 145.031 145.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1430 3.2e-05 2048 120 5824 591360 91.4139 59.6112 5046.78 1763.35 6961.44 6961.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 0.001024 2048 50 64 18816 1.66317 2.56432 52.3289 56.6092 56.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 890 0.001024 2048 280 768 12768 1.63043 14.0004 52.3987 68.0754 68.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 0.000128 4096 310 7104 89600 52.7624 28.3713 1582.23 837.508 2501.01 2501.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.001024 1024 50 128 18368 0.743232 1.4543 50.0584 52.299 52.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 400 3.2e-05 512 115 448 114688 68.0443 13.0368 21.1514 404.014 506.482 506.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 0.001024 512 215 320 12544 0.670304 0.37888 1.70688 25.357 28.2112 28.3109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 570 0.000256 1024 200 448 17920 9.78781 3.30246 6.75363 101.397 121.397 121.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 0.001024 2048 410 320 16352 1.35795 5.63219 52.1468 59.181 59.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.001024 4096 220 960 17472 2.69485 33.2411 103.761 139.744 139.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1430 3.2e-05 2048 120 5824 591360 90.9145 59.4866 4427.59 1761.83 6340.1 6340.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1820 0.001024 2048 50 64 18760 1.66659 1.48646 52.3305 55.5365 55.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 890 0.001024 2048 280 768 12600 1.62544 11.5041 52.0942 65.2698 65.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 0.000128 4096 310 7104 87360 52.885 28.3508 1366.66 830.604 2278.64 2278.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.001024 1024 50 128 18200 0.743264 1.08954 49.9061 51.7825 51.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 400 3.2e-05 512 115 448 107520 69.9487 13.0722 17.7526 408.851 509.875 510.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 0.001024 512 215 320 12320 0.682912 0.383584 1.61882 25.5373 28.3267 28.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 570 0.000256 1024 200 448 17920 9.98326 3.3504 6.40042 102.667 122.558 122.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 0.001024 2048 410 320 16240 1.35437 5.24656 52.0046 58.648 58.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.001024 4096 220 960 17360 2.69443 28.2116 103.457 134.408 134.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1430 3.2e-05 2048 120 5824 589120 91.6677 59.5192 3914.49 1762.27 5828.23 5828.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 0.001024 2048 50 64 19008 1.66502 3.86394 52.4038 57.9848 58.0454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 890 0.001024 2048 280 768 12928 1.6305 27.5247 52.386 81.5876 81.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 0.000128 4096 310 7104 90624 52.6793 28.3691 3305.93 837.884 4225 4225.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.001024 1024 50 128 18624 0.748288 2.66035 51.2347 54.6863 54.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 3.2e-05 512 115 448 147456 67.7242 13.3293 54.7907 417.577 553.664 553.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 0.001024 512 215 320 13312 0.679168 0.388352 3.11472 25.6716 29.9561 30.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 0.000256 1024 200 448 21504 9.88707 3.40778 14.2508 104.594 132.293 132.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 0.001024 2048 410 320 16640 1.37174 11.2753 52.4801 65.1691 65.2274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.001024 4096 220 960 17792 2.71974 67.1089 104.605 174.478 174.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1430 3.2e-05 2048 120 5824 592896 91.0187 59.5376 8990.95 1760.64 10902.4 10902.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 0.001024 2048 50 64 18944 1.66912 3.08163 52.4636 57.2656 57.3262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 890 0.001024 2048 280 768 12800 1.62541 18.69 52.2714 72.6329 72.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 0.000128 4096 310 7104 90112 52.5844 28.3375 2180.83 836.416 3098.31 3098.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.001024 1024 50 128 18560 0.76112 1.96163 51.2639 54.0282 54.0887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 400 3.2e-05 512 115 448 147456 67.7004 13.3304 36.7391 418.202 536.205 536.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 0.001024 512 215 320 12800 0.669984 0.381184 2.12877 25.3853 28.6672 28.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 0.000256 1024 200 448 20480 9.96995 3.40582 9.50451 104.796 127.83 127.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 0.001024 2048 410 320 16512 1.36541 7.56736 52.3695 61.3451 61.4016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.001024 4096 220 960 17664 2.7056 43.991 104.376 151.116 151.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1430 3.2e-05 2048 120 5824 592896 91.0036 59.771 5853.78 1762.85 7767.67 7767.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 0.001024 2048 50 64 18816 1.66474 2.5399 52.2873 56.5462 56.6077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 890 0.001024 2048 280 768 12672 1.62634 15.7608 52.1047 69.5378 69.5982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 0.000128 4096 310 7104 89088 52.6487 28.3179 1784.02 833.986 2699.12 2699.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.001024 1024 50 128 18432 0.755648 1.4703 50.127 52.3956 52.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 400 3.2e-05 512 115 448 122880 68.8917 13.1287 25.5389 412.632 520.436 520.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 0.001024 512 215 320 13056 0.679808 0.386624 1.69846 25.6007 28.4665 28.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 0.000256 1024 200 448 18432 9.99424 3.37312 7.92317 103.505 124.952 125.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 0.001024 2048 410 320 16512 1.36675 6.49626 52.5412 60.4469 60.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 0.001024 4096 220 960 17664 2.71235 36.7514 104.715 144.223 144.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1430 3.2e-05 2048 120 5824 591360 91.1495 59.7579 4817.19 1761.81 6730.18 6730.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 0.001024 2048 50 64 18688 1.65888 3.04077 52.0714 56.8252 56.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 890 0.001024 2048 280 768 12544 1.61242 14.296 51.8831 67.8412 67.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 0.000128 4096 310 7104 90112 52.6705 28.3484 1638.79 836.316 2556.27 2556.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.001024 1024 50 128 18432 0.74752 1.69046 51.2392 53.7206 53.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 400 3.2e-05 512 115 448 131072 69.2996 13.3305 25.4819 417.769 526.119 526.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 0.001024 512 215 320 12288 0.658816 0.373088 1.75091 25.1235 28.0054 28.0989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 0.000256 1024 200 448 20480 9.9849 3.41197 7.95482 104.866 126.376 126.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 0.001024 2048 410 320 16384 1.36435 5.81427 52.3211 59.542 59.6002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 0.001024 4096 220 960 17408 2.69322 31.9033 103.592 138.232 138.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1430 3.2e-05 2048 120 5824 591872 91.4024 59.6616 4328.03 1764.6 6243.97 6244.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 0.001024 2048 50 64 18560 1.65098 1.95558 51.9064 55.5652 55.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 890 0.001024 2048 280 768 12480 1.61587 12.9946 51.8909 66.5445 66.6051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 0.000128 4096 310 7104 87040 52.5085 28.2585 1459.32 825.813 2366.04 2366.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.001024 1024 50 128 18240 0.743968 1.3783 50.0191 52.1867 52.2441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 400 3.2e-05 512 115 448 122880 68.8812 13.1287 22.2158 412.381 516.841 517.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 0.001024 512 215 320 12800 0.6872 0.391904 1.67818 25.6776 28.5374 28.6307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 570 0.000256 1024 200 448 20480 9.83469 3.37101 7.88586 103.601 124.843 124.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 0.001024 2048 410 320 16320 1.36192 5.35917 52.3285 59.0896 59.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.001024 4096 220 960 17280 2.67802 28.9239 103.26 134.906 134.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1430 3.2e-05 2048 120 5824 591360 91.6091 59.8933 3967.07 1766.77 5885.61 5885.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1820 0.001024 2048 50 64 18432 1.64864 2.21872 51.7284 55.6469 55.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 890 0.001024 2048 280 768 12288 1.60445 12.8525 51.5394 66.0399 66.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 0.000128 4096 310 7104 86016 52.5378 28.2541 1352.06 826.031 2259.02 2259.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.001024 1024 50 128 18048 0.741376 1.42595 49.8454 52.0561 52.1115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 400 3.2e-05 512 115 448 98304 68.0814 12.8132 17.5702 395.9 494.603 494.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 0.001024 512 215 320 12288 0.666112 0.373856 1.83843 25.2029 28.1803 28.2767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 570 0.000256 1024 200 448 12288 10.0865 3.24899 5.06458 99.5439 118.101 118.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 0.001024 2048 410 320 16128 1.35782 5.8368 51.9792 59.2167 59.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 0.001024 4096 220 960 17280 2.69107 26.7377 103.588 133.061 133.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1430 3.2e-05 2048 120 5824 589824 91.653 59.5645 3651.54 1765.34 5568.36 5568.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 0.001024 2048 50 128 18672 1.6695 9.06912 52.5433 63.3337 63.3938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 890 0.001024 2048 280 768 13008 1.65274 36.9316 52.5308 91.1585 91.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 840 0.000128 4096 310 7168 90624 52.6616 28.3657 2935.36 838.464 3854.98 3855.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 0.001024 1024 50 128 18720 0.752704 3.62109 51.3316 55.7458 55.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 400 3.2e-05 512 115 512 131072 70.031 13.3647 76.827 419.339 579.804 580
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 910 0.001024 512 215 384 11392 0.695776 0.385984 4.14531 25.6556 30.9836 31.0754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 570 0.000256 1024 200 512 12032 10.7035 3.41514 12.9898 104.973 132.233 132.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 0.001024 2048 410 384 16128 1.37142 17.3691 52.5467 71.328 71.3856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1520 0.001024 4096 220 1024 17776 2.73203 63.2381 104.94 170.954 171.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1430 3.2e-05 2048 120 5888 593024 91.176 59.6464 8085.03 1763.12 9999.25 9999.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1820 0.001024 2048 50 128 18656 1.66912 6.66893 52.5539 60.9423 60.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 890 0.001024 2048 280 768 12992 1.63181 40.4337 52.5292 94.6425 94.7017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 0.000128 4096 310 7168 90624 52.5733 28.33 3281.55 838.664 4201.25 4201.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 0.001024 1024 50 128 18688 0.747328 2.56931 51.3079 54.667 54.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 400 3.2e-05 512 115 512 126976 69.9477 13.3306 72.2328 418.16 573.921 574.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 0.001024 512 215 384 11392 0.696928 0.387072 4.3175 25.665 31.1677 31.2608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 570 0.000256 1024 200 512 11776 10.6819 3.40787 13.1092 104.663 132.019 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1670 0.001024 2048 410 384 16096 1.36909 18.75 52.5111 72.6741 72.7307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.001024 4096 220 1024 17760 2.74077 71.2204 104.957 178.961 179.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1430 3.2e-05 2048 120 5888 592896 90.985 59.5009 9086.74 1768.02 11005.5 11005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1820 0.001024 2048 50 128 18624 1.67117 4.91056 52.5038 59.1391 59.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 890 0.001024 2048 280 768 12928 1.63021 39.7283 52.4017 93.8062 93.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 0.000128 4096 310 7168 90624 52.6512 28.3587 2123.63 838.135 3042.91 3043.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 0.001024 1024 50 128 18624 0.749664 1.82477 51.2431 53.8613 53.9159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 400 3.2e-05 512 115 512 122880 70.4369 13.3264 67.4132 417.764 569.188 569.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 0.001024 512 215 384 11264 0.700288 0.387936 4.14227 25.6774 31.0102 31.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 570 0.000256 1024 200 512 11264 10.7311 3.40941 12.4583 104.617 131.369 131.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1670 0.001024 2048 410 384 16064 1.36602 18.5848 52.4635 72.4565 72.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.001024 4096 220 1024 17728 2.72509 45.9507 104.856 153.575 153.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1430 3.2e-05 2048 120 5888 592384 91.0508 59.585 5867.08 1762.28 7780.28 7780.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1820 0.001024 2048 50 128 18528 1.66234 3.71088 52.3322 57.7591 57.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 890 0.001024 2048 280 768 12864 1.62675 39.6148 52.3101 93.5965 93.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 0.000128 4096 310 7168 89856 52.6836 28.3388 1717.05 836.82 2635.03 2635.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 0.001024 1024 50 128 18624 0.757056 1.33654 51.2813 53.4149 53.4711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 400 3.2e-05 512 115 512 110592 70.5514 13.1281 59.735 412.341 556.001 556.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 0.001024 512 215 384 11136 0.692096 0.386208 4.14394 25.5228 30.8444 30.9371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 570 0.000256 1024 200 512 10752 10.608 3.36282 11.8616 103.278 129.269 129.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1670 0.001024 2048 410 384 16032 1.36544 18.516 52.455 72.3787 72.4335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1520 0.001024 4096 220 1024 17664 2.7192 37.3836 104.681 144.827 144.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1430 3.2e-05 2048 120 5888 592128 91.0563 59.7136 4781.74 1761.69 6694.47 6694.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1820 0.001024 2048 50 128 18560 1.66912 4.31514 52.5035 58.5428 58.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 890 0.001024 2048 280 768 12800 1.6279 39.6996 52.225 93.6005 93.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 0.000128 4096 310 7168 90112 52.57 28.3296 1535.26 835.625 2451.93 2452.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 0.001024 1024 50 128 18560 0.756512 1.56701 51.24 53.6047 53.6622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 400 3.2e-05 512 115 512 114688 71.2617 13.3309 61.7673 417.691 564.3 564.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 0.001024 512 215 384 10752 0.685536 0.379616 4.01386 25.3745 30.5543 30.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 570 0.000256 1024 200 512 10240 10.8439 3.40947 11.3209 104.696 130.427 130.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1670 0.001024 2048 410 384 16000 1.36621 18.6066 52.4611 72.4746 72.5319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1520 0.001024 4096 220 1024 17664 2.72755 34.4191 104.854 142.043 142.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1430 3.2e-05 2048 120 5888 591872 91.3596 59.4943 4275.52 1764.96 6191.61 6191.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1820 0.001024 2048 50 128 18400 1.65946 3.3321 52.2069 57.2506 57.3112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 890 0.001024 2048 280 768 12800 1.62442 39.6802 52.3602 93.7103 93.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 0.000128 4096 310 7168 88320 52.5649 28.2753 1383.91 832.468 2297.35 2297.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 0.001024 1024 50 128 18560 0.747264 1.22413 51.306 53.319 53.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 400 3.2e-05 512 115 512 102400 71.3559 13.1277 54.7851 412.604 552.119 552.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 0.001024 512 215 384 10880 0.696384 0.385344 4.1185 25.5802 30.8799 30.9737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 570 0.000256 1024 200 512 10240 10.6546 3.37299 11.3701 103.473 129.029 129.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1670 0.001024 2048 410 384 15840 1.36186 18.3531 52.1616 71.9213 71.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1520 0.001024 4096 220 1024 17600 2.72154 30.1957 104.783 137.758 137.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1430 3.2e-05 2048 120 5888 592640 90.9271 59.6148 3918.06 1764.36 5833.24 5833.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1820 0.001024 2048 50 128 18432 1.66394 3.73594 52.3749 57.8252 57.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 890 0.001024 2048 280 768 12672 1.62045 39.0575 52.0991 92.8215 92.8796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 0.000128 4096 310 7168 89088 52.6562 28.289 1289.25 833.909 2204.24 2204.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 0.001024 1024 50 128 18432 0.751008 1.3256 50.1244 52.2434 52.3018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 400 3.2e-05 512 115 512 98304 71.6156 13.1236 52.1127 412.566 549.654 549.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 0.001024 512 215 384 10752 0.698784 0.384704 4.09421 25.5962 30.8739 30.9676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 570 0.000256 1024 200 512 9216 10.7553 3.37005 10.29 103.493 128.063 128.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1670 0.001024 2048 410 384 15936 1.36368 18.3904 52.5081 72.3042 72.3609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1520 0.001024 4096 220 1024 17472 2.72861 28.2317 104.254 135.257 135.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1430 3.2e-05 2048 120 5888 591360 91.0347 59.482 3617.51 1762.85 5531.14 5531.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1820 0.001024 2048 50 128 18368 1.66102 9.51776 52.2928 63.5263 63.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 890 0.001024 2048 280 768 12768 1.62989 39.4 52.4406 93.5166 93.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 0.000128 4096 310 7168 89600 52.721 28.3313 1217.77 838.202 2137.16 2137.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 0.001024 1024 50 128 18368 0.749472 1.46154 50.0796 52.3346 52.3919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 400 3.2e-05 512 115 512 86016 71.1726 13.0382 48.8224 404.346 537.628 537.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 0.001024 512 215 384 10752 0.687328 0.380928 4.1303 25.3625 30.6641 30.7608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 570 0.000256 1024 200 512 7168 10.6888 3.3015 8.09149 101.475 123.719 123.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1670 0.001024 2048 410 384 15904 1.36797 18.4481 52.5037 72.3637 72.4177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1520 0.001024 4096 220 1024 17472 2.73219 28.0828 104.423 135.285 135.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1430 3.2e-05 2048 120 5888 591360 90.8877 59.5045 3380.3 1762.36 5293.34 5293.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1820 0.001024 2048 50 128 18432 1.6727 9.54659 52.5026 63.7749 63.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 890 0.001024 2048 280 768 12544 1.61677 38.8507 51.881 92.3976 92.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 0.000128 4096 310 7168 90112 52.6497 28.3214 1163.78 836.309 2081.19 2081.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1330 0.001024 1024 50 128 18432 0.757312 3.94035 51.2364 55.978 56.0391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 400 3.2e-05 512 115 512 98304 72.7936 13.3289 55.8734 417.769 560.007 560.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 0.001024 512 215 384 10240 0.676896 0.372736 3.99299 25.1193 30.2617 30.3563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 570 0.000256 1024 200 512 8192 11.0366 3.41213 9.09347 104.87 128.575 128.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 0.001024 2048 410 384 15872 1.36397 18.4164 52.4608 72.2846 72.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1520 0.001024 4096 220 1024 17408 2.72678 24.5642 104.168 131.503 131.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1430 3.2e-05 2048 120 5888 591872 91.4085 59.5851 3220.67 1764.62 5136.57 5136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 0.001024 2048 50 120 18368 1.65683 8.64752 52.1052 62.462 62.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 890 0.001024 2048 280 720 13216 1.65526 37.6545 52.5128 91.8672 91.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 840 0.000128 4096 310 7080 91392 52.4419 28.3221 1137.32 837.517 2055.74 2055.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1330 0.001024 1024 50 120 18368 0.746048 3.56426 49.9855 54.34 54.3991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 3.2e-05 512 115 480 143360 65.9847 13.0366 79.6383 404.021 562.916 563.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 910 0.001024 512 215 300 12544 0.667328 0.380128 3.71696 25.3576 30.2217 30.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 570 0.000256 1024 200 480 21504 9.50918 3.29933 20.1058 101.393 134.462 134.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 0.001024 2048 410 300 16576 1.36237 14.9173 52.2774 68.5997 68.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1520 0.001024 4096 220 960 17472 2.69936 23.6025 103.765 130.109 130.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1430 3.2e-05 2048 120 5820 591360 90.9402 59.3691 3106.51 1760.48 5017.56 5017.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 0.001024 2048 50 64 18816 1.66093 4.60778 52.3365 58.6571 58.7182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 890 0.001024 2048 280 768 12768 1.62998 36.5363 52.4056 90.6186 90.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 0.000128 4096 310 7104 89600 52.755 28.3279 1092.55 837.638 2011.41 2011.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1330 0.001024 1024 50 128 18368 0.745472 3.66685 50.0611 54.5164 54.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 3.2e-05 512 115 448 114688 68.4218 13.0314 59.2882 404.076 545.057 545.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 910 0.001024 512 215 320 12544 0.667648 0.378848 3.86182 25.3571 30.3674 30.4639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 570 0.000256 1024 200 448 17920 9.78566 3.29933 15.7415 101.407 130.388 130.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 0.001024 2048 410 320 16352 1.36074 15.0426 52.1577 68.6043 68.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1520 0.001024 4096 220 960 17472 2.70131 23.3065 103.778 129.826 129.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1430 3.2e-05 2048 120 5824 591360 90.9375 59.4316 3050.88 1760.58 4962.11 4962.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 0.001024 2048 50 100 18480 1.65664 7.41581 52.2116 61.3359 61.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 890 0.001024 2048 280 750 12880 1.62896 37.4264 52.4466 91.5497 91.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 0.000128 4096 310 7100 89600 52.6618 28.3441 1120.95 830.736 2032.83 2032.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1330 0.001024 1024 50 100 18480 0.744 3.03302 50.0492 53.8705 53.9275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 400 3.2e-05 512 115 450 143360 66.9013 13.0785 76.5928 408.931 565.748 565.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 910 0.001024 512 215 300 12320 0.681472 0.386432 3.90486 25.5429 30.616 30.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 570 0.000256 1024 200 450 22400 9.60918 3.35053 21.028 102.681 136.825 136.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 0.001024 2048 410 300 16520 1.36397 14.6903 52.2822 68.3804 68.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1520 0.001024 4096 220 950 17640 2.72589 23.4156 104.893 131.077 131.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1430 3.2e-05 2048 120 5800 591360 91.177 59.3396 3115.31 1756.08 5022.18 5022.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 0.001024 2048 50 96 18480 1.65683 7.12499 52.1353 60.9699 61.0284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 890 0.001024 2048 280 720 13160 1.65347 37.4521 52.5145 91.665 91.7258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 840 0.000128 4096 310 7104 89600 52.6263 28.3259 1116.12 830.784 2027.99 2028.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 0.001024 1024 50 96 18480 0.744896 2.88733 50.0183 53.6937 53.7518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 400 3.2e-05 512 115 480 143360 66.8954 13.0693 80.1804 408.865 569.253 569.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 910 0.001024 512 215 288 12320 0.68256 0.383904 3.77872 25.5371 30.4821 30.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 570 0.000256 1024 200 432 22400 9.60435 3.35197 20.3355 102.671 136.117 136.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 0.001024 2048 410 288 16520 1.35661 14.276 51.996 67.6689 67.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1520 0.001024 4096 220 960 17360 2.69107 23.6009 103.466 129.799 129.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1430 3.2e-05 2048 120 5808 591360 91.1619 59.2727 3104.36 1756.09 5011.15 5011.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 0.001024 2048 50 64 18944 1.66486 4.66867 52.9291 59.3143 59.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 890 0.001024 2048 280 736 13056 1.62413 35.7048 52.6968 90.0724 90.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 840 0.000128 4096 310 7104 91136 52.4757 28.3176 1308.16 843.805 2232.9 2233.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 0.001024 1024 50 96 18688 0.753696 2.95939 51.39 55.1452 55.2018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 3.2e-05 512 115 448 196608 63.5799 13.3291 101.508 421.83 600.494 600.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 910 0.001024 512 215 288 13824 0.656704 0.38096 4.02362 25.4976 30.6545 30.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 570 0.000256 1024 200 448 26624 9.484 3.41402 23.7405 105.724 142.52 142.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 0.001024 2048 410 288 16768 1.36426 13.9587 52.7649 68.1313 68.1882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1520 0.001024 4096 220 928 17792 2.72179 25.8647 105.694 134.324 134.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1430 3.2e-05 2048 120 5792 592896 91.4109 59.7498 3571.37 1778.43 5501.24 5501.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 0.001024 2048 50 64 18240 1.63635 6.55738 51.4707 59.7156 59.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 890 0.001024 2048 280 736 12480 1.6119 49.9118 51.5858 103.155 103.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 0.000128 4096 310 7104 88320 52.2281 28.2419 1922.18 826.565 2829.35 2829.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1330 0.001024 1024 50 96 18240 0.739968 4.3991 49.963 55.1462 55.2028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 400 3.2e-05 512 115 448 184320 63.2537 13.1313 132.554 412.444 621.62 621.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 910 0.001024 512 215 288 11520 0.626336 0.354304 4.7961 23.4424 29.3178 29.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 570 0.000256 1024 200 448 23040 9.61946 3.37731 29.3108 103.793 146.257 146.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 0.001024 2048 410 288 16320 1.35741 20.3653 52.0212 73.7847 73.8402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1520 0.001024 4096 220 928 17280 2.69952 39.1794 103.815 145.734 145.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1430 3.2e-05 2048 120 5792 587520 91.6822 59.5703 5334.32 1764.43 7250.27 7250.52
