

================================================================
== Vivado HLS Report for 'ff_rgb24toyv12_c'
================================================================
* Date:           Sun May 24 03:25:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.580|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 10 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 
10 --> 11 3 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rgb2yuv_addr = getelementptr [1000 x i32]* %rgb2yuv, i64 0, i64 0" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:31]   --->   Operation 16 'getelementptr' 'rgb2yuv_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.66ns)   --->   "%ry = load i32* %rgb2yuv_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:31]   --->   Operation 17 'load' 'ry' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %src) nounwind, !map !65"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %ydst) nounwind, !map !71"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %udst) nounwind, !map !75"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %vdst) nounwind, !map !79"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %width) nounwind, !map !83"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %height) nounwind, !map !89"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %lumStride) nounwind, !map !93"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %chromStride) nounwind, !map !97"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %srcStride) nounwind, !map !101"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000 x i32]* %rgb2yuv) nounwind, !map !105"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @ff_rgb24toyv12_c_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%srcStride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %srcStride) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:27]   --->   Operation 29 'read' 'srcStride_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%chromStride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %chromStride) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:27]   --->   Operation 30 'read' 'chromStride_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lumStride_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %lumStride) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:27]   --->   Operation 31 'read' 'lumStride_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %height) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:27]   --->   Operation 32 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%width_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %width) nounwind" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:27]   --->   Operation 33 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/2] (2.66ns)   --->   "%ry = load i32* %rgb2yuv_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:31]   --->   Operation 34 'load' 'ry' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %width_read, i32 1, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:35]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %lumStride_read to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:60]   --->   Operation 36 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %srcStride_read to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:82]   --->   Operation 37 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i32 %chromStride_read to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:82]   --->   Operation 38 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %lumStride_read, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:83]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i33 %shl_ln to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:83]   --->   Operation 40 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %srcStride_read, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:84]   --->   Operation 41 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i33 %shl_ln1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:84]   --->   Operation 42 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %height_read, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.78ns)   --->   "%add_ln37 = add i32 1, %height_read" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 44 'add' 'add_ln37' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln37, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 45 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%xor_ln37 = xor i32 %height_read, -1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 46 'xor' 'xor_ln37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln37)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %xor_ln37, i32 1, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 47 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns) (out node of the LUT)   --->   "%sub_ln37 = sub i31 0, %p_lshr" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 48 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%tmp_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln37, i32 1, i32 31)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 49 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_1)   --->   "%select_ln37 = select i1 %tmp_1, i31 %sub_ln37, i31 %tmp_2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 50 'select' 'select_ln37' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln37_1 = select i1 %tmp, i31 0, i31 %select_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 51 'select' 'select_ln37_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln37_1, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.06ns)   --->   "br label %1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.54>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%y_0 = phi i32 [ 0, %0 ], [ %y, %5 ]"   --->   Operation 54 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_03_rec = phi i64 [ 0, %0 ], [ %add_ln82, %5 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:82]   --->   Operation 55 'phi' 'p_03_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_01_rec = phi i64 [ 0, %0 ], [ %add_ln83, %5 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:83]   --->   Operation 56 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_rec = phi i64 [ 0, %0 ], [ %add_ln84, %5 ]" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:84]   --->   Operation 57 'phi' 'p_0_rec' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.54ns)   --->   "%icmp_ln37 = icmp eq i32 %y_0, %tmp_3" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 58 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.loopexit, label %.preheader30.preheader" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.06ns)   --->   "br label %.preheader30" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 60 'br' <Predicate = (!icmp_ln37)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 5.52>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%i_0 = phi i30 [ %i, %2 ], [ 0, %.preheader30.preheader ]"   --->   Operation 61 'phi' 'i_0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i30 %i_0 to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 62 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i30 %i_0 to i31" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:39]   --->   Operation 63 'zext' 'zext_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%icmp_ln39 = icmp slt i31 %zext_ln39, %trunc_ln" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:39]   --->   Operation 64 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.74ns)   --->   "%i = add i30 1, %i_0" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:39]   --->   Operation 65 'add' 'i' <Predicate = (!icmp_ln37)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %2, label %3" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:39]   --->   Operation 66 'br' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i30 %i_0 to i8" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 67 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln2 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln40_1, i3 0)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 68 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i30 %i_0 to i10" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 69 'trunc' 'trunc_ln40_2' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln40_2, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 70 'bitconcatenate' 'zext_ln1' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.42ns)   --->   "%sub_ln40 = sub i11 %shl_ln2, %zext_ln1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 71 'sub' 'sub_ln40' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i64 %p_0_rec to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 72 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.42ns)   --->   "%add_ln40 = add i11 %sub_ln40, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 73 'add' 'add_ln40' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i11 %add_ln40 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 74 'zext' 'zext_ln40' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 75 'getelementptr' 'src_addr' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (2.66ns)   --->   "%b = load i32* %src_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 76 'load' 'b' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln41)   --->   "%or_ln41 = or i11 %sub_ln40, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 77 'or' 'or_ln41' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.42ns) (out node of the LUT)   --->   "%add_ln41 = add i11 %or_ln41, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 78 'add' 'add_ln41' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i11 %add_ln41 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 79 'zext' 'zext_ln41' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln41" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 80 'getelementptr' 'src_addr_1' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (2.66ns)   --->   "%g = load i32* %src_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 81 'load' 'g' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln62)   --->   "%or_ln62 = or i32 %y_0, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:62]   --->   Operation 82 'or' 'or_ln62' <Predicate = (!icmp_ln37 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.54ns) (out node of the LUT)   --->   "%icmp_ln62 = icmp eq i32 %or_ln62, %height_read" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:62]   --->   Operation 83 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln37 & !icmp_ln39)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit, label %.preheader.preheader" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:62]   --->   Operation 84 'br' <Predicate = (!icmp_ln37 & !icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln37_3 = trunc i64 %p_0_rec to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 85 'trunc' 'trunc_ln37_3' <Predicate = (!icmp_ln37 & !icmp_ln39 & !icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.42ns)   --->   "%add_ln66 = add i11 %trunc_ln82, %trunc_ln37_3" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 86 'add' 'add_ln66' <Predicate = (!icmp_ln37 & !icmp_ln39 & !icmp_ln62)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln37_4 = trunc i64 %p_01_rec to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 87 'trunc' 'trunc_ln37_4' <Predicate = (!icmp_ln37 & !icmp_ln39 & !icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.42ns)   --->   "%add_ln72 = add i11 %trunc_ln60, %trunc_ln37_4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:72]   --->   Operation 88 'add' 'add_ln72' <Predicate = (!icmp_ln37 & !icmp_ln39 & !icmp_ln62)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.06ns)   --->   "br label %.preheader" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 89 'br' <Predicate = (!icmp_ln37 & !icmp_ln39 & !icmp_ln62)> <Delay = 1.06>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:86]   --->   Operation 90 'ret' <Predicate = (!icmp_ln39 & icmp_ln62) | (icmp_ln37)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.13>
ST_5 : Operation 91 [1/2] (2.66ns)   --->   "%b = load i32* %src_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:40]   --->   Operation 91 'load' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 92 [1/2] (2.66ns)   --->   "%g = load i32* %src_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:41]   --->   Operation 92 'load' 'g' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln42 = add i11 2, %sub_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 93 'add' 'add_ln42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln42_1 = add i11 %add_ln42, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 94 'add' 'add_ln42_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i11 %add_ln42_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 95 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln42" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 96 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [2/2] (2.66ns)   --->   "%r = load i32* %src_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 97 'load' 'r' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln37_1 = trunc i64 %p_03_rec to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 98 'trunc' 'trunc_ln37_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (1.42ns)   --->   "%add_ln48 = add i11 %trunc_ln40, %trunc_ln37_1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:48]   --->   Operation 99 'add' 'add_ln48' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln37_2 = trunc i64 %p_01_rec to i11" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 100 'trunc' 'trunc_ln37_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln52 = add i11 3, %sub_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 101 'add' 'add_ln52' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 102 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln52_1 = add i11 %add_ln52, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 102 'add' 'add_ln52_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %add_ln52_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 103 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln52" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 104 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.66ns)   --->   "%b_1 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 105 'load' 'b_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 5.44>
ST_6 : Operation 106 [1/2] (2.66ns)   --->   "%r = load i32* %src_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:42]   --->   Operation 106 'load' 'r' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i32 %r, %g" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:44]   --->   Operation 107 'add' 'add_ln44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 108 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln44_1 = add i32 %b, %add_ln44" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:44]   --->   Operation 108 'add' 'add_ln44_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 109 [1/2] (2.66ns)   --->   "%b_1 = load i32* %src_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:52]   --->   Operation 109 'load' 'b_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i11 4, %sub_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 110 'add' 'add_ln53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 111 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i11 %add_ln53, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 111 'add' 'add_ln53_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %add_ln53_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 112 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln53" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 113 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (2.66ns)   --->   "%g_1 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 114 'load' 'g_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln54 = add i11 5, %sub_ln40" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 115 'add' 'add_ln54' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln54_1 = add i11 %add_ln54, %trunc_ln37" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 116 'add' 'add_ln54_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i11 %add_ln54_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 117 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln54" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 118 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (2.66ns)   --->   "%r_1 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 119 'load' 'r_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 7 <SV = 6> <Delay = 6.58>
ST_7 : Operation 120 [1/1] (6.58ns)   --->   "%mul_ln44 = mul i32 %add_ln44_1, %ry" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:44]   --->   Operation 120 'mul' 'mul_ln44' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/2] (2.66ns)   --->   "%g_1 = load i32* %src_addr_4, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:53]   --->   Operation 121 'load' 'g_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 122 [1/2] (2.66ns)   --->   "%r_1 = load i32* %src_addr_5, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:54]   --->   Operation 122 'load' 'r_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln56 = add i32 %r_1, %g_1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:56]   --->   Operation 123 'add' 'add_ln56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln56_1 = add i32 %b_1, %add_ln56" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:56]   --->   Operation 124 'add' 'add_ln56_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.58>
ST_8 : Operation 125 [1/1] (1.78ns)   --->   "%Y = add i32 16, %mul_ln44" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:44]   --->   Operation 125 'add' 'Y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (1.78ns)   --->   "%V = add i32 128, %mul_ln44" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:45]   --->   Operation 126 'add' 'V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i11 %add_ln48 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:48]   --->   Operation 127 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%udst_addr = getelementptr [1000 x i32]* %udst, i64 0, i64 %zext_ln48" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:48]   --->   Operation 128 'getelementptr' 'udst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (2.66ns)   --->   "store i32 %V, i32* %udst_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:48]   --->   Operation 129 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%vdst_addr = getelementptr [1000 x i32]* %vdst, i64 0, i64 %zext_ln48" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:49]   --->   Operation 130 'getelementptr' 'vdst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (2.66ns)   --->   "store i32 %V, i32* %vdst_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:49]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 132 [1/1] (1.42ns)   --->   "%add_ln50 = add i11 %zext_ln1, %trunc_ln37_2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:50]   --->   Operation 132 'add' 'add_ln50' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %add_ln50 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:50]   --->   Operation 133 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%ydst_addr = getelementptr [1000 x i32]* %ydst, i64 0, i64 %zext_ln50" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:50]   --->   Operation 134 'getelementptr' 'ydst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (2.66ns)   --->   "store i32 %Y, i32* %ydst_addr, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:50]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_8 : Operation 136 [1/1] (6.58ns)   --->   "%mul_ln56 = mul i32 %add_ln56_1, %ry" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:56]   --->   Operation 136 'mul' 'mul_ln56' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln57)   --->   "%or_ln57 = or i11 %zext_ln1, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:57]   --->   Operation 137 'or' 'or_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (1.42ns) (out node of the LUT)   --->   "%add_ln57 = add i11 %or_ln57, %trunc_ln37_2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:57]   --->   Operation 138 'add' 'add_ln57' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.44>
ST_9 : Operation 139 [1/1] (1.78ns)   --->   "%Y_1 = add i32 16, %mul_ln56" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:56]   --->   Operation 139 'add' 'Y_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i11 %add_ln57 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:57]   --->   Operation 140 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%ydst_addr_1 = getelementptr [1000 x i32]* %ydst, i64 0, i64 %zext_ln57" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:57]   --->   Operation 141 'getelementptr' 'ydst_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.66ns)   --->   "store i32 %Y_1, i32* %ydst_addr_1, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:57]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader30" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:39]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 5.52>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%i_1 = phi i30 [ %i_2, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 144 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i30 %i_1 to i31" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 145 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.54ns)   --->   "%icmp_ln65 = icmp slt i31 %zext_ln65, %trunc_ln" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 146 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.74ns)   --->   "%i_2 = add i30 %i_1, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 147 'add' 'i_2' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %4, label %5" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i30 %i_1 to i8" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 149 'trunc' 'trunc_ln66' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%shl_ln3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln66, i3 0)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 150 'bitconcatenate' 'shl_ln3' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i30 %i_1 to i10" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 151 'trunc' 'trunc_ln66_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %trunc_ln66_1, i1 false)" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 152 'bitconcatenate' 'zext_ln2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.42ns)   --->   "%sub_ln66 = sub i11 %shl_ln3, %zext_ln2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 153 'sub' 'sub_ln66' <Predicate = (icmp_ln65)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (1.42ns)   --->   "%add_ln66_1 = add i11 %sub_ln66, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 154 'add' 'add_ln66_1' <Predicate = (icmp_ln65)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i11 %add_ln66_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 155 'zext' 'zext_ln66' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 156 'getelementptr' 'src_addr_6' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 157 [2/2] (2.66ns)   --->   "%b_2 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 157 'load' 'b_2' <Predicate = (icmp_ln65)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%or_ln67 = or i11 %sub_ln66, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 158 'or' 'or_ln67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.42ns) (out node of the LUT)   --->   "%add_ln67 = add i11 %or_ln67, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 159 'add' 'add_ln67' <Predicate = (icmp_ln65)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i11 %add_ln67 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 160 'zext' 'zext_ln67' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln67" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 161 'getelementptr' 'src_addr_7' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_10 : Operation 162 [2/2] (2.66ns)   --->   "%g_2 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 162 'load' 'g_2' <Predicate = (icmp_ln65)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_10 : Operation 163 [1/1] (1.98ns)   --->   "%add_ln82 = add i64 %sext_ln82, %p_03_rec" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:82]   --->   Operation 163 'add' 'add_ln82' <Predicate = (!icmp_ln65)> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (1.98ns)   --->   "%add_ln83 = add i64 %sext_ln83, %p_01_rec" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:83]   --->   Operation 164 'add' 'add_ln83' <Predicate = (!icmp_ln65)> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (1.98ns)   --->   "%add_ln84 = add i64 %sext_ln84, %p_0_rec" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:84]   --->   Operation 165 'add' 'add_ln84' <Predicate = (!icmp_ln65)> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 166 [1/1] (1.78ns)   --->   "%y = add nsw i32 %y_0, 2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 166 'add' 'y' <Predicate = (!icmp_ln65)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "br label %1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:37]   --->   Operation 167 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.13>
ST_11 : Operation 168 [1/2] (2.66ns)   --->   "%b_2 = load i32* %src_addr_6, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:66]   --->   Operation 168 'load' 'b_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 169 [1/2] (2.66ns)   --->   "%g_2 = load i32* %src_addr_7, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:67]   --->   Operation 169 'load' 'g_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68 = add i11 2, %sub_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 170 'add' 'add_ln68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 171 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln68_1 = add i11 %add_ln68, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 171 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i11 %add_ln68_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 172 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%src_addr_8 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln68" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 173 'getelementptr' 'src_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [2/2] (2.66ns)   --->   "%r_2 = load i32* %src_addr_8, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 174 'load' 'r_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_11 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln74 = add i11 3, %sub_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 175 'add' 'add_ln74' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 176 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln74_1 = add i11 %add_ln74, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 176 'add' 'add_ln74_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i11 %add_ln74_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 177 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%src_addr_9 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln74" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 178 'getelementptr' 'src_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [2/2] (2.66ns)   --->   "%b_3 = load i32* %src_addr_9, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 179 'load' 'b_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 12 <SV = 6> <Delay = 5.44>
ST_12 : Operation 180 [1/2] (2.66ns)   --->   "%r_2 = load i32* %src_addr_8, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:68]   --->   Operation 180 'load' 'r_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i32 %r_2, %g_2" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:70]   --->   Operation 181 'add' 'add_ln70' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 182 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i32 %b_2, %add_ln70" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:70]   --->   Operation 182 'add' 'add_ln70_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 183 [1/2] (2.66ns)   --->   "%b_3 = load i32* %src_addr_9, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:74]   --->   Operation 183 'load' 'b_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i11 4, %sub_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 184 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 185 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i11 %add_ln75, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 185 'add' 'add_ln75_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i11 %add_ln75_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 186 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%src_addr_10 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln75" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 187 'getelementptr' 'src_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [2/2] (2.66ns)   --->   "%g_3 = load i32* %src_addr_10, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 188 'load' 'g_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_12 : Operation 189 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln76 = add i11 5, %sub_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 189 'add' 'add_ln76' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 190 [1/1] (2.47ns) (root node of TernaryAdder)   --->   "%add_ln76_1 = add i11 %add_ln76, %add_ln66" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 190 'add' 'add_ln76_1' <Predicate = true> <Delay = 2.47> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i11 %add_ln76_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 191 'zext' 'zext_ln76' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%src_addr_11 = getelementptr [1000 x i32]* %src, i64 0, i64 %zext_ln76" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 192 'getelementptr' 'src_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [2/2] (2.66ns)   --->   "%r_3 = load i32* %src_addr_11, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 193 'load' 'r_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>

State 13 <SV = 7> <Delay = 6.58>
ST_13 : Operation 194 [1/1] (6.58ns)   --->   "%mul_ln70 = mul i32 %add_ln70_1, %ry" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:70]   --->   Operation 194 'mul' 'mul_ln70' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/2] (2.66ns)   --->   "%g_3 = load i32* %src_addr_10, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:75]   --->   Operation 195 'load' 'g_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 196 [1/2] (2.66ns)   --->   "%r_3 = load i32* %src_addr_11, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:76]   --->   Operation 196 'load' 'r_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78 = add i32 %r_3, %g_3" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:78]   --->   Operation 197 'add' 'add_ln78' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 198 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln78_1 = add i32 %b_3, %add_ln78" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:78]   --->   Operation 198 'add' 'add_ln78_1' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 8> <Delay = 6.58>
ST_14 : Operation 199 [1/1] (1.78ns)   --->   "%Y_2 = add i32 16, %mul_ln70" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:70]   --->   Operation 199 'add' 'Y_2' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 200 [1/1] (1.42ns)   --->   "%add_ln72_1 = add i11 %zext_ln2, %add_ln72" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:72]   --->   Operation 200 'add' 'add_ln72_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i11 %add_ln72_1 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:72]   --->   Operation 201 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%ydst_addr_2 = getelementptr [1000 x i32]* %ydst, i64 0, i64 %zext_ln72" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:72]   --->   Operation 202 'getelementptr' 'ydst_addr_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (2.66ns)   --->   "store i32 %Y_2, i32* %ydst_addr_2, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:72]   --->   Operation 203 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_14 : Operation 204 [1/1] (6.58ns)   --->   "%mul_ln78 = mul i32 %add_ln78_1, %ry" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:78]   --->   Operation 204 'mul' 'mul_ln78' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%or_ln79 = or i11 %zext_ln2, 1" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:79]   --->   Operation 205 'or' 'or_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (1.42ns) (out node of the LUT)   --->   "%add_ln79 = add i11 %or_ln79, %add_ln72" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:79]   --->   Operation 206 'add' 'add_ln79' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 4.44>
ST_15 : Operation 207 [1/1] (1.78ns)   --->   "%Y_3 = add i32 16, %mul_ln78" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:78]   --->   Operation 207 'add' 'Y_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i11 %add_ln79 to i64" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:79]   --->   Operation 208 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%ydst_addr_3 = getelementptr [1000 x i32]* %ydst, i64 0, i64 %zext_ln79" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:79]   --->   Operation 209 'getelementptr' 'ydst_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (2.66ns)   --->   "store i32 %Y_3, i32* %ydst_addr_3, align 4" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:79]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_15 : Operation 211 [1/1] (0.00ns)   --->   "br label %.preheader" [extr_.FFmpeglibswscalergb2rgb_template.c_ff_rgb24toyv12_c_with_main.c:65]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ ydst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ udst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ vdst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lumStride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ chromStride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ srcStride]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rgb2yuv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rgb2yuv_addr      (getelementptr ) [ 0010000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 0000000000000000]
srcStride_read    (read          ) [ 0000000000000000]
chromStride_read  (read          ) [ 0000000000000000]
lumStride_read    (read          ) [ 0000000000000000]
height_read       (read          ) [ 0001111111111111]
width_read        (read          ) [ 0000000000000000]
ry                (load          ) [ 0001111111111111]
trunc_ln          (partselect    ) [ 0001111111111111]
trunc_ln60        (trunc         ) [ 0001111111111111]
trunc_ln82        (trunc         ) [ 0001111111111111]
sext_ln82         (sext          ) [ 0001111111111111]
shl_ln            (bitconcatenate) [ 0000000000000000]
sext_ln83         (sext          ) [ 0001111111111111]
shl_ln1           (bitconcatenate) [ 0000000000000000]
sext_ln84         (sext          ) [ 0001111111111111]
tmp               (bitselect     ) [ 0000000000000000]
add_ln37          (add           ) [ 0000000000000000]
tmp_1             (bitselect     ) [ 0000000000000000]
xor_ln37          (xor           ) [ 0000000000000000]
p_lshr            (partselect    ) [ 0000000000000000]
sub_ln37          (sub           ) [ 0000000000000000]
tmp_2             (partselect    ) [ 0000000000000000]
select_ln37       (select        ) [ 0000000000000000]
select_ln37_1     (select        ) [ 0000000000000000]
tmp_3             (bitconcatenate) [ 0001111111111111]
br_ln37           (br            ) [ 0011111111111111]
y_0               (phi           ) [ 0001111111111111]
p_03_rec          (phi           ) [ 0001111111111111]
p_01_rec          (phi           ) [ 0001111111111111]
p_0_rec           (phi           ) [ 0001111111111111]
icmp_ln37         (icmp          ) [ 0001111111111111]
br_ln37           (br            ) [ 0000000000000000]
br_ln40           (br            ) [ 0001111111111111]
i_0               (phi           ) [ 0000100000000000]
trunc_ln40        (trunc         ) [ 0000010000000000]
zext_ln39         (zext          ) [ 0000000000000000]
icmp_ln39         (icmp          ) [ 0001111111111111]
i                 (add           ) [ 0001111111111111]
br_ln39           (br            ) [ 0000000000000000]
trunc_ln40_1      (trunc         ) [ 0000000000000000]
shl_ln2           (bitconcatenate) [ 0000000000000000]
trunc_ln40_2      (trunc         ) [ 0000000000000000]
zext_ln1          (bitconcatenate) [ 0000011110000000]
sub_ln40          (sub           ) [ 0000011000000000]
trunc_ln37        (trunc         ) [ 0000011000000000]
add_ln40          (add           ) [ 0000000000000000]
zext_ln40         (zext          ) [ 0000000000000000]
src_addr          (getelementptr ) [ 0000010000000000]
or_ln41           (or            ) [ 0000000000000000]
add_ln41          (add           ) [ 0000000000000000]
zext_ln41         (zext          ) [ 0000000000000000]
src_addr_1        (getelementptr ) [ 0000010000000000]
or_ln62           (or            ) [ 0000000000000000]
icmp_ln62         (icmp          ) [ 0001111111111111]
br_ln62           (br            ) [ 0000000000000000]
trunc_ln37_3      (trunc         ) [ 0000000000000000]
add_ln66          (add           ) [ 0000000000111111]
trunc_ln37_4      (trunc         ) [ 0000000000000000]
add_ln72          (add           ) [ 0000000000111111]
br_ln65           (br            ) [ 0001111111111111]
ret_ln86          (ret           ) [ 0000000000000000]
b                 (load          ) [ 0000001000000000]
g                 (load          ) [ 0000001000000000]
add_ln42          (add           ) [ 0000000000000000]
add_ln42_1        (add           ) [ 0000000000000000]
zext_ln42         (zext          ) [ 0000000000000000]
src_addr_2        (getelementptr ) [ 0000001000000000]
trunc_ln37_1      (trunc         ) [ 0000000000000000]
add_ln48          (add           ) [ 0000001110000000]
trunc_ln37_2      (trunc         ) [ 0000001110000000]
add_ln52          (add           ) [ 0000000000000000]
add_ln52_1        (add           ) [ 0000000000000000]
zext_ln52         (zext          ) [ 0000000000000000]
src_addr_3        (getelementptr ) [ 0000001000000000]
r                 (load          ) [ 0000000000000000]
add_ln44          (add           ) [ 0000000000000000]
add_ln44_1        (add           ) [ 0000000100000000]
b_1               (load          ) [ 0000000100000000]
add_ln53          (add           ) [ 0000000000000000]
add_ln53_1        (add           ) [ 0000000000000000]
zext_ln53         (zext          ) [ 0000000000000000]
src_addr_4        (getelementptr ) [ 0000000100000000]
add_ln54          (add           ) [ 0000000000000000]
add_ln54_1        (add           ) [ 0000000000000000]
zext_ln54         (zext          ) [ 0000000000000000]
src_addr_5        (getelementptr ) [ 0000000100000000]
mul_ln44          (mul           ) [ 0000000010000000]
g_1               (load          ) [ 0000000000000000]
r_1               (load          ) [ 0000000000000000]
add_ln56          (add           ) [ 0000000000000000]
add_ln56_1        (add           ) [ 0000000010000000]
Y                 (add           ) [ 0000000000000000]
V                 (add           ) [ 0000000000000000]
zext_ln48         (zext          ) [ 0000000000000000]
udst_addr         (getelementptr ) [ 0000000000000000]
store_ln48        (store         ) [ 0000000000000000]
vdst_addr         (getelementptr ) [ 0000000000000000]
store_ln49        (store         ) [ 0000000000000000]
add_ln50          (add           ) [ 0000000000000000]
zext_ln50         (zext          ) [ 0000000000000000]
ydst_addr         (getelementptr ) [ 0000000000000000]
store_ln50        (store         ) [ 0000000000000000]
mul_ln56          (mul           ) [ 0000000001000000]
or_ln57           (or            ) [ 0000000000000000]
add_ln57          (add           ) [ 0000000001000000]
Y_1               (add           ) [ 0000000000000000]
zext_ln57         (zext          ) [ 0000000000000000]
ydst_addr_1       (getelementptr ) [ 0000000000000000]
store_ln57        (store         ) [ 0000000000000000]
br_ln39           (br            ) [ 0001111111111111]
i_1               (phi           ) [ 0000000000100000]
zext_ln65         (zext          ) [ 0000000000000000]
icmp_ln65         (icmp          ) [ 0001111111111111]
i_2               (add           ) [ 0001111111111111]
br_ln65           (br            ) [ 0000000000000000]
trunc_ln66        (trunc         ) [ 0000000000000000]
shl_ln3           (bitconcatenate) [ 0000000000000000]
trunc_ln66_1      (trunc         ) [ 0000000000000000]
zext_ln2          (bitconcatenate) [ 0000000000011110]
sub_ln66          (sub           ) [ 0000000000011000]
add_ln66_1        (add           ) [ 0000000000000000]
zext_ln66         (zext          ) [ 0000000000000000]
src_addr_6        (getelementptr ) [ 0000000000010000]
or_ln67           (or            ) [ 0000000000000000]
add_ln67          (add           ) [ 0000000000000000]
zext_ln67         (zext          ) [ 0000000000000000]
src_addr_7        (getelementptr ) [ 0000000000010000]
add_ln82          (add           ) [ 0011111111111111]
add_ln83          (add           ) [ 0011111111111111]
add_ln84          (add           ) [ 0011111111111111]
y                 (add           ) [ 0011111111111111]
br_ln37           (br            ) [ 0011111111111111]
b_2               (load          ) [ 0000000000001000]
g_2               (load          ) [ 0000000000001000]
add_ln68          (add           ) [ 0000000000000000]
add_ln68_1        (add           ) [ 0000000000000000]
zext_ln68         (zext          ) [ 0000000000000000]
src_addr_8        (getelementptr ) [ 0000000000001000]
add_ln74          (add           ) [ 0000000000000000]
add_ln74_1        (add           ) [ 0000000000000000]
zext_ln74         (zext          ) [ 0000000000000000]
src_addr_9        (getelementptr ) [ 0000000000001000]
r_2               (load          ) [ 0000000000000000]
add_ln70          (add           ) [ 0000000000000000]
add_ln70_1        (add           ) [ 0000000000000100]
b_3               (load          ) [ 0000000000000100]
add_ln75          (add           ) [ 0000000000000000]
add_ln75_1        (add           ) [ 0000000000000000]
zext_ln75         (zext          ) [ 0000000000000000]
src_addr_10       (getelementptr ) [ 0000000000000100]
add_ln76          (add           ) [ 0000000000000000]
add_ln76_1        (add           ) [ 0000000000000000]
zext_ln76         (zext          ) [ 0000000000000000]
src_addr_11       (getelementptr ) [ 0000000000000100]
mul_ln70          (mul           ) [ 0000000000000010]
g_3               (load          ) [ 0000000000000000]
r_3               (load          ) [ 0000000000000000]
add_ln78          (add           ) [ 0000000000000000]
add_ln78_1        (add           ) [ 0000000000000010]
Y_2               (add           ) [ 0000000000000000]
add_ln72_1        (add           ) [ 0000000000000000]
zext_ln72         (zext          ) [ 0000000000000000]
ydst_addr_2       (getelementptr ) [ 0000000000000000]
store_ln72        (store         ) [ 0000000000000000]
mul_ln78          (mul           ) [ 0000000000000001]
or_ln79           (or            ) [ 0000000000000000]
add_ln79          (add           ) [ 0000000000000001]
Y_3               (add           ) [ 0000000000000000]
zext_ln79         (zext          ) [ 0000000000000000]
ydst_addr_3       (getelementptr ) [ 0000000000000000]
store_ln79        (store         ) [ 0000000000000000]
br_ln65           (br            ) [ 0001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ydst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="udst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vdst">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vdst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="height">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lumStride">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lumStride"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="chromStride">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chromStride"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="srcStride">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcStride"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rgb2yuv">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb2yuv"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ff_rgb24toyv12_c_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="srcStride_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcStride_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="chromStride_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chromStride_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="lumStride_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lumStride_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="height_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="width_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="rgb2yuv_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rgb2yuv_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ry/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="src_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
<pin id="143" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b/4 g/4 r/5 b_1/5 g_1/6 r_1/6 b_2/10 g_2/10 r_2/11 b_3/11 g_3/12 r_3/12 "/>
</bind>
</comp>

<comp id="133" class="1004" name="src_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="src_addr_2_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="11" slack="0"/>
<pin id="149" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="src_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="src_addr_4_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="src_addr_5_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/6 "/>
</bind>
</comp>

<comp id="177" class="1004" name="udst_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="udst_addr/8 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln48_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="vdst_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vdst_addr/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln49_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="ydst_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ydst_addr/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/8 store_ln57/9 store_ln72/14 store_ln79/15 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ydst_addr_1_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ydst_addr_1/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="src_addr_6_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/10 "/>
</bind>
</comp>

<comp id="232" class="1004" name="src_addr_7_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src_addr_8_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="11" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_8/11 "/>
</bind>
</comp>

<comp id="248" class="1004" name="src_addr_9_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="11" slack="0"/>
<pin id="252" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_9/11 "/>
</bind>
</comp>

<comp id="256" class="1004" name="src_addr_10_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_10/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="src_addr_11_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="11" slack="0"/>
<pin id="268" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_11/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ydst_addr_2_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ydst_addr_2/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="ydst_addr_3_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ydst_addr_3/15 "/>
</bind>
</comp>

<comp id="288" class="1005" name="y_0_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="y_0_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="1"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_03_rec_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_03_rec (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_03_rec_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="64" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_03_rec/3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_01_rec_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_01_rec_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="64" slack="1"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_0_rec_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="1"/>
<pin id="326" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_0_rec_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="1"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="64" slack="1"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec/3 "/>
</bind>
</comp>

<comp id="336" class="1005" name="i_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="30" slack="1"/>
<pin id="338" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_0_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="30" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="30" slack="1"/>
<pin id="349" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="i_1_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="30" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/7 add_ln78/13 "/>
</bind>
</comp>

<comp id="364" class="1005" name="reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b b_1 b_2 b_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="g g_2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="1"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/6 add_ln70/12 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/6 add_ln70_1/12 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/7 add_ln78_1/13 "/>
</bind>
</comp>

<comp id="391" class="1005" name="reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln44_1 add_ln70_1 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56_1 add_ln78_1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="0" index="1" bw="32" slack="5"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln44/7 mul_ln70/13 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="0" index="1" bw="32" slack="6"/>
<pin id="407" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln56/8 mul_ln78/14 "/>
</bind>
</comp>

<comp id="409" class="1005" name="reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln44 mul_ln70 "/>
</bind>
</comp>

<comp id="413" class="1005" name="reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln56 mul_ln78 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y/8 Y_2/14 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="1"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_1/9 Y_3/15 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="31" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln60_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln82_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln82_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="33" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln83_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="33" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="shl_ln1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="33" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln84_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="33" slack="0"/>
<pin id="475" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="0" index="2" bw="6" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln37_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="xor_ln37_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln37/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_lshr_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="31" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="1" slack="0"/>
<pin id="509" dir="0" index="3" bw="6" slack="0"/>
<pin id="510" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln37_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="select_ln37_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="31" slack="0"/>
<pin id="534" dir="0" index="2" bw="31" slack="0"/>
<pin id="535" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln37_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="31" slack="0"/>
<pin id="543" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_3_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="31" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln37_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="trunc_ln40_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="30" slack="0"/>
<pin id="562" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln39_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="30" slack="0"/>
<pin id="566" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="icmp_ln39_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="30" slack="0"/>
<pin id="570" dir="0" index="1" bw="31" slack="2"/>
<pin id="571" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="i_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="30" slack="0"/>
<pin id="576" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln40_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="30" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="11" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="trunc_ln40_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="30" slack="0"/>
<pin id="593" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="10" slack="0"/>
<pin id="598" dir="0" index="2" bw="1" slack="0"/>
<pin id="599" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sub_ln40_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="11" slack="0"/>
<pin id="605" dir="0" index="1" bw="11" slack="0"/>
<pin id="606" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/4 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln37_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="1"/>
<pin id="611" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="add_ln40_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="0" index="1" bw="11" slack="0"/>
<pin id="616" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln40_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="11" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="or_ln41_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="11" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="add_ln41_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="11" slack="0"/>
<pin id="633" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln41_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln62_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="icmp_ln62_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="2"/>
<pin id="650" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln37_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_3/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln66_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="11" slack="2"/>
<pin id="658" dir="0" index="1" bw="11" slack="0"/>
<pin id="659" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/4 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln37_4_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="64" slack="1"/>
<pin id="663" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_4/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln72_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="11" slack="2"/>
<pin id="667" dir="0" index="1" bw="11" slack="0"/>
<pin id="668" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln42_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="1"/>
<pin id="673" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="add_ln42_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="11" slack="0"/>
<pin id="677" dir="0" index="1" bw="11" slack="1"/>
<pin id="678" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln42_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="11" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="trunc_ln37_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="2"/>
<pin id="687" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_1/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="add_ln48_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="1"/>
<pin id="691" dir="0" index="1" bw="11" slack="0"/>
<pin id="692" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln37_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="2"/>
<pin id="696" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37_2/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln52_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="3" slack="0"/>
<pin id="700" dir="0" index="1" bw="11" slack="1"/>
<pin id="701" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln52_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="0" index="1" bw="11" slack="1"/>
<pin id="706" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln52_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="0"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="add_ln53_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="4" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="2"/>
<pin id="716" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln53_1_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="0"/>
<pin id="720" dir="0" index="1" bw="11" slack="2"/>
<pin id="721" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln53_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="11" slack="0"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="add_ln54_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="0" index="1" bw="11" slack="2"/>
<pin id="731" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln54_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="11" slack="0"/>
<pin id="735" dir="0" index="1" bw="11" slack="2"/>
<pin id="736" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_1/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln54_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="11" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="V_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="9" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="1"/>
<pin id="746" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="V/8 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln48_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="11" slack="3"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/8 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln50_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="11" slack="4"/>
<pin id="758" dir="0" index="1" bw="11" slack="3"/>
<pin id="759" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/8 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln50_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="0"/>
<pin id="762" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="or_ln57_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="11" slack="4"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln57_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="11" slack="0"/>
<pin id="772" dir="0" index="1" bw="11" slack="3"/>
<pin id="773" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="zext_ln57_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="1"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln65_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="30" slack="0"/>
<pin id="781" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln65_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="30" slack="0"/>
<pin id="785" dir="0" index="1" bw="31" slack="3"/>
<pin id="786" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="i_2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="30" slack="0"/>
<pin id="790" dir="0" index="1" bw="1" slack="0"/>
<pin id="791" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln66_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="30" slack="0"/>
<pin id="796" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/10 "/>
</bind>
</comp>

<comp id="806" class="1004" name="trunc_ln66_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="30" slack="0"/>
<pin id="808" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="zext_ln2_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="0" index="1" bw="10" slack="0"/>
<pin id="813" dir="0" index="2" bw="1" slack="0"/>
<pin id="814" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln2/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sub_ln66_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="0"/>
<pin id="820" dir="0" index="1" bw="11" slack="0"/>
<pin id="821" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln66/10 "/>
</bind>
</comp>

<comp id="824" class="1004" name="add_ln66_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="11" slack="0"/>
<pin id="826" dir="0" index="1" bw="11" slack="1"/>
<pin id="827" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66_1/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="zext_ln66_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="11" slack="0"/>
<pin id="831" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/10 "/>
</bind>
</comp>

<comp id="834" class="1004" name="or_ln67_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="11" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln67/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="add_ln67_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="11" slack="0"/>
<pin id="842" dir="0" index="1" bw="11" slack="1"/>
<pin id="843" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/10 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln67_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="11" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln82_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="3"/>
<pin id="852" dir="0" index="1" bw="64" slack="2"/>
<pin id="853" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/10 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln83_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="33" slack="3"/>
<pin id="857" dir="0" index="1" bw="64" slack="2"/>
<pin id="858" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="add_ln84_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="33" slack="3"/>
<pin id="862" dir="0" index="1" bw="64" slack="2"/>
<pin id="863" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/10 "/>
</bind>
</comp>

<comp id="865" class="1004" name="y_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="2"/>
<pin id="867" dir="0" index="1" bw="3" slack="0"/>
<pin id="868" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="add_ln68_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="3" slack="0"/>
<pin id="873" dir="0" index="1" bw="11" slack="1"/>
<pin id="874" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/11 "/>
</bind>
</comp>

<comp id="876" class="1004" name="add_ln68_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="11" slack="0"/>
<pin id="878" dir="0" index="1" bw="11" slack="2"/>
<pin id="879" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="zext_ln68_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="11" slack="0"/>
<pin id="883" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/11 "/>
</bind>
</comp>

<comp id="886" class="1004" name="add_ln74_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="3" slack="0"/>
<pin id="888" dir="0" index="1" bw="11" slack="1"/>
<pin id="889" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/11 "/>
</bind>
</comp>

<comp id="891" class="1004" name="add_ln74_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="0"/>
<pin id="893" dir="0" index="1" bw="11" slack="2"/>
<pin id="894" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74_1/11 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln74_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="11" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln75_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="4" slack="0"/>
<pin id="903" dir="0" index="1" bw="11" slack="2"/>
<pin id="904" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/12 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln75_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="0"/>
<pin id="908" dir="0" index="1" bw="11" slack="3"/>
<pin id="909" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/12 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln75_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="11" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/12 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln76_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="4" slack="0"/>
<pin id="918" dir="0" index="1" bw="11" slack="2"/>
<pin id="919" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/12 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln76_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="11" slack="0"/>
<pin id="923" dir="0" index="1" bw="11" slack="3"/>
<pin id="924" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_1/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="zext_ln76_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln72_1_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="4"/>
<pin id="933" dir="0" index="1" bw="11" slack="5"/>
<pin id="934" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/14 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln72_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="11" slack="0"/>
<pin id="937" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/14 "/>
</bind>
</comp>

<comp id="940" class="1004" name="or_ln79_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="11" slack="4"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/14 "/>
</bind>
</comp>

<comp id="945" class="1004" name="add_ln79_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="11" slack="0"/>
<pin id="947" dir="0" index="1" bw="11" slack="5"/>
<pin id="948" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/14 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln79_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="11" slack="1"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/15 "/>
</bind>
</comp>

<comp id="954" class="1005" name="rgb2yuv_addr_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="10" slack="1"/>
<pin id="956" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="rgb2yuv_addr "/>
</bind>
</comp>

<comp id="959" class="1005" name="height_read_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="2"/>
<pin id="961" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="964" class="1005" name="ry_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="5"/>
<pin id="966" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="ry "/>
</bind>
</comp>

<comp id="970" class="1005" name="trunc_ln_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="31" slack="2"/>
<pin id="972" dir="1" index="1" bw="31" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="976" class="1005" name="trunc_ln60_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="11" slack="2"/>
<pin id="978" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="981" class="1005" name="trunc_ln82_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="11" slack="2"/>
<pin id="983" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="986" class="1005" name="sext_ln82_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="64" slack="3"/>
<pin id="988" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln82 "/>
</bind>
</comp>

<comp id="991" class="1005" name="sext_ln83_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="64" slack="3"/>
<pin id="993" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln83 "/>
</bind>
</comp>

<comp id="996" class="1005" name="sext_ln84_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="3"/>
<pin id="998" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln84 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_3_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="1"/>
<pin id="1003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_ln37_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="trunc_ln40_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="1"/>
<pin id="1012" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="i_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="30" slack="0"/>
<pin id="1020" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1023" class="1005" name="zext_ln1_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="11" slack="4"/>
<pin id="1025" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="sub_ln40_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="11" slack="1"/>
<pin id="1031" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="trunc_ln37_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="11" slack="1"/>
<pin id="1039" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="src_addr_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="10" slack="1"/>
<pin id="1047" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="src_addr_1_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="10" slack="1"/>
<pin id="1052" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="add_ln66_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="11" slack="1"/>
<pin id="1060" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1068" class="1005" name="add_ln72_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="11" slack="5"/>
<pin id="1070" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="src_addr_2_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="10" slack="1"/>
<pin id="1076" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="add_ln48_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="11" slack="3"/>
<pin id="1081" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="trunc_ln37_2_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="11" slack="3"/>
<pin id="1086" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln37_2 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="src_addr_3_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="1"/>
<pin id="1092" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="src_addr_4_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="1"/>
<pin id="1097" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="src_addr_5_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="10" slack="1"/>
<pin id="1102" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="add_ln57_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="11" slack="1"/>
<pin id="1107" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="i_2_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="30" slack="0"/>
<pin id="1115" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="zext_ln2_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="11" slack="4"/>
<pin id="1120" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln2 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="sub_ln66_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="11" slack="1"/>
<pin id="1126" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln66 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="src_addr_6_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="10" slack="1"/>
<pin id="1134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="src_addr_7_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="1"/>
<pin id="1139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="add_ln82_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="add_ln83_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="64" slack="1"/>
<pin id="1149" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln84_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="64" slack="1"/>
<pin id="1154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="y_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="32" slack="1"/>
<pin id="1159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1162" class="1005" name="src_addr_8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_8 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="src_addr_9_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="1"/>
<pin id="1169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_9 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="src_addr_10_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_10 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="src_addr_11_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_11 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="add_ln79_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="11" slack="1"/>
<pin id="1184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="174"><net_src comp="0" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="2" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="240" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="272" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="285"><net_src comp="2" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="280" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="292" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="20" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="316" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="328" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="362"><net_src comp="127" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="127" pin="3"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="127" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="127" pin="7"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="127" pin="7"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="127" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="364" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="364" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="358" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="379" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="391" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="395" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="399" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="404" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="409" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="428"><net_src comp="70" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="413" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="437"><net_src comp="30" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="100" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="32" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="34" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="88" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="76" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="82" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="36" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="88" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="38" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="36" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="76" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="38" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="40" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="94" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="34" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="32" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="94" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="34" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="94" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="42" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="30" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="32" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="519"><net_src comp="44" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="505" pin="4"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="30" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="485" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="32" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="34" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="536"><net_src comp="491" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="515" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="521" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="477" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="44" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="531" pin="3"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="46" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="539" pin="3"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="38" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="292" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="340" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="340" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="52" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="340" pin="4"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="340" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="54" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="56" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="340" pin="4"/><net_sink comp="591" pin=0"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="602"><net_src comp="38" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="607"><net_src comp="583" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="595" pin="3"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="324" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="603" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="609" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="628"><net_src comp="603" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="60" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="609" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="645"><net_src comp="288" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="32" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="324" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="312" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="62" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="688"><net_src comp="300" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="697"><net_src comp="312" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="64" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="711"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="717"><net_src comp="66" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="722"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="726"><net_src comp="718" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="732"><net_src comp="68" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="747"><net_src comp="72" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="409" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="749"><net_src comp="743" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="750"><net_src comp="743" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="763"><net_src comp="756" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="769"><net_src comp="60" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="775" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="782"><net_src comp="351" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="779" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="351" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="52" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="351" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="54" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="56" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="351" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="815"><net_src comp="58" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="817"><net_src comp="38" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="822"><net_src comp="798" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="810" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="818" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="832"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="838"><net_src comp="818" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="60" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="834" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="848"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="854"><net_src comp="300" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="312" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="324" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="288" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="74" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="875"><net_src comp="62" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="880"><net_src comp="871" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="876" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="890"><net_src comp="64" pin="0"/><net_sink comp="886" pin=0"/></net>

<net id="895"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="899"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="905"><net_src comp="66" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="920"><net_src comp="68" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="916" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="921" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="938"><net_src comp="931" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="944"><net_src comp="60" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="953"><net_src comp="950" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="957"><net_src comp="106" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="962"><net_src comp="94" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="967"><net_src comp="114" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="973"><net_src comp="431" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="979"><net_src comp="441" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="984"><net_src comp="445" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="989"><net_src comp="449" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="994"><net_src comp="461" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="999"><net_src comp="473" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1004"><net_src comp="547" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1009"><net_src comp="555" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="560" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1021"><net_src comp="573" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1026"><net_src comp="595" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1032"><net_src comp="603" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1040"><net_src comp="609" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1048"><net_src comp="120" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1053"><net_src comp="133" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1061"><net_src comp="656" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="876" pin=1"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1067"><net_src comp="1058" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1071"><net_src comp="665" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1077"><net_src comp="145" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1082"><net_src comp="689" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1087"><net_src comp="694" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1093"><net_src comp="153" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1098"><net_src comp="161" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1103"><net_src comp="169" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1108"><net_src comp="770" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="1116"><net_src comp="788" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1121"><net_src comp="810" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1127"><net_src comp="818" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1131"><net_src comp="1124" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1135"><net_src comp="224" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1140"><net_src comp="232" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1145"><net_src comp="850" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1150"><net_src comp="855" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1155"><net_src comp="860" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="1160"><net_src comp="865" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1165"><net_src comp="240" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1170"><net_src comp="248" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1175"><net_src comp="256" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1180"><net_src comp="264" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1185"><net_src comp="945" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="950" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ydst | {8 9 14 15 }
	Port: udst | {8 }
	Port: vdst | {8 }
 - Input state : 
	Port: ff_rgb24toyv12_c : src | {4 5 6 7 10 11 12 13 }
	Port: ff_rgb24toyv12_c : width | {2 }
	Port: ff_rgb24toyv12_c : height | {2 }
	Port: ff_rgb24toyv12_c : lumStride | {2 }
	Port: ff_rgb24toyv12_c : chromStride | {2 }
	Port: ff_rgb24toyv12_c : srcStride | {2 }
	Port: ff_rgb24toyv12_c : rgb2yuv | {1 2 }
  - Chain level:
	State 1
		ry : 1
	State 2
		sext_ln83 : 1
		sext_ln84 : 1
		tmp_1 : 1
		sub_ln37 : 1
		tmp_2 : 1
		select_ln37 : 2
		select_ln37_1 : 3
		tmp_3 : 4
	State 3
		icmp_ln37 : 1
		br_ln37 : 2
	State 4
		trunc_ln40 : 1
		zext_ln39 : 1
		icmp_ln39 : 2
		i : 1
		br_ln39 : 3
		trunc_ln40_1 : 1
		shl_ln2 : 2
		trunc_ln40_2 : 1
		zext_ln1 : 2
		sub_ln40 : 3
		add_ln40 : 4
		zext_ln40 : 5
		src_addr : 6
		b : 7
		or_ln41 : 4
		add_ln41 : 4
		zext_ln41 : 5
		src_addr_1 : 6
		g : 7
		br_ln62 : 1
		add_ln66 : 1
		add_ln72 : 1
	State 5
		add_ln42_1 : 1
		zext_ln42 : 2
		src_addr_2 : 3
		r : 4
		add_ln48 : 1
		add_ln52_1 : 1
		zext_ln52 : 2
		src_addr_3 : 3
		b_1 : 4
	State 6
		add_ln44 : 1
		add_ln44_1 : 2
		add_ln53_1 : 1
		zext_ln53 : 2
		src_addr_4 : 3
		g_1 : 4
		add_ln54_1 : 1
		zext_ln54 : 2
		src_addr_5 : 3
		r_1 : 4
	State 7
		add_ln56 : 1
		add_ln56_1 : 2
	State 8
		udst_addr : 1
		store_ln48 : 2
		vdst_addr : 1
		store_ln49 : 2
		zext_ln50 : 1
		ydst_addr : 2
		store_ln50 : 3
	State 9
		ydst_addr_1 : 1
		store_ln57 : 2
	State 10
		zext_ln65 : 1
		icmp_ln65 : 2
		i_2 : 1
		br_ln65 : 3
		trunc_ln66 : 1
		shl_ln3 : 2
		trunc_ln66_1 : 1
		zext_ln2 : 2
		sub_ln66 : 3
		add_ln66_1 : 4
		zext_ln66 : 5
		src_addr_6 : 6
		b_2 : 7
		or_ln67 : 4
		add_ln67 : 4
		zext_ln67 : 5
		src_addr_7 : 6
		g_2 : 7
	State 11
		add_ln68_1 : 1
		zext_ln68 : 2
		src_addr_8 : 3
		r_2 : 4
		add_ln74_1 : 1
		zext_ln74 : 2
		src_addr_9 : 3
		b_3 : 4
	State 12
		add_ln70 : 1
		add_ln70_1 : 2
		add_ln75_1 : 1
		zext_ln75 : 2
		src_addr_10 : 3
		g_3 : 4
		add_ln76_1 : 1
		zext_ln76 : 2
		src_addr_11 : 3
		r_3 : 4
	State 13
		add_ln78 : 1
		add_ln78_1 : 2
	State 14
		zext_ln72 : 1
		ydst_addr_2 : 2
		store_ln72 : 3
	State 15
		ydst_addr_3 : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_358         |    0    |    0    |    32   |
|          |          grp_fu_373         |    0    |    0    |    32   |
|          |          grp_fu_379         |    0    |    0    |    32   |
|          |          grp_fu_385         |    0    |    0    |    32   |
|          |          grp_fu_417         |    0    |    0    |    39   |
|          |          grp_fu_424         |    0    |    0    |    39   |
|          |       add_ln37_fu_485       |    0    |    0    |    39   |
|          |           i_fu_573          |    0    |    0    |    37   |
|          |       add_ln40_fu_613       |    0    |    0    |    18   |
|          |       add_ln41_fu_630       |    0    |    0    |    18   |
|          |       add_ln66_fu_656       |    0    |    0    |    18   |
|          |       add_ln72_fu_665       |    0    |    0    |    18   |
|          |       add_ln42_fu_670       |    0    |    0    |    32   |
|          |      add_ln42_1_fu_675      |    0    |    0    |    32   |
|          |       add_ln48_fu_689       |    0    |    0    |    18   |
|          |       add_ln52_fu_698       |    0    |    0    |    32   |
|          |      add_ln52_1_fu_703      |    0    |    0    |    32   |
|          |       add_ln53_fu_713       |    0    |    0    |    32   |
|          |      add_ln53_1_fu_718      |    0    |    0    |    32   |
|          |       add_ln54_fu_728       |    0    |    0    |    32   |
|    add   |      add_ln54_1_fu_733      |    0    |    0    |    32   |
|          |           V_fu_743          |    0    |    0    |    39   |
|          |       add_ln50_fu_756       |    0    |    0    |    18   |
|          |       add_ln57_fu_770       |    0    |    0    |    18   |
|          |          i_2_fu_788         |    0    |    0    |    37   |
|          |      add_ln66_1_fu_824      |    0    |    0    |    18   |
|          |       add_ln67_fu_840       |    0    |    0    |    18   |
|          |       add_ln82_fu_850       |    0    |    0    |    71   |
|          |       add_ln83_fu_855       |    0    |    0    |    71   |
|          |       add_ln84_fu_860       |    0    |    0    |    71   |
|          |           y_fu_865          |    0    |    0    |    39   |
|          |       add_ln68_fu_871       |    0    |    0    |    32   |
|          |      add_ln68_1_fu_876      |    0    |    0    |    32   |
|          |       add_ln74_fu_886       |    0    |    0    |    32   |
|          |      add_ln74_1_fu_891      |    0    |    0    |    32   |
|          |       add_ln75_fu_901       |    0    |    0    |    32   |
|          |      add_ln75_1_fu_906      |    0    |    0    |    32   |
|          |       add_ln76_fu_916       |    0    |    0    |    32   |
|          |      add_ln76_1_fu_921      |    0    |    0    |    32   |
|          |      add_ln72_1_fu_931      |    0    |    0    |    18   |
|          |       add_ln79_fu_945       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln37_fu_515       |    0    |    0    |    38   |
|    sub   |       sub_ln40_fu_603       |    0    |    0    |    18   |
|          |       sub_ln66_fu_818       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln37_fu_555      |    0    |    0    |    18   |
|   icmp   |       icmp_ln39_fu_568      |    0    |    0    |    18   |
|          |       icmp_ln62_fu_647      |    0    |    0    |    18   |
|          |       icmp_ln65_fu_783      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln37_fu_531     |    0    |    0    |    31   |
|          |     select_ln37_1_fu_539    |    0    |    0    |    31   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_399         |    3    |    0    |    21   |
|          |          grp_fu_404         |    3    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln37_fu_499       |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |  srcStride_read_read_fu_76  |    0    |    0    |    0    |
|          | chromStride_read_read_fu_82 |    0    |    0    |    0    |
|   read   |  lumStride_read_read_fu_88  |    0    |    0    |    0    |
|          |    height_read_read_fu_94   |    0    |    0    |    0    |
|          |    width_read_read_fu_100   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_431       |    0    |    0    |    0    |
|partselect|        p_lshr_fu_505        |    0    |    0    |    0    |
|          |         tmp_2_fu_521        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln60_fu_441      |    0    |    0    |    0    |
|          |      trunc_ln82_fu_445      |    0    |    0    |    0    |
|          |      trunc_ln40_fu_560      |    0    |    0    |    0    |
|          |     trunc_ln40_1_fu_579     |    0    |    0    |    0    |
|          |     trunc_ln40_2_fu_591     |    0    |    0    |    0    |
|   trunc  |      trunc_ln37_fu_609      |    0    |    0    |    0    |
|          |     trunc_ln37_3_fu_652     |    0    |    0    |    0    |
|          |     trunc_ln37_4_fu_661     |    0    |    0    |    0    |
|          |     trunc_ln37_1_fu_685     |    0    |    0    |    0    |
|          |     trunc_ln37_2_fu_694     |    0    |    0    |    0    |
|          |      trunc_ln66_fu_794      |    0    |    0    |    0    |
|          |     trunc_ln66_1_fu_806     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln82_fu_449      |    0    |    0    |    0    |
|   sext   |       sext_ln83_fu_461      |    0    |    0    |    0    |
|          |       sext_ln84_fu_473      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_453        |    0    |    0    |    0    |
|          |        shl_ln1_fu_465       |    0    |    0    |    0    |
|          |         tmp_3_fu_547        |    0    |    0    |    0    |
|bitconcatenate|        shl_ln2_fu_583       |    0    |    0    |    0    |
|          |       zext_ln1_fu_595       |    0    |    0    |    0    |
|          |        shl_ln3_fu_798       |    0    |    0    |    0    |
|          |       zext_ln2_fu_810       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_477         |    0    |    0    |    0    |
|          |         tmp_1_fu_491        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln39_fu_564      |    0    |    0    |    0    |
|          |       zext_ln40_fu_619      |    0    |    0    |    0    |
|          |       zext_ln41_fu_636      |    0    |    0    |    0    |
|          |       zext_ln42_fu_680      |    0    |    0    |    0    |
|          |       zext_ln52_fu_708      |    0    |    0    |    0    |
|          |       zext_ln53_fu_723      |    0    |    0    |    0    |
|          |       zext_ln54_fu_738      |    0    |    0    |    0    |
|          |       zext_ln48_fu_751      |    0    |    0    |    0    |
|          |       zext_ln50_fu_760      |    0    |    0    |    0    |
|   zext   |       zext_ln57_fu_775      |    0    |    0    |    0    |
|          |       zext_ln65_fu_779      |    0    |    0    |    0    |
|          |       zext_ln66_fu_829      |    0    |    0    |    0    |
|          |       zext_ln67_fu_845      |    0    |    0    |    0    |
|          |       zext_ln68_fu_881      |    0    |    0    |    0    |
|          |       zext_ln74_fu_896      |    0    |    0    |    0    |
|          |       zext_ln75_fu_911      |    0    |    0    |    0    |
|          |       zext_ln76_fu_926      |    0    |    0    |    0    |
|          |       zext_ln72_fu_935      |    0    |    0    |    0    |
|          |       zext_ln79_fu_950      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln41_fu_624       |    0    |    0    |    0    |
|          |        or_ln62_fu_641       |    0    |    0    |    0    |
|    or    |        or_ln57_fu_765       |    0    |    0    |    0    |
|          |        or_ln67_fu_834       |    0    |    0    |    0    |
|          |        or_ln79_fu_940       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   1602  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln48_reg_1079  |   11   |
|  add_ln57_reg_1105  |   11   |
|  add_ln66_reg_1058  |   11   |
|  add_ln72_reg_1068  |   11   |
|  add_ln79_reg_1182  |   11   |
|  add_ln82_reg_1142  |   64   |
|  add_ln83_reg_1147  |   64   |
|  add_ln84_reg_1152  |   64   |
| height_read_reg_959 |   32   |
|     i_0_reg_336     |   30   |
|     i_1_reg_347     |   30   |
|     i_2_reg_1113    |   30   |
|      i_reg_1018     |   30   |
|  icmp_ln37_reg_1006 |    1   |
|   p_01_rec_reg_312  |   64   |
|   p_03_rec_reg_300  |   64   |
|   p_0_rec_reg_324   |   64   |
|       reg_364       |   32   |
|       reg_369       |   32   |
|       reg_391       |   32   |
|       reg_395       |   32   |
|       reg_409       |   32   |
|       reg_413       |   32   |
| rgb2yuv_addr_reg_954|   10   |
|      ry_reg_964     |   32   |
|  sext_ln82_reg_986  |   64   |
|  sext_ln83_reg_991  |   64   |
|  sext_ln84_reg_996  |   64   |
| src_addr_10_reg_1172|   10   |
| src_addr_11_reg_1177|   10   |
| src_addr_1_reg_1050 |   10   |
| src_addr_2_reg_1074 |   10   |
| src_addr_3_reg_1090 |   10   |
| src_addr_4_reg_1095 |   10   |
| src_addr_5_reg_1100 |   10   |
| src_addr_6_reg_1132 |   10   |
| src_addr_7_reg_1137 |   10   |
| src_addr_8_reg_1162 |   10   |
| src_addr_9_reg_1167 |   10   |
|  src_addr_reg_1045  |   10   |
|  sub_ln40_reg_1029  |   11   |
|  sub_ln66_reg_1124  |   11   |
|    tmp_3_reg_1001   |   32   |
|trunc_ln37_2_reg_1084|   11   |
| trunc_ln37_reg_1037 |   11   |
| trunc_ln40_reg_1010 |   11   |
|  trunc_ln60_reg_976 |   11   |
|  trunc_ln82_reg_981 |   11   |
|   trunc_ln_reg_970  |   31   |
|     y_0_reg_288     |   32   |
|      y_reg_1157     |   32   |
|  zext_ln1_reg_1023  |   11   |
|  zext_ln2_reg_1118  |   11   |
+---------------------+--------+
|        Total        |  1364  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_127 |  p0  |  12  |  10  |   120  ||    53   |
| grp_access_fu_127 |  p2  |  12  |   0  |    0   ||    53   |
| grp_access_fu_210 |  p0  |   4  |  10  |   40   ||    21   |
| grp_access_fu_210 |  p1  |   2  |  32  |   64   ||    9    |
|    y_0_reg_288    |  p0  |   2  |  32  |   64   ||    9    |
|  p_03_rec_reg_300 |  p0  |   2  |  64  |   128  ||    9    |
|  p_01_rec_reg_312 |  p0  |   2  |  64  |   128  ||    9    |
|  p_0_rec_reg_324  |  p0  |   2  |  64  |   128  ||    9    |
|      reg_364      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   756  ||  11.607 ||   190   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |  1602  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   190  |
|  Register |    -   |    -   |  1364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   11   |  1364  |  1792  |
+-----------+--------+--------+--------+--------+
