// Seed: 1324406186
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
macromodule module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2[1'b0] = id_2;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_3 (
    input wor id_0,
    output wor id_1,
    input wor id_2,
    output wand id_3,
    output tri0 id_4,
    output tri id_5,
    output tri1 id_6,
    input wor id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wor id_10
);
  assign id_8 = id_9;
  xor primCall (id_1, id_10, id_2, id_7, id_0, id_9);
  wire id_12;
  module_2 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  tri id_13;
  assign id_5 = id_13;
endmodule
