
build/microcntr.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080002fd 	.word	0x080002fd
 8000008:	080002ff 	.word	0x080002ff
 800000c:	080002ff 	.word	0x080002ff
 8000010:	080002ff 	.word	0x080002ff
 8000014:	080002ff 	.word	0x080002ff
 8000018:	080002ff 	.word	0x080002ff
 800001c:	080002ff 	.word	0x080002ff
 8000020:	080002ff 	.word	0x080002ff
 8000024:	080002ff 	.word	0x080002ff
 8000028:	080002ff 	.word	0x080002ff
 800002c:	08004421 	.word	0x08004421
 8000030:	080002ff 	.word	0x080002ff
 8000034:	080002ff 	.word	0x080002ff
 8000038:	080002ff 	.word	0x080002ff
 800003c:	080002ff 	.word	0x080002ff
 8000040:	080002ff 	.word	0x080002ff
 8000044:	080002ff 	.word	0x080002ff
 8000048:	080002ff 	.word	0x080002ff
 800004c:	080002ff 	.word	0x080002ff
 8000050:	080002ff 	.word	0x080002ff
 8000054:	080002ff 	.word	0x080002ff
 8000058:	080002ff 	.word	0x080002ff
 800005c:	080002ff 	.word	0x080002ff
 8000060:	080002ff 	.word	0x080002ff
 8000064:	080002ff 	.word	0x080002ff
 8000068:	080002ff 	.word	0x080002ff
 800006c:	080025d1 	.word	0x080025d1
 8000070:	08002671 	.word	0x08002671
 8000074:	08002711 	.word	0x08002711
 8000078:	080027b1 	.word	0x080027b1
 800007c:	08002851 	.word	0x08002851
 8000080:	080028f1 	.word	0x080028f1
 8000084:	08002991 	.word	0x08002991
 8000088:	08002471 	.word	0x08002471
 800008c:	080002ff 	.word	0x080002ff
 8000090:	080002ff 	.word	0x080002ff
 8000094:	080002ff 	.word	0x080002ff
 8000098:	080002ff 	.word	0x080002ff
 800009c:	080002ff 	.word	0x080002ff
 80000a0:	080002ff 	.word	0x080002ff
 80000a4:	08004621 	.word	0x08004621
 80000a8:	080021d1 	.word	0x080021d1
 80000ac:	080002ff 	.word	0x080002ff
 80000b0:	080002ff 	.word	0x080002ff
 80000b4:	080002ff 	.word	0x080002ff
 80000b8:	080002ff 	.word	0x080002ff
 80000bc:	080002ff 	.word	0x080002ff
 80000c0:	080002ff 	.word	0x080002ff
 80000c4:	08002fd1 	.word	0x08002fd1
 80000c8:	08003201 	.word	0x08003201
 80000cc:	080002ff 	.word	0x080002ff
 80000d0:	080002ff 	.word	0x080002ff
 80000d4:	080020d1 	.word	0x080020d1
 80000d8:	08002151 	.word	0x08002151
 80000dc:	080002ff 	.word	0x080002ff
 80000e0:	080002ff 	.word	0x080002ff
 80000e4:	080002ff 	.word	0x080002ff
 80000e8:	080002ff 	.word	0x080002ff
 80000ec:	080002ff 	.word	0x080002ff
 80000f0:	080002ff 	.word	0x080002ff
 80000f4:	080002ff 	.word	0x080002ff
 80000f8:	080002ff 	.word	0x080002ff
 80000fc:	08002a31 	.word	0x08002a31
 8000100:	080002ff 	.word	0x080002ff
 8000104:	080002ff 	.word	0x080002ff
 8000108:	080002ff 	.word	0x080002ff
 800010c:	080002ff 	.word	0x080002ff
 8000110:	080002ff 	.word	0x080002ff
 8000114:	080002ff 	.word	0x080002ff
 8000118:	080023b1 	.word	0x080023b1
 800011c:	080002ff 	.word	0x080002ff
 8000120:	08002ad1 	.word	0x08002ad1
 8000124:	08002b71 	.word	0x08002b71
 8000128:	08002c11 	.word	0x08002c11
 800012c:	08002cb1 	.word	0x08002cb1
 8000130:	08002d51 	.word	0x08002d51
 8000134:	080002ff 	.word	0x080002ff
 8000138:	080002ff 	.word	0x080002ff
 800013c:	080002ff 	.word	0x080002ff
 8000140:	080002ff 	.word	0x080002ff
 8000144:	080002ff 	.word	0x080002ff
 8000148:	080002ff 	.word	0x080002ff
 800014c:	080002ff 	.word	0x080002ff
 8000150:	08002df1 	.word	0x08002df1
 8000154:	08002e91 	.word	0x08002e91
 8000158:	08002f31 	.word	0x08002f31
 800015c:	080002ff 	.word	0x080002ff
 8000160:	080002ff 	.word	0x080002ff
 8000164:	080002ff 	.word	0x080002ff
 8000168:	080002ff 	.word	0x080002ff
 800016c:	080002ff 	.word	0x080002ff
 8000170:	080002ff 	.word	0x080002ff
 8000174:	080002ff 	.word	0x080002ff
 8000178:	080002ff 	.word	0x080002ff
 800017c:	080002ff 	.word	0x080002ff
 8000180:	080002ff 	.word	0x080002ff
 8000184:	080002ff 	.word	0x080002ff
 8000188:	080002ff 	.word	0x080002ff
 800018c:	080002ff 	.word	0x080002ff
 8000190:	080002ff 	.word	0x080002ff
 8000194:	080002ff 	.word	0x080002ff
 8000198:	080002ff 	.word	0x080002ff
 800019c:	080002ff 	.word	0x080002ff
 80001a0:	080002ff 	.word	0x080002ff
 80001a4:	080002ff 	.word	0x080002ff
 80001a8:	080002ff 	.word	0x080002ff
 80001ac:	080002ff 	.word	0x080002ff
 80001b0:	080002ff 	.word	0x080002ff
 80001b4:	080002ff 	.word	0x080002ff
 80001b8:	080002ff 	.word	0x080002ff
 80001bc:	080002ff 	.word	0x080002ff
 80001c0:	080002ff 	.word	0x080002ff
 80001c4:	080002ff 	.word	0x080002ff
 80001c8:	080002ff 	.word	0x080002ff
 80001cc:	080002ff 	.word	0x080002ff
 80001d0:	080002ff 	.word	0x080002ff
 80001d4:	080002ff 	.word	0x080002ff
 80001d8:	080002ff 	.word	0x080002ff
 80001dc:	080002ff 	.word	0x080002ff

Disassembly of section .text:

080001e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80001e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80001e2:	4837      	ldr	r0, [pc, #220]	; (80002c0 <endfiniloop+0x4>)
                msr     MSP, r0
 80001e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80001e8:	4836      	ldr	r0, [pc, #216]	; (80002c4 <endfiniloop+0x8>)
                msr     PSP, r0
 80001ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80001ee:	4836      	ldr	r0, [pc, #216]	; (80002c8 <endfiniloop+0xc>)
                ldr     r1, =SCB_VTOR
 80001f0:	4936      	ldr	r1, [pc, #216]	; (80002cc <endfiniloop+0x10>)
                str     r0, [r1]
 80001f2:	6008      	str	r0, [r1, #0]
#endif

#if CRT0_INIT_FPU == TRUE
                /* FPU FPCCR initialization.*/
                movw    r0, #CRT0_FPCCR_INIT & 0xFFFF
 80001f4:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_FPCCR_INIT >> 16
 80001f8:	f2cc 0000 	movt	r0, #49152	; 0xc000
                movw    r1, #SCB_FPCCR & 0xFFFF
 80001fc:	f64e 7134 	movw	r1, #61236	; 0xef34
                movt    r1, #SCB_FPCCR >> 16
 8000200:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000204:	6008      	str	r0, [r1, #0]
                dsb
 8000206:	f3bf 8f4f 	dsb	sy
                isb
 800020a:	f3bf 8f6f 	isb	sy

                /* CPACR initialization.*/
                movw    r0, #CRT0_CPACR_INIT & 0xFFFF
 800020e:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_CPACR_INIT >> 16
 8000212:	f2c0 00f0 	movt	r0, #240	; 0xf0
                movw    r1, #SCB_CPACR & 0xFFFF
 8000216:	f64e 5188 	movw	r1, #60808	; 0xed88
                movt    r1, #SCB_CPACR >> 16
 800021a:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 800021e:	6008      	str	r0, [r1, #0]
                dsb
 8000220:	f3bf 8f4f 	dsb	sy
                isb
 8000224:	f3bf 8f6f 	isb	sy

                /* FPU FPSCR initially cleared.*/
                mov     r0, #0
 8000228:	f04f 0000 	mov.w	r0, #0
                vmsr    FPSCR, r0
 800022c:	eee1 0a10 	vmsr	fpscr, r0

                /* FPU FPDSCR initially cleared.*/
                movw    r1, #SCB_FPDSCR & 0xFFFF
 8000230:	f64e 713c 	movw	r1, #61244	; 0xef3c
                movt    r1, #SCB_FPDSCR >> 16
 8000234:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000238:	6008      	str	r0, [r1, #0]

                /* Enforcing FPCA bit in the CONTROL register.*/
                movs    r0, #CRT0_CONTROL_INIT | CONTROL_FPCA
 800023a:	2006      	movs	r0, #6
#else
                movs    r0, #CRT0_CONTROL_INIT
#endif

                /* CONTROL register initialization as configured.*/
                msr     CONTROL, r0
 800023c:	f380 8814 	msr	CONTROL, r0
                isb
 8000240:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 8000244:	f001 fddc 	bl	8001e00 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000248:	f004 f8fa 	bl	8004440 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800024c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000250:	491f      	ldr	r1, [pc, #124]	; (80002d0 <endfiniloop+0x14>)
                ldr     r2, =__main_stack_end__
 8000252:	4a1b      	ldr	r2, [pc, #108]	; (80002c0 <endfiniloop+0x4>)

08000254 <msloop>:
msloop:
                cmp     r1, r2
 8000254:	4291      	cmp	r1, r2
                itt     lo
 8000256:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000258:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     msloop
 800025c:	e7fa      	bcc.n	8000254 <msloop>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 800025e:	491d      	ldr	r1, [pc, #116]	; (80002d4 <endfiniloop+0x18>)
                ldr     r2, =__process_stack_end__
 8000260:	4a18      	ldr	r2, [pc, #96]	; (80002c4 <endfiniloop+0x8>)

08000262 <psloop>:
psloop:
                cmp     r1, r2
 8000262:	4291      	cmp	r1, r2
                itt     lo
 8000264:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000266:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     psloop
 800026a:	e7fa      	bcc.n	8000262 <psloop>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 800026c:	491a      	ldr	r1, [pc, #104]	; (80002d8 <endfiniloop+0x1c>)
                ldr     r2, =__data_base__
 800026e:	4a1b      	ldr	r2, [pc, #108]	; (80002dc <endfiniloop+0x20>)
                ldr     r3, =__data_end__
 8000270:	4b1b      	ldr	r3, [pc, #108]	; (80002e0 <endfiniloop+0x24>)

08000272 <dloop>:
dloop:
                cmp     r2, r3
 8000272:	429a      	cmp	r2, r3
                ittt    lo
 8000274:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000276:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 800027a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     dloop
 800027e:	e7f8      	bcc.n	8000272 <dloop>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 8000280:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 8000282:	4918      	ldr	r1, [pc, #96]	; (80002e4 <endfiniloop+0x28>)
                ldr     r2, =__bss_end__
 8000284:	4a18      	ldr	r2, [pc, #96]	; (80002e8 <endfiniloop+0x2c>)

08000286 <bloop>:
bloop:
                cmp     r1, r2
 8000286:	4291      	cmp	r1, r2
                itt     lo
 8000288:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800028a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     bloop
 800028e:	e7fa      	bcc.n	8000286 <bloop>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000290:	f001 fdce 	bl	8001e30 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 8000294:	f001 fdbc 	bl	8001e10 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000298:	4c14      	ldr	r4, [pc, #80]	; (80002ec <endfiniloop+0x30>)
                ldr     r5, =__init_array_end__
 800029a:	4d15      	ldr	r5, [pc, #84]	; (80002f0 <endfiniloop+0x34>)

0800029c <initloop>:
initloop:
                cmp     r4, r5
 800029c:	42ac      	cmp	r4, r5
                bge     endinitloop
 800029e:	da03      	bge.n	80002a8 <endinitloop>
                ldr     r1, [r4], #4
 80002a0:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002a4:	4788      	blx	r1
                b       initloop
 80002a6:	e7f9      	b.n	800029c <initloop>

080002a8 <endinitloop>:
endinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80002a8:	f004 fa22 	bl	80046f0 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 80002ac:	4c11      	ldr	r4, [pc, #68]	; (80002f4 <endfiniloop+0x38>)
                ldr     r5, =__fini_array_end__
 80002ae:	4d12      	ldr	r5, [pc, #72]	; (80002f8 <endfiniloop+0x3c>)

080002b0 <finiloop>:
finiloop:
                cmp     r4, r5
 80002b0:	42ac      	cmp	r4, r5
                bge     endfiniloop
 80002b2:	da03      	bge.n	80002bc <endfiniloop>
                ldr     r1, [r4], #4
 80002b4:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80002b8:	4788      	blx	r1
                b       finiloop
 80002ba:	e7f9      	b.n	80002b0 <finiloop>

080002bc <endfiniloop>:
endfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 80002bc:	f001 bdb0 	b.w	8001e20 <__default_exit>
                ldr     r0, =__main_stack_end__
 80002c0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80002c4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80002c8:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80002cc:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80002d0:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80002d4:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80002d8:	080055c0 	.word	0x080055c0
                ldr     r2, =__data_base__
 80002dc:	20000800 	.word	0x20000800
                ldr     r3, =__data_end__
 80002e0:	20000804 	.word	0x20000804
                ldr     r1, =__bss_base__
 80002e4:	20000808 	.word	0x20000808
                ldr     r2, =__bss_end__
 80002e8:	20002038 	.word	0x20002038
                ldr     r4, =__init_array_base__
 80002ec:	080001e0 	.word	0x080001e0
                ldr     r5, =__init_array_end__
 80002f0:	080001e0 	.word	0x080001e0
                ldr     r4, =__fini_array_base__
 80002f4:	080001e0 	.word	0x080001e0
                ldr     r5, =__fini_array_end__
 80002f8:	080001e0 	.word	0x080001e0

080002fc <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80002fc:	e770      	b.n	80001e0 <_crt0_entry>

080002fe <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80002fe:	f000 f800 	bl	8000302 <_unhandled_exception>

08000302 <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 8000302:	e7fe      	b.n	8000302 <_unhandled_exception>

08000304 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 8000304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
 8000308:	ed2d 8a10 	vpush	{s16-s31}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 800030c:	f8c1 d00c 	str.w	sp, [r1, #12]
#if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) &&                                \
    ((CORTEX_MODEL == 3) || (CORTEX_MODEL == 4))
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
 8000310:	68c3      	ldr	r3, [r0, #12]
                mov     sp, r3
 8000312:	469d      	mov	sp, r3
#endif
#endif

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
 8000314:	ecbd 8a10 	vpop	{s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 8000318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800031c <__port_thread_start>:
__port_thread_start:
#if CH_DBG_ENABLE_STACK_CHECK && PORT_ENABLE_GUARD_PAGES
                bl      __port_set_region
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 800031c:	f001 fdc0 	bl	8001ea0 <__dbg_check_unlock>
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 8000320:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 8000322:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 8000326:	4628      	mov	r0, r5
                blx     r4
 8000328:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 800032a:	2000      	movs	r0, #0
                bl      chThdExit
 800032c:	f004 f840 	bl	80043b0 <chThdExit>

08000330 <.zombies>:
.zombies:       b       .zombies
 8000330:	e7fe      	b.n	8000330 <.zombies>

08000332 <__port_switch_from_isr>:
__port_switch_from_isr:
#if CH_DBG_STATISTICS
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
 8000332:	f001 fdcd 	bl	8001ed0 <__dbg_check_lock>
#endif
                bl      chSchDoPreemption
 8000336:	f003 f82b 	bl	8003390 <chSchDoPreemption>
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_unlock
 800033a:	f001 fdb1 	bl	8001ea0 <__dbg_check_unlock>

0800033e <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 800033e:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000340:	e7fe      	b.n	8000340 <__port_exit_from_isr+0x2>
	...

08000344 <memcpy>:
 8000344:	4684      	mov	ip, r0
 8000346:	ea41 0300 	orr.w	r3, r1, r0
 800034a:	f013 0303 	ands.w	r3, r3, #3
 800034e:	d16d      	bne.n	800042c <memcpy+0xe8>
 8000350:	3a40      	subs	r2, #64	; 0x40
 8000352:	d341      	bcc.n	80003d8 <memcpy+0x94>
 8000354:	f851 3b04 	ldr.w	r3, [r1], #4
 8000358:	f840 3b04 	str.w	r3, [r0], #4
 800035c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000360:	f840 3b04 	str.w	r3, [r0], #4
 8000364:	f851 3b04 	ldr.w	r3, [r1], #4
 8000368:	f840 3b04 	str.w	r3, [r0], #4
 800036c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000370:	f840 3b04 	str.w	r3, [r0], #4
 8000374:	f851 3b04 	ldr.w	r3, [r1], #4
 8000378:	f840 3b04 	str.w	r3, [r0], #4
 800037c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000380:	f840 3b04 	str.w	r3, [r0], #4
 8000384:	f851 3b04 	ldr.w	r3, [r1], #4
 8000388:	f840 3b04 	str.w	r3, [r0], #4
 800038c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000390:	f840 3b04 	str.w	r3, [r0], #4
 8000394:	f851 3b04 	ldr.w	r3, [r1], #4
 8000398:	f840 3b04 	str.w	r3, [r0], #4
 800039c:	f851 3b04 	ldr.w	r3, [r1], #4
 80003a0:	f840 3b04 	str.w	r3, [r0], #4
 80003a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003a8:	f840 3b04 	str.w	r3, [r0], #4
 80003ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80003b0:	f840 3b04 	str.w	r3, [r0], #4
 80003b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003b8:	f840 3b04 	str.w	r3, [r0], #4
 80003bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003c0:	f840 3b04 	str.w	r3, [r0], #4
 80003c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003c8:	f840 3b04 	str.w	r3, [r0], #4
 80003cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003d0:	f840 3b04 	str.w	r3, [r0], #4
 80003d4:	3a40      	subs	r2, #64	; 0x40
 80003d6:	d2bd      	bcs.n	8000354 <memcpy+0x10>
 80003d8:	3230      	adds	r2, #48	; 0x30
 80003da:	d311      	bcc.n	8000400 <memcpy+0xbc>
 80003dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80003e0:	f840 3b04 	str.w	r3, [r0], #4
 80003e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003e8:	f840 3b04 	str.w	r3, [r0], #4
 80003ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80003f0:	f840 3b04 	str.w	r3, [r0], #4
 80003f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80003f8:	f840 3b04 	str.w	r3, [r0], #4
 80003fc:	3a10      	subs	r2, #16
 80003fe:	d2ed      	bcs.n	80003dc <memcpy+0x98>
 8000400:	320c      	adds	r2, #12
 8000402:	d305      	bcc.n	8000410 <memcpy+0xcc>
 8000404:	f851 3b04 	ldr.w	r3, [r1], #4
 8000408:	f840 3b04 	str.w	r3, [r0], #4
 800040c:	3a04      	subs	r2, #4
 800040e:	d2f9      	bcs.n	8000404 <memcpy+0xc0>
 8000410:	3204      	adds	r2, #4
 8000412:	d008      	beq.n	8000426 <memcpy+0xe2>
 8000414:	07d2      	lsls	r2, r2, #31
 8000416:	bf1c      	itt	ne
 8000418:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800041c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000420:	d301      	bcc.n	8000426 <memcpy+0xe2>
 8000422:	880b      	ldrh	r3, [r1, #0]
 8000424:	8003      	strh	r3, [r0, #0]
 8000426:	4660      	mov	r0, ip
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	2a08      	cmp	r2, #8
 800042e:	d313      	bcc.n	8000458 <memcpy+0x114>
 8000430:	078b      	lsls	r3, r1, #30
 8000432:	d08d      	beq.n	8000350 <memcpy+0xc>
 8000434:	f010 0303 	ands.w	r3, r0, #3
 8000438:	d08a      	beq.n	8000350 <memcpy+0xc>
 800043a:	f1c3 0304 	rsb	r3, r3, #4
 800043e:	1ad2      	subs	r2, r2, r3
 8000440:	07db      	lsls	r3, r3, #31
 8000442:	bf1c      	itt	ne
 8000444:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000448:	f800 3b01 	strbne.w	r3, [r0], #1
 800044c:	d380      	bcc.n	8000350 <memcpy+0xc>
 800044e:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000452:	f820 3b02 	strh.w	r3, [r0], #2
 8000456:	e77b      	b.n	8000350 <memcpy+0xc>
 8000458:	3a04      	subs	r2, #4
 800045a:	d3d9      	bcc.n	8000410 <memcpy+0xcc>
 800045c:	3a01      	subs	r2, #1
 800045e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000462:	f800 3b01 	strb.w	r3, [r0], #1
 8000466:	d2f9      	bcs.n	800045c <memcpy+0x118>
 8000468:	780b      	ldrb	r3, [r1, #0]
 800046a:	7003      	strb	r3, [r0, #0]
 800046c:	784b      	ldrb	r3, [r1, #1]
 800046e:	7043      	strb	r3, [r0, #1]
 8000470:	788b      	ldrb	r3, [r1, #2]
 8000472:	7083      	strb	r3, [r0, #2]
 8000474:	4660      	mov	r0, ip
 8000476:	4770      	bx	lr

08000478 <__aeabi_dmul>:
 8000478:	b570      	push	{r4, r5, r6, lr}
 800047a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800047e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000482:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000486:	bf1d      	ittte	ne
 8000488:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800048c:	ea94 0f0c 	teqne	r4, ip
 8000490:	ea95 0f0c 	teqne	r5, ip
 8000494:	f000 f8de 	bleq	8000654 <__aeabi_dmul+0x1dc>
 8000498:	442c      	add	r4, r5
 800049a:	ea81 0603 	eor.w	r6, r1, r3
 800049e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004aa:	bf18      	it	ne
 80004ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80004b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80004b8:	d038      	beq.n	800052c <__aeabi_dmul+0xb4>
 80004ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80004be:	f04f 0500 	mov.w	r5, #0
 80004c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80004c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80004ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80004ce:	f04f 0600 	mov.w	r6, #0
 80004d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80004d6:	f09c 0f00 	teq	ip, #0
 80004da:	bf18      	it	ne
 80004dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80004e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80004e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80004e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80004ec:	d204      	bcs.n	80004f8 <__aeabi_dmul+0x80>
 80004ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80004f2:	416d      	adcs	r5, r5
 80004f4:	eb46 0606 	adc.w	r6, r6, r6
 80004f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80004fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000500:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000504:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000508:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800050c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000510:	bf88      	it	hi
 8000512:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000516:	d81e      	bhi.n	8000556 <__aeabi_dmul+0xde>
 8000518:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800051c:	bf08      	it	eq
 800051e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000522:	f150 0000 	adcs.w	r0, r0, #0
 8000526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800052a:	bd70      	pop	{r4, r5, r6, pc}
 800052c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000530:	ea46 0101 	orr.w	r1, r6, r1
 8000534:	ea40 0002 	orr.w	r0, r0, r2
 8000538:	ea81 0103 	eor.w	r1, r1, r3
 800053c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000540:	bfc2      	ittt	gt
 8000542:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000546:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800054a:	bd70      	popgt	{r4, r5, r6, pc}
 800054c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000550:	f04f 0e00 	mov.w	lr, #0
 8000554:	3c01      	subs	r4, #1
 8000556:	f300 80ab 	bgt.w	80006b0 <__aeabi_dmul+0x238>
 800055a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800055e:	bfde      	ittt	le
 8000560:	2000      	movle	r0, #0
 8000562:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000566:	bd70      	pople	{r4, r5, r6, pc}
 8000568:	f1c4 0400 	rsb	r4, r4, #0
 800056c:	3c20      	subs	r4, #32
 800056e:	da35      	bge.n	80005dc <__aeabi_dmul+0x164>
 8000570:	340c      	adds	r4, #12
 8000572:	dc1b      	bgt.n	80005ac <__aeabi_dmul+0x134>
 8000574:	f104 0414 	add.w	r4, r4, #20
 8000578:	f1c4 0520 	rsb	r5, r4, #32
 800057c:	fa00 f305 	lsl.w	r3, r0, r5
 8000580:	fa20 f004 	lsr.w	r0, r0, r4
 8000584:	fa01 f205 	lsl.w	r2, r1, r5
 8000588:	ea40 0002 	orr.w	r0, r0, r2
 800058c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000590:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000594:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000598:	fa21 f604 	lsr.w	r6, r1, r4
 800059c:	eb42 0106 	adc.w	r1, r2, r6
 80005a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005a4:	bf08      	it	eq
 80005a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	f1c4 040c 	rsb	r4, r4, #12
 80005b0:	f1c4 0520 	rsb	r5, r4, #32
 80005b4:	fa00 f304 	lsl.w	r3, r0, r4
 80005b8:	fa20 f005 	lsr.w	r0, r0, r5
 80005bc:	fa01 f204 	lsl.w	r2, r1, r4
 80005c0:	ea40 0002 	orr.w	r0, r0, r2
 80005c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005cc:	f141 0100 	adc.w	r1, r1, #0
 80005d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005d4:	bf08      	it	eq
 80005d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005da:	bd70      	pop	{r4, r5, r6, pc}
 80005dc:	f1c4 0520 	rsb	r5, r4, #32
 80005e0:	fa00 f205 	lsl.w	r2, r0, r5
 80005e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80005e8:	fa20 f304 	lsr.w	r3, r0, r4
 80005ec:	fa01 f205 	lsl.w	r2, r1, r5
 80005f0:	ea43 0302 	orr.w	r3, r3, r2
 80005f4:	fa21 f004 	lsr.w	r0, r1, r4
 80005f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80005fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000600:	ea20 0002 	bic.w	r0, r0, r2
 8000604:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800060c:	bf08      	it	eq
 800060e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	f094 0f00 	teq	r4, #0
 8000618:	d10f      	bne.n	800063a <__aeabi_dmul+0x1c2>
 800061a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800061e:	0040      	lsls	r0, r0, #1
 8000620:	eb41 0101 	adc.w	r1, r1, r1
 8000624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000628:	bf08      	it	eq
 800062a:	3c01      	subeq	r4, #1
 800062c:	d0f7      	beq.n	800061e <__aeabi_dmul+0x1a6>
 800062e:	ea41 0106 	orr.w	r1, r1, r6
 8000632:	f095 0f00 	teq	r5, #0
 8000636:	bf18      	it	ne
 8000638:	4770      	bxne	lr
 800063a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800063e:	0052      	lsls	r2, r2, #1
 8000640:	eb43 0303 	adc.w	r3, r3, r3
 8000644:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000648:	bf08      	it	eq
 800064a:	3d01      	subeq	r5, #1
 800064c:	d0f7      	beq.n	800063e <__aeabi_dmul+0x1c6>
 800064e:	ea43 0306 	orr.w	r3, r3, r6
 8000652:	4770      	bx	lr
 8000654:	ea94 0f0c 	teq	r4, ip
 8000658:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800065c:	bf18      	it	ne
 800065e:	ea95 0f0c 	teqne	r5, ip
 8000662:	d00c      	beq.n	800067e <__aeabi_dmul+0x206>
 8000664:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000668:	bf18      	it	ne
 800066a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800066e:	d1d1      	bne.n	8000614 <__aeabi_dmul+0x19c>
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000678:	f04f 0000 	mov.w	r0, #0
 800067c:	bd70      	pop	{r4, r5, r6, pc}
 800067e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000682:	bf06      	itte	eq
 8000684:	4610      	moveq	r0, r2
 8000686:	4619      	moveq	r1, r3
 8000688:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800068c:	d019      	beq.n	80006c2 <__aeabi_dmul+0x24a>
 800068e:	ea94 0f0c 	teq	r4, ip
 8000692:	d102      	bne.n	800069a <__aeabi_dmul+0x222>
 8000694:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000698:	d113      	bne.n	80006c2 <__aeabi_dmul+0x24a>
 800069a:	ea95 0f0c 	teq	r5, ip
 800069e:	d105      	bne.n	80006ac <__aeabi_dmul+0x234>
 80006a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006a4:	bf1c      	itt	ne
 80006a6:	4610      	movne	r0, r2
 80006a8:	4619      	movne	r1, r3
 80006aa:	d10a      	bne.n	80006c2 <__aeabi_dmul+0x24a>
 80006ac:	ea81 0103 	eor.w	r1, r1, r3
 80006b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80006bc:	f04f 0000 	mov.w	r0, #0
 80006c0:	bd70      	pop	{r4, r5, r6, pc}
 80006c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80006c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80006ca:	bd70      	pop	{r4, r5, r6, pc}

080006cc <__aeabi_drsub>:
 80006cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	e002      	b.n	80006d8 <__adddf3>
 80006d2:	bf00      	nop

080006d4 <__aeabi_dsub>:
 80006d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006d8 <__adddf3>:
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006e2:	ea94 0f05 	teq	r4, r5
 80006e6:	bf08      	it	eq
 80006e8:	ea90 0f02 	teqeq	r0, r2
 80006ec:	bf1f      	itttt	ne
 80006ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80006f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80006f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80006fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006fe:	f000 80e2 	beq.w	80008c6 <__adddf3+0x1ee>
 8000702:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000706:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800070a:	bfb8      	it	lt
 800070c:	426d      	neglt	r5, r5
 800070e:	dd0c      	ble.n	800072a <__adddf3+0x52>
 8000710:	442c      	add	r4, r5
 8000712:	ea80 0202 	eor.w	r2, r0, r2
 8000716:	ea81 0303 	eor.w	r3, r1, r3
 800071a:	ea82 0000 	eor.w	r0, r2, r0
 800071e:	ea83 0101 	eor.w	r1, r3, r1
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	2d36      	cmp	r5, #54	; 0x36
 800072c:	bf88      	it	hi
 800072e:	bd30      	pophi	{r4, r5, pc}
 8000730:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000734:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000738:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800073c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000740:	d002      	beq.n	8000748 <__adddf3+0x70>
 8000742:	4240      	negs	r0, r0
 8000744:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000748:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000754:	d002      	beq.n	800075c <__adddf3+0x84>
 8000756:	4252      	negs	r2, r2
 8000758:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800075c:	ea94 0f05 	teq	r4, r5
 8000760:	f000 80a7 	beq.w	80008b2 <__adddf3+0x1da>
 8000764:	f1a4 0401 	sub.w	r4, r4, #1
 8000768:	f1d5 0e20 	rsbs	lr, r5, #32
 800076c:	db0d      	blt.n	800078a <__adddf3+0xb2>
 800076e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000772:	fa22 f205 	lsr.w	r2, r2, r5
 8000776:	1880      	adds	r0, r0, r2
 8000778:	f141 0100 	adc.w	r1, r1, #0
 800077c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000780:	1880      	adds	r0, r0, r2
 8000782:	fa43 f305 	asr.w	r3, r3, r5
 8000786:	4159      	adcs	r1, r3
 8000788:	e00e      	b.n	80007a8 <__adddf3+0xd0>
 800078a:	f1a5 0520 	sub.w	r5, r5, #32
 800078e:	f10e 0e20 	add.w	lr, lr, #32
 8000792:	2a01      	cmp	r2, #1
 8000794:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000798:	bf28      	it	cs
 800079a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800079e:	fa43 f305 	asr.w	r3, r3, r5
 80007a2:	18c0      	adds	r0, r0, r3
 80007a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007ac:	d507      	bpl.n	80007be <__adddf3+0xe6>
 80007ae:	f04f 0e00 	mov.w	lr, #0
 80007b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80007be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007c2:	d31b      	bcc.n	80007fc <__adddf3+0x124>
 80007c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007c8:	d30c      	bcc.n	80007e4 <__adddf3+0x10c>
 80007ca:	0849      	lsrs	r1, r1, #1
 80007cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007d4:	f104 0401 	add.w	r4, r4, #1
 80007d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007e0:	f080 809a 	bcs.w	8000918 <__adddf3+0x240>
 80007e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007e8:	bf08      	it	eq
 80007ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007ee:	f150 0000 	adcs.w	r0, r0, #0
 80007f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007f6:	ea41 0105 	orr.w	r1, r1, r5
 80007fa:	bd30      	pop	{r4, r5, pc}
 80007fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000800:	4140      	adcs	r0, r0
 8000802:	eb41 0101 	adc.w	r1, r1, r1
 8000806:	3c01      	subs	r4, #1
 8000808:	bf28      	it	cs
 800080a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800080e:	d2e9      	bcs.n	80007e4 <__adddf3+0x10c>
 8000810:	f091 0f00 	teq	r1, #0
 8000814:	bf04      	itt	eq
 8000816:	4601      	moveq	r1, r0
 8000818:	2000      	moveq	r0, #0
 800081a:	fab1 f381 	clz	r3, r1
 800081e:	bf08      	it	eq
 8000820:	3320      	addeq	r3, #32
 8000822:	f1a3 030b 	sub.w	r3, r3, #11
 8000826:	f1b3 0220 	subs.w	r2, r3, #32
 800082a:	da0c      	bge.n	8000846 <__adddf3+0x16e>
 800082c:	320c      	adds	r2, #12
 800082e:	dd08      	ble.n	8000842 <__adddf3+0x16a>
 8000830:	f102 0c14 	add.w	ip, r2, #20
 8000834:	f1c2 020c 	rsb	r2, r2, #12
 8000838:	fa01 f00c 	lsl.w	r0, r1, ip
 800083c:	fa21 f102 	lsr.w	r1, r1, r2
 8000840:	e00c      	b.n	800085c <__adddf3+0x184>
 8000842:	f102 0214 	add.w	r2, r2, #20
 8000846:	bfd8      	it	le
 8000848:	f1c2 0c20 	rsble	ip, r2, #32
 800084c:	fa01 f102 	lsl.w	r1, r1, r2
 8000850:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000854:	bfdc      	itt	le
 8000856:	ea41 010c 	orrle.w	r1, r1, ip
 800085a:	4090      	lslle	r0, r2
 800085c:	1ae4      	subs	r4, r4, r3
 800085e:	bfa2      	ittt	ge
 8000860:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000864:	4329      	orrge	r1, r5
 8000866:	bd30      	popge	{r4, r5, pc}
 8000868:	ea6f 0404 	mvn.w	r4, r4
 800086c:	3c1f      	subs	r4, #31
 800086e:	da1c      	bge.n	80008aa <__adddf3+0x1d2>
 8000870:	340c      	adds	r4, #12
 8000872:	dc0e      	bgt.n	8000892 <__adddf3+0x1ba>
 8000874:	f104 0414 	add.w	r4, r4, #20
 8000878:	f1c4 0220 	rsb	r2, r4, #32
 800087c:	fa20 f004 	lsr.w	r0, r0, r4
 8000880:	fa01 f302 	lsl.w	r3, r1, r2
 8000884:	ea40 0003 	orr.w	r0, r0, r3
 8000888:	fa21 f304 	lsr.w	r3, r1, r4
 800088c:	ea45 0103 	orr.w	r1, r5, r3
 8000890:	bd30      	pop	{r4, r5, pc}
 8000892:	f1c4 040c 	rsb	r4, r4, #12
 8000896:	f1c4 0220 	rsb	r2, r4, #32
 800089a:	fa20 f002 	lsr.w	r0, r0, r2
 800089e:	fa01 f304 	lsl.w	r3, r1, r4
 80008a2:	ea40 0003 	orr.w	r0, r0, r3
 80008a6:	4629      	mov	r1, r5
 80008a8:	bd30      	pop	{r4, r5, pc}
 80008aa:	fa21 f004 	lsr.w	r0, r1, r4
 80008ae:	4629      	mov	r1, r5
 80008b0:	bd30      	pop	{r4, r5, pc}
 80008b2:	f094 0f00 	teq	r4, #0
 80008b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ba:	bf06      	itte	eq
 80008bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008c0:	3401      	addeq	r4, #1
 80008c2:	3d01      	subne	r5, #1
 80008c4:	e74e      	b.n	8000764 <__adddf3+0x8c>
 80008c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008ca:	bf18      	it	ne
 80008cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008d0:	d029      	beq.n	8000926 <__adddf3+0x24e>
 80008d2:	ea94 0f05 	teq	r4, r5
 80008d6:	bf08      	it	eq
 80008d8:	ea90 0f02 	teqeq	r0, r2
 80008dc:	d005      	beq.n	80008ea <__adddf3+0x212>
 80008de:	ea54 0c00 	orrs.w	ip, r4, r0
 80008e2:	bf04      	itt	eq
 80008e4:	4619      	moveq	r1, r3
 80008e6:	4610      	moveq	r0, r2
 80008e8:	bd30      	pop	{r4, r5, pc}
 80008ea:	ea91 0f03 	teq	r1, r3
 80008ee:	bf1e      	ittt	ne
 80008f0:	2100      	movne	r1, #0
 80008f2:	2000      	movne	r0, #0
 80008f4:	bd30      	popne	{r4, r5, pc}
 80008f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80008fa:	d105      	bne.n	8000908 <__adddf3+0x230>
 80008fc:	0040      	lsls	r0, r0, #1
 80008fe:	4149      	adcs	r1, r1
 8000900:	bf28      	it	cs
 8000902:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000906:	bd30      	pop	{r4, r5, pc}
 8000908:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800090c:	bf3c      	itt	cc
 800090e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000912:	bd30      	popcc	{r4, r5, pc}
 8000914:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000918:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800091c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000920:	f04f 0000 	mov.w	r0, #0
 8000924:	bd30      	pop	{r4, r5, pc}
 8000926:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800092a:	bf1a      	itte	ne
 800092c:	4619      	movne	r1, r3
 800092e:	4610      	movne	r0, r2
 8000930:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000934:	bf1c      	itt	ne
 8000936:	460b      	movne	r3, r1
 8000938:	4602      	movne	r2, r0
 800093a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800093e:	bf06      	itte	eq
 8000940:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000944:	ea91 0f03 	teqeq	r1, r3
 8000948:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800094c:	bd30      	pop	{r4, r5, pc}
 800094e:	bf00      	nop

08000950 <__aeabi_ui2d>:
 8000950:	f090 0f00 	teq	r0, #0
 8000954:	bf04      	itt	eq
 8000956:	2100      	moveq	r1, #0
 8000958:	4770      	bxeq	lr
 800095a:	b530      	push	{r4, r5, lr}
 800095c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000960:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000964:	f04f 0500 	mov.w	r5, #0
 8000968:	f04f 0100 	mov.w	r1, #0
 800096c:	e750      	b.n	8000810 <__adddf3+0x138>
 800096e:	bf00      	nop

08000970 <__aeabi_i2d>:
 8000970:	f090 0f00 	teq	r0, #0
 8000974:	bf04      	itt	eq
 8000976:	2100      	moveq	r1, #0
 8000978:	4770      	bxeq	lr
 800097a:	b530      	push	{r4, r5, lr}
 800097c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000980:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000984:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000988:	bf48      	it	mi
 800098a:	4240      	negmi	r0, r0
 800098c:	f04f 0100 	mov.w	r1, #0
 8000990:	e73e      	b.n	8000810 <__adddf3+0x138>
 8000992:	bf00      	nop

08000994 <__aeabi_f2d>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800099a:	ea4f 0131 	mov.w	r1, r1, rrx
 800099e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009a2:	bf1f      	itttt	ne
 80009a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009b0:	4770      	bxne	lr
 80009b2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009b6:	bf08      	it	eq
 80009b8:	4770      	bxeq	lr
 80009ba:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009be:	bf04      	itt	eq
 80009c0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009c4:	4770      	bxeq	lr
 80009c6:	b530      	push	{r4, r5, lr}
 80009c8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009d4:	e71c      	b.n	8000810 <__adddf3+0x138>
 80009d6:	bf00      	nop

080009d8 <__aeabi_ul2d>:
 80009d8:	ea50 0201 	orrs.w	r2, r0, r1
 80009dc:	bf08      	it	eq
 80009de:	4770      	bxeq	lr
 80009e0:	b530      	push	{r4, r5, lr}
 80009e2:	f04f 0500 	mov.w	r5, #0
 80009e6:	e00a      	b.n	80009fe <__aeabi_l2d+0x16>

080009e8 <__aeabi_l2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80009f6:	d502      	bpl.n	80009fe <__aeabi_l2d+0x16>
 80009f8:	4240      	negs	r0, r0
 80009fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a02:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a06:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a0a:	f43f aed8 	beq.w	80007be <__adddf3+0xe6>
 8000a0e:	f04f 0203 	mov.w	r2, #3
 8000a12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a16:	bf18      	it	ne
 8000a18:	3203      	addne	r2, #3
 8000a1a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a1e:	bf18      	it	ne
 8000a20:	3203      	addne	r2, #3
 8000a22:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a26:	f1c2 0320 	rsb	r3, r2, #32
 8000a2a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a32:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a36:	ea40 000e 	orr.w	r0, r0, lr
 8000a3a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a3e:	4414      	add	r4, r2
 8000a40:	e6bd      	b.n	80007be <__adddf3+0xe6>
 8000a42:	bf00      	nop

08000a44 <__aeabi_d2iz>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d215      	bcs.n	8000a7a <__aeabi_d2iz+0x36>
 8000a4e:	d511      	bpl.n	8000a74 <__aeabi_d2iz+0x30>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d912      	bls.n	8000a80 <__aeabi_d2iz+0x3c>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d105      	bne.n	8000a8c <__aeabi_d2iz+0x48>
 8000a80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	bf08      	it	eq
 8000a86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_uldivmod>:
 8000b34:	b953      	cbnz	r3, 8000b4c <__aeabi_uldivmod+0x18>
 8000b36:	b94a      	cbnz	r2, 8000b4c <__aeabi_uldivmod+0x18>
 8000b38:	2900      	cmp	r1, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	2800      	cmpeq	r0, #0
 8000b3e:	bf1c      	itt	ne
 8000b40:	f04f 31ff 	movne.w	r1, #4294967295
 8000b44:	f04f 30ff 	movne.w	r0, #4294967295
 8000b48:	f000 b80c 	b.w	8000b64 <__aeabi_idiv0>
 8000b4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b54:	f004 f928 	bl	8004da8 <__udivmoddi4>
 8000b58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b60:	b004      	add	sp, #16
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_idiv0>:
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2uiz>:
 8000b68:	004a      	lsls	r2, r1, #1
 8000b6a:	d211      	bcs.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d211      	bcs.n	8000b96 <__aeabi_d2uiz+0x2e>
 8000b72:	d50d      	bpl.n	8000b90 <__aeabi_d2uiz+0x28>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d40e      	bmi.n	8000b9c <__aeabi_d2uiz+0x34>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_d2uiz+0x3a>
 8000b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0000 	mov.w	r0, #0
 8000ba6:	4770      	bx	lr
	...

08000bb0 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8000bb0:	4a02      	ldr	r2, [pc, #8]	; (8000bbc <notify1+0xc>)
 8000bb2:	68d3      	ldr	r3, [r2, #12]
 8000bb4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000bb8:	60d3      	str	r3, [r2, #12]
}
 8000bba:	4770      	bx	lr
 8000bbc:	40011000 	.word	0x40011000

08000bc0 <notify2>:

#if STM32_SERIAL_USE_USART2 || defined(__DOXYGEN__)
static void notify2(io_queue_t *qp) {

  (void)qp;
  USART2->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8000bc0:	4a02      	ldr	r2, [pc, #8]	; (8000bcc <notify2+0xc>)
 8000bc2:	68d3      	ldr	r3, [r2, #12]
 8000bc4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8000bc8:	60d3      	str	r3, [r2, #12]
}
 8000bca:	4770      	bx	lr
 8000bcc:	40004400 	.word	0x40004400

08000bd0 <chSysHalt>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bd0:	b672      	cpsid	i

  /* Logging the event.*/
  __trace_halt(reason);

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8000bd2:	4903      	ldr	r1, [pc, #12]	; (8000be0 <chSysHalt+0x10>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8000bd4:	4b03      	ldr	r3, [pc, #12]	; (8000be4 <chSysHalt+0x14>)
  currcore->dbg.panic_msg = reason;
 8000bd6:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
  ch_system.state = ch_sys_halted;
 8000bda:	2203      	movs	r2, #3
 8000bdc:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8000bde:	e7fe      	b.n	8000bde <chSysHalt+0xe>
 8000be0:	200009f0 	.word	0x200009f0
 8000be4:	20000cd0 	.word	0x20000cd0
	...

08000bf0 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8000bf0:	e7fe      	b.n	8000bf0 <__idle_thread>
 8000bf2:	bf00      	nop
	...

08000c00 <chTMStartMeasurementX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <chTMStartMeasurementX+0x8>)
 8000c02:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 8000c04:	6083      	str	r3, [r0, #8]
}
 8000c06:	4770      	bx	lr
 8000c08:	e0001000 	.word	0xe0001000
 8000c0c:	00000000 	.word	0x00000000

08000c10 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8000c10:	4a0e      	ldr	r2, [pc, #56]	; (8000c4c <chTMStopMeasurementX+0x3c>)
 8000c12:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 8000c14:	6881      	ldr	r1, [r0, #8]
 8000c16:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8000c18:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8000c1a:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c1c:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 8000c1e:	1b1b      	subs	r3, r3, r4
 8000c20:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 8000c22:	18d2      	adds	r2, r2, r3
 8000c24:	6941      	ldr	r1, [r0, #20]
 8000c26:	6102      	str	r2, [r0, #16]
  if (tmp->last > tmp->worst) {
 8000c28:	6842      	ldr	r2, [r0, #4]
  tmp->n++;
 8000c2a:	68c4      	ldr	r4, [r0, #12]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c2c:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 8000c30:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 8000c32:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 8000c34:	bf88      	it	hi
 8000c36:	6043      	strhi	r3, [r0, #4]
  tmp->n++;
 8000c38:	3401      	adds	r4, #1
  if (tmp->last < tmp->best) {
 8000c3a:	4293      	cmp	r3, r2
  tmp->last = (now - tmp->last) - offset;
 8000c3c:	e9c0 3402 	strd	r3, r4, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8000c40:	6141      	str	r1, [r0, #20]
}
 8000c42:	f85d 4b04 	ldr.w	r4, [sp], #4
    tmp->best = tmp->last;
 8000c46:	bf38      	it	cc
 8000c48:	6003      	strcc	r3, [r0, #0]
}
 8000c4a:	4770      	bx	lr
 8000c4c:	20000cd0 	.word	0x20000cd0
 8000c50:	e0001000 	.word	0xe0001000
	...

08000c60 <_pal_lld_setgroupmode.constprop.0>:
 * @param[in] mask      the group mask
 * @param[in] mode      the mode
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
 8000c60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8000c64:	f001 0503 	and.w	r5, r1, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8000c68:	09cc      	lsrs	r4, r1, #7
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8000c6a:	46ae      	mov	lr, r5

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000c6c:	492d      	ldr	r1, [pc, #180]	; (8000d24 <_pal_lld_setgroupmode.constprop.0+0xc4>)
  uint32_t bit     = 0;
 8000c6e:	f04f 0c00 	mov.w	ip, #0
      m4 = 15 << ((bit & 7) * 4);
 8000c72:	f04f 080f 	mov.w	r8, #15
      m1 = 1 << bit;
 8000c76:	2701      	movs	r7, #1
      m2 = 3 << (bit * 2);
 8000c78:	2603      	movs	r6, #3
 8000c7a:	e013      	b.n	8000ca4 <_pal_lld_setgroupmode.constprop.0+0x44>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8000c7c:	680a      	ldr	r2, [r1, #0]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	ea43 030e 	orr.w	r3, r3, lr
        if (bit < 8)
 8000c84:	f1bc 0f07 	cmp.w	ip, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 8000c88:	600b      	str	r3, [r1, #0]
        if (bit < 8)
 8000c8a:	d83c      	bhi.n	8000d06 <_pal_lld_setgroupmode.constprop.0+0xa6>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8000c8c:	6a0b      	ldr	r3, [r1, #32]
 8000c8e:	ea23 030a 	bic.w	r3, r3, sl
 8000c92:	ea43 0309 	orr.w	r3, r3, r9
 8000c96:	620b      	str	r3, [r1, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
 8000c98:	0840      	lsrs	r0, r0, #1
 8000c9a:	d032      	beq.n	8000d02 <_pal_lld_setgroupmode.constprop.0+0xa2>
      return;
    otyper <<= 1;
    ospeedr <<= 2;
    pupdr <<= 2;
    moder <<= 2;
 8000c9c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 8000ca0:	f10c 0c01 	add.w	ip, ip, #1
    if ((mask & 1) != 0) {
 8000ca4:	07c3      	lsls	r3, r0, #31
 8000ca6:	d5f7      	bpl.n	8000c98 <_pal_lld_setgroupmode.constprop.0+0x38>
      altrmask = altr << ((bit & 7) * 4);
 8000ca8:	f00c 0307 	and.w	r3, ip, #7
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	fa04 f903 	lsl.w	r9, r4, r3
      m4 = 15 << ((bit & 7) * 4);
 8000cb2:	fa08 fa03 	lsl.w	sl, r8, r3
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000cb6:	684b      	ldr	r3, [r1, #4]
      m1 = 1 << bit;
 8000cb8:	fa07 f20c 	lsl.w	r2, r7, ip
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8000cbc:	ea23 0302 	bic.w	r3, r3, r2
 8000cc0:	604b      	str	r3, [r1, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000cc2:	688a      	ldr	r2, [r1, #8]
      m2 = 3 << (bit * 2);
 8000cc4:	ea4f 034c 	mov.w	r3, ip, lsl #1
 8000cc8:	fa06 f303 	lsl.w	r3, r6, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000ccc:	ea22 0203 	bic.w	r2, r2, r3
 8000cd0:	608a      	str	r2, [r1, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8000cd2:	68ca      	ldr	r2, [r1, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8000cd4:	2d02      	cmp	r5, #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8000cd6:	ea22 0203 	bic.w	r2, r2, r3
 8000cda:	60ca      	str	r2, [r1, #12]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8000cdc:	ea6f 0303 	mvn.w	r3, r3
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8000ce0:	d1cc      	bne.n	8000c7c <_pal_lld_setgroupmode.constprop.0+0x1c>
        if (bit < 8)
 8000ce2:	f1bc 0f07 	cmp.w	ip, #7
 8000ce6:	d815      	bhi.n	8000d14 <_pal_lld_setgroupmode.constprop.0+0xb4>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8000ce8:	6a0a      	ldr	r2, [r1, #32]
 8000cea:	ea22 020a 	bic.w	r2, r2, sl
 8000cee:	ea42 0209 	orr.w	r2, r2, r9
 8000cf2:	620a      	str	r2, [r1, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 8000cf4:	680a      	ldr	r2, [r1, #0]
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	ea43 030e 	orr.w	r3, r3, lr
    if (!mask)
 8000cfc:	0840      	lsrs	r0, r0, #1
        port->MODER   = (port->MODER & ~m2) | moder;
 8000cfe:	600b      	str	r3, [r1, #0]
    if (!mask)
 8000d00:	d1cc      	bne.n	8000c9c <_pal_lld_setgroupmode.constprop.0+0x3c>
  }
}
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8000d06:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8000d08:	ea23 030a 	bic.w	r3, r3, sl
 8000d0c:	ea43 0309 	orr.w	r3, r3, r9
 8000d10:	624b      	str	r3, [r1, #36]	; 0x24
 8000d12:	e7c1      	b.n	8000c98 <_pal_lld_setgroupmode.constprop.0+0x38>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8000d14:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8000d16:	ea22 020a 	bic.w	r2, r2, sl
 8000d1a:	ea42 0209 	orr.w	r2, r2, r9
 8000d1e:	624a      	str	r2, [r1, #36]	; 0x24
 8000d20:	e7e8      	b.n	8000cf4 <_pal_lld_setgroupmode.constprop.0+0x94>
 8000d22:	bf00      	nop
 8000d24:	40020000 	.word	0x40020000
	...

08000d30 <dac_lld_put_channel.constprop.0>:
 */
void dac_lld_put_channel(DACDriver *dacp,
                         dacchannel_t channel,
                         dacsample_t sample) {

  switch (dacp->config->datamode) {
 8000d30:	4a0e      	ldr	r2, [pc, #56]	; (8000d6c <dac_lld_put_channel.constprop.0+0x3c>)
 8000d32:	6913      	ldr	r3, [r2, #16]
 8000d34:	789b      	ldrb	r3, [r3, #2]
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d003      	beq.n	8000d42 <dac_lld_put_channel.constprop.0+0x12>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d008      	beq.n	8000d50 <dac_lld_put_channel.constprop.0+0x20>
 8000d3e:	b173      	cbz	r3, 8000d5e <dac_lld_put_channel.constprop.0+0x2e>
    break;
  default:
    osalDbgAssert(false, "unexpected DAC mode");
    break;
  }
}
 8000d40:	4770      	bx	lr
      *(&dacp->params->dac->DHR12L1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d42:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d44:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d48:	330c      	adds	r3, #12
 8000d4a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000d4e:	4770      	bx	lr
      *(&dacp->params->dac->DHR8R1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d50:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d52:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d56:	3310      	adds	r3, #16
 8000d58:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
}
 8000d5c:	e7f0      	b.n	8000d40 <dac_lld_put_channel.constprop.0+0x10>
      *(&dacp->params->dac->DHR12R1 + dacp->params->dataoffset) = (uint32_t)sample;
 8000d5e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8000d60:	e9d2 3200 	ldrd	r3, r2, [r2]
 8000d64:	3308      	adds	r3, #8
 8000d66:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000d6a:	4770      	bx	lr
 8000d6c:	2000083c 	.word	0x2000083c

08000d70 <sdObjectInit.constprop.0>:
#if !defined(SERIAL_ADVANCED_BUFFERING_SUPPORT) ||                          \
    (SERIAL_ADVANCED_BUFFERING_SUPPORT == FALSE) ||                         \
    defined(__DOXYGEN__)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
 8000d70:	4603      	mov	r3, r0
 8000d72:	4a15      	ldr	r2, [pc, #84]	; (8000dc8 <sdObjectInit.constprop.0+0x58>)
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 8000d74:	b410      	push	{r4}
  sdp->vmt = &vmt;
 8000d76:	f843 2b04 	str.w	r2, [r3], #4
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 8000d7a:	f100 040c 	add.w	r4, r0, #12
 8000d7e:	f100 0254 	add.w	r2, r0, #84	; 0x54
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 8000d82:	64c1      	str	r1, [r0, #76]	; 0x4c
  iqp->q_counter = 0;
 8000d84:	2100      	movs	r1, #0
 8000d86:	6141      	str	r1, [r0, #20]
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {

  qp->next = qp;
  qp->prev = qp;
 8000d88:	e9c0 4403 	strd	r4, r4, [r0, #12]
  iqp->q_wrptr   = bp;
 8000d8c:	e9c0 2208 	strd	r2, r2, [r0, #32]
  oqp->q_counter = size;
 8000d90:	2410      	movs	r4, #16
  sdp->state = SD_STOP;
 8000d92:	f04f 0c01 	mov.w	ip, #1
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->next = (event_listener_t *)esp;
 8000d96:	6043      	str	r3, [r0, #4]
  iqp->q_notify  = infy;
 8000d98:	6281      	str	r1, [r0, #40]	; 0x28
  iqp->q_top     = bp + size;
 8000d9a:	f100 0364 	add.w	r3, r0, #100	; 0x64
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
 8000d9e:	f100 0130 	add.w	r1, r0, #48	; 0x30
  iqp->q_buffer  = bp;
 8000da2:	6182      	str	r2, [r0, #24]
  oqp->q_top     = bp + size;
 8000da4:	f100 0274 	add.w	r2, r0, #116	; 0x74
  oqp->q_counter = size;
 8000da8:	6384      	str	r4, [r0, #56]	; 0x38
  qp->next = qp;
 8000daa:	e9c0 010b 	strd	r0, r1, [r0, #44]	; 0x2c
  oqp->q_wrptr   = bp;
 8000dae:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
}
 8000db2:	f85d 4b04 	ldr.w	r4, [sp], #4
  sdp->state = SD_STOP;
 8000db6:	f880 c008 	strb.w	ip, [r0, #8]
  iqp->q_top     = bp + size;
 8000dba:	61c3      	str	r3, [r0, #28]
  qp->prev = qp;
 8000dbc:	6341      	str	r1, [r0, #52]	; 0x34
  oqp->q_buffer  = bp;
 8000dbe:	63c3      	str	r3, [r0, #60]	; 0x3c
  oqp->q_top     = bp + size;
 8000dc0:	6402      	str	r2, [r0, #64]	; 0x40
  oqp->q_link    = link;
 8000dc2:	6500      	str	r0, [r0, #80]	; 0x50
}
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	08005590 	.word	0x08005590
 8000dcc:	00000000 	.word	0x00000000

08000dd0 <_ctl>:
  osalDbgCheck(sdp != NULL);
 8000dd0:	b120      	cbz	r0, 8000ddc <_ctl+0xc>
  switch (operation) {
 8000dd2:	2901      	cmp	r1, #1
 8000dd4:	d106      	bne.n	8000de4 <_ctl+0x14>
    osalDbgCheck(arg == NULL);
 8000dd6:	b90a      	cbnz	r2, 8000ddc <_ctl+0xc>
  return HAL_RET_SUCCESS;
 8000dd8:	4610      	mov	r0, r2
 8000dda:	4770      	bx	lr
static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8000ddc:	b508      	push	{r3, lr}
  osalDbgCheck(sdp != NULL);
 8000dde:	4803      	ldr	r0, [pc, #12]	; (8000dec <_ctl+0x1c>)
 8000de0:	f7ff fef6 	bl	8000bd0 <chSysHalt>
    return HAL_RET_UNKNOWN_CTL;
 8000de4:	f06f 0013 	mvn.w	r0, #19
}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	0800539c 	.word	0x0800539c

08000df0 <chDbgCheckClassI>:
 *          an I-class API function. A panic is generated if the state is
 *          not compatible.
 *
 * @api
 */
void chDbgCheckClassI(void) {
 8000df0:	b508      	push	{r3, lr}
  os_instance_t *oip = currcore;

  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <chDbgCheckClassI+0x1c>)
 8000df4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000df8:	2a00      	cmp	r2, #0
 8000dfa:	db04      	blt.n	8000e06 <chDbgCheckClassI+0x16>
 8000dfc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	dd00      	ble.n	8000e06 <chDbgCheckClassI+0x16>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#10");
  }
}
 8000e04:	bd08      	pop	{r3, pc}
    chSysHalt("SV#10");
 8000e06:	4802      	ldr	r0, [pc, #8]	; (8000e10 <chDbgCheckClassI+0x20>)
 8000e08:	f7ff fee2 	bl	8000bd0 <chSysHalt>
 8000e0c:	200009f0 	.word	0x200009f0
 8000e10:	08005070 	.word	0x08005070
	...

08000e20 <vt_set_alarm>:
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;

  if (delay < currdelta) {
 8000e20:	f5b1 4f7f 	cmp.w	r1, #65280	; 0xff00
 8000e24:	bf28      	it	cs
 8000e26:	f44f 417f 	movcs.w	r1, #65280	; 0xff00
 8000e2a:	2902      	cmp	r1, #2
 8000e2c:	bf38      	it	cc
 8000e2e:	2102      	movcc	r1, #2
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8000e30:	b508      	push	{r3, lr}
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000e32:	4a12      	ldr	r2, [pc, #72]	; (8000e7c <vt_set_alarm+0x5c>)

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8000e34:	1843      	adds	r3, r0, r1
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	6353      	str	r3, [r2, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 8000e3a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000e3c:	b29b      	uxth	r3, r3
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8000e3e:	1a18      	subs	r0, r3, r0
 8000e40:	b280      	uxth	r0, r0
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    nowdelta = chTimeDiffX(now, newnow);
    if (likely(nowdelta < delay)) {
 8000e42:	4281      	cmp	r1, r0
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8000e44:	bf98      	it	ls
 8000e46:	2003      	movls	r0, #3
    if (likely(nowdelta < delay)) {
 8000e48:	d901      	bls.n	8000e4e <vt_set_alarm+0x2e>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8000e4a:	bd08      	pop	{r3, pc}
 8000e4c:	460b      	mov	r3, r1
  return systime + (systime_t)interval;
 8000e4e:	1819      	adds	r1, r3, r0
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000e50:	b289      	uxth	r1, r1
 8000e52:	6351      	str	r1, [r2, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 8000e54:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8000e56:	b289      	uxth	r1, r1
  return (sysinterval_t)((systime_t)(end - start));
 8000e58:	1acb      	subs	r3, r1, r3
 8000e5a:	b29b      	uxth	r3, r3
    if (likely(nowdelta < delay)) {
 8000e5c:	4283      	cmp	r3, r0
 8000e5e:	d205      	bcs.n	8000e6c <vt_set_alarm+0x4c>
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8000e60:	4a07      	ldr	r2, [pc, #28]	; (8000e80 <vt_set_alarm+0x60>)
 8000e62:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000e6a:	bd08      	pop	{r3, pc}
    currdelta += (sysinterval_t)1;
 8000e6c:	3001      	adds	r0, #1
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8000e6e:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000e72:	d1eb      	bne.n	8000e4c <vt_set_alarm+0x2c>
 8000e74:	4803      	ldr	r0, [pc, #12]	; (8000e84 <vt_set_alarm+0x64>)
 8000e76:	f7ff feab 	bl	8000bd0 <chSysHalt>
 8000e7a:	bf00      	nop
 8000e7c:	40014800 	.word	0x40014800
 8000e80:	200009f0 	.word	0x200009f0
 8000e84:	08005374 	.word	0x08005374
	...

08000e90 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8000e90:	b510      	push	{r4, lr}
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8000e92:	2330      	movs	r3, #48	; 0x30
 8000e94:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8000e98:	4a22      	ldr	r2, [pc, #136]	; (8000f24 <__sch_wakeup+0x94>)
 8000e9a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	dd3c      	ble.n	8000f1c <__sch_wakeup+0x8c>
 8000ea2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d138      	bne.n	8000f1c <__sch_wakeup+0x8c>
  oip->dbg.lock_cnt = (cnt_t)1;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 8000eb0:	f891 3024 	ldrb.w	r3, [r1, #36]	; 0x24
 8000eb4:	2b0c      	cmp	r3, #12
 8000eb6:	d810      	bhi.n	8000eda <__sch_wakeup+0x4a>
 8000eb8:	e8df f003 	tbb	[pc, r3]
 8000ebc:	260f0f2a 	.word	0x260f0f2a
 8000ec0:	0b0f070b 	.word	0x0b0f070b
 8000ec4:	0f0f0f0f 	.word	0x0f0f0f0f
 8000ec8:	0b          	.byte	0x0b
 8000ec9:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8000eca:	6a88      	ldr	r0, [r1, #40]	; 0x28
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8000ecc:	6883      	ldr	r3, [r0, #8]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	6083      	str	r3, [r0, #8]
 *
 * @notapi
 */
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {

  p->prev->next = p->next;
 8000ed2:	e9d1 3000 	ldrd	r3, r0, [r1]
 8000ed6:	6003      	str	r3, [r0, #0]
  p->next->prev = p->prev;
 8000ed8:	6058      	str	r0, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 8000eda:	f04f 34ff 	mov.w	r4, #4294967295
  tp->state = CH_STATE_READY;
 8000ede:	2000      	movs	r0, #0
  tp->u.rdymsg = MSG_TIMEOUT;
 8000ee0:	628c      	str	r4, [r1, #40]	; 0x28
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8000ee2:	698b      	ldr	r3, [r1, #24]
                                                           ch_priority_queue_t *p) {

  /* Scanning priority queue, the list is assumed to be mostly empty.*/
  do {
    pqp = pqp->next;
  } while (unlikely(pqp->prio >= p->prio));
 8000ee4:	688c      	ldr	r4, [r1, #8]
  tp->state = CH_STATE_READY;
 8000ee6:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
    pqp = pqp->next;
 8000eea:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8000eec:	6898      	ldr	r0, [r3, #8]
 8000eee:	42a0      	cmp	r0, r4
 8000ef0:	d2fb      	bcs.n	8000eea <__sch_wakeup+0x5a>

  /* Insertion on prev.*/
  p->next       = pqp;
  p->prev       = pqp->prev;
 8000ef2:	685c      	ldr	r4, [r3, #4]
  oip->dbg.lock_cnt = (cnt_t)0;
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	e9c1 3400 	strd	r3, r4, [r1]
  p->prev->next = p;
 8000efa:	6021      	str	r1, [r4, #0]
  pqp->prev     = p;
 8000efc:	6059      	str	r1, [r3, #4]
 8000efe:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000f02:	f380 8811 	msr	BASEPRI, r0
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 8000f06:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 8000f08:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8000f0a:	2000      	movs	r0, #0
 8000f0c:	6018      	str	r0, [r3, #0]
    break;
 8000f0e:	e7e4      	b.n	8000eda <__sch_wakeup+0x4a>
 8000f10:	2300      	movs	r3, #0
 8000f12:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000f16:	f383 8811 	msr	BASEPRI, r3
}
 8000f1a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#6");
 8000f1c:	4802      	ldr	r0, [pc, #8]	; (8000f28 <__sch_wakeup+0x98>)
 8000f1e:	f7ff fe57 	bl	8000bd0 <chSysHalt>
 8000f22:	bf00      	nop
 8000f24:	200009f0 	.word	0x200009f0
 8000f28:	08005078 	.word	0x08005078
 8000f2c:	00000000 	.word	0x00000000

08000f30 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8000f30:	2300      	movs	r3, #0
  qp->prev = qp;
 8000f32:	e9c0 0000 	strd	r0, r0, [r0]
 8000f36:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	0000      	movs	r0, r0
	...

08000f40 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8000f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8000f42:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <chEvtBroadcastFlagsI+0x98>)
 8000f44:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000f48:	2a00      	cmp	r2, #0
 8000f4a:	db3e      	blt.n	8000fca <chEvtBroadcastFlagsI+0x8a>
 8000f4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	dd3a      	ble.n	8000fca <chEvtBroadcastFlagsI+0x8a>
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8000f54:	6803      	ldr	r3, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8000f56:	4298      	cmp	r0, r3
 8000f58:	d019      	beq.n	8000f8e <chEvtBroadcastFlagsI+0x4e>
    tp->u.rdymsg = MSG_OK;
 8000f5a:	2500      	movs	r5, #0
  /*lint -restore*/
    elp->flags |= flags;
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	430a      	orrs	r2, r1
 8000f60:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8000f62:	b111      	cbz	r1, 8000f6a <chEvtBroadcastFlagsI+0x2a>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8000f64:	691a      	ldr	r2, [r3, #16]
    if ((flags == (eventflags_t)0) ||
 8000f66:	4211      	tst	r1, r2
 8000f68:	d00e      	beq.n	8000f88 <chEvtBroadcastFlagsI+0x48>
      chEvtSignalI(elp->listener, elp->events);
 8000f6a:	685a      	ldr	r2, [r3, #4]
  chDbgCheck(tp != NULL);
 8000f6c:	2a00      	cmp	r2, #0
 8000f6e:	d02f      	beq.n	8000fd0 <chEvtBroadcastFlagsI+0x90>
  tp->epending |= events;
 8000f70:	689c      	ldr	r4, [r3, #8]
 8000f72:	6b96      	ldr	r6, [r2, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f74:	f892 c024 	ldrb.w	ip, [r2, #36]	; 0x24
  tp->epending |= events;
 8000f78:	4334      	orrs	r4, r6
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f7a:	f1bc 0f0a 	cmp.w	ip, #10
  tp->epending |= events;
 8000f7e:	6394      	str	r4, [r2, #56]	; 0x38
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000f80:	d01c      	beq.n	8000fbc <chEvtBroadcastFlagsI+0x7c>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8000f82:	f1bc 0f0b 	cmp.w	ip, #11
 8000f86:	d003      	beq.n	8000f90 <chEvtBroadcastFlagsI+0x50>
    }
    elp = elp->next;
 8000f88:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 8000f8a:	4298      	cmp	r0, r3
 8000f8c:	d1e6      	bne.n	8000f5c <chEvtBroadcastFlagsI+0x1c>
  }
}
 8000f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      ((tp->state == CH_STATE_WTANDEVT) &&
 8000f90:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8000f92:	ea36 0404 	bics.w	r4, r6, r4
 8000f96:	d1f7      	bne.n	8000f88 <chEvtBroadcastFlagsI+0x48>
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8000f98:	6994      	ldr	r4, [r2, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8000f9a:	6897      	ldr	r7, [r2, #8]
    tp->u.rdymsg = MSG_OK;
 8000f9c:	6295      	str	r5, [r2, #40]	; 0x28
  tp->state = CH_STATE_READY;
 8000f9e:	f882 5024 	strb.w	r5, [r2, #36]	; 0x24
    pqp = pqp->next;
 8000fa2:	6824      	ldr	r4, [r4, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8000fa4:	68a6      	ldr	r6, [r4, #8]
 8000fa6:	42be      	cmp	r6, r7
 8000fa8:	d2fb      	bcs.n	8000fa2 <chEvtBroadcastFlagsI+0x62>
    elp = elp->next;
 8000faa:	681b      	ldr	r3, [r3, #0]
  p->prev       = pqp->prev;
 8000fac:	6866      	ldr	r6, [r4, #4]
  p->next       = pqp;
 8000fae:	6014      	str	r4, [r2, #0]
  while (elp != (event_listener_t *)esp) {
 8000fb0:	4298      	cmp	r0, r3
  p->prev       = pqp->prev;
 8000fb2:	6056      	str	r6, [r2, #4]
  p->prev->next = p;
 8000fb4:	6032      	str	r2, [r6, #0]
  pqp->prev     = p;
 8000fb6:	6062      	str	r2, [r4, #4]
 8000fb8:	d1d0      	bne.n	8000f5c <chEvtBroadcastFlagsI+0x1c>
 8000fba:	e7e8      	b.n	8000f8e <chEvtBroadcastFlagsI+0x4e>
  if (((tp->state == CH_STATE_WTOREVT) &&
 8000fbc:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8000fbe:	4234      	tst	r4, r6
 8000fc0:	d1ea      	bne.n	8000f98 <chEvtBroadcastFlagsI+0x58>
    elp = elp->next;
 8000fc2:	681b      	ldr	r3, [r3, #0]
  while (elp != (event_listener_t *)esp) {
 8000fc4:	4298      	cmp	r0, r3
 8000fc6:	d1c9      	bne.n	8000f5c <chEvtBroadcastFlagsI+0x1c>
 8000fc8:	e7e1      	b.n	8000f8e <chEvtBroadcastFlagsI+0x4e>
    chSysHalt("SV#10");
 8000fca:	4804      	ldr	r0, [pc, #16]	; (8000fdc <chEvtBroadcastFlagsI+0x9c>)
 8000fcc:	f7ff fe00 	bl	8000bd0 <chSysHalt>
  chDbgCheck(tp != NULL);
 8000fd0:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <chEvtBroadcastFlagsI+0xa0>)
 8000fd2:	f7ff fdfd 	bl	8000bd0 <chSysHalt>
 8000fd6:	bf00      	nop
 8000fd8:	200009f0 	.word	0x200009f0
 8000fdc:	08005070 	.word	0x08005070
 8000fe0:	0800538c 	.word	0x0800538c
	...

08000ff0 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8000ff0:	b538      	push	{r3, r4, r5, lr}
 8000ff2:	2330      	movs	r3, #48	; 0x30
 8000ff4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8000ff8:	4b16      	ldr	r3, [pc, #88]	; (8001054 <chCoreAllocFromTop+0x64>)
 8000ffa:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	; 0x88
 8000ffe:	ea54 0c05 	orrs.w	ip, r4, r5
 8001002:	d121      	bne.n	8001048 <chCoreAllocFromTop+0x58>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001004:	2401      	movs	r4, #1
 8001006:	f8c3 408c 	str.w	r4, [r3, #140]	; 0x8c
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 800100a:	b301      	cbz	r1, 800104e <chCoreAllocFromTop+0x5e>
 800100c:	f101 3cff 	add.w	ip, r1, #4294967295
 8001010:	ea1c 0c01 	ands.w	ip, ip, r1
 8001014:	d11b      	bne.n	800104e <chCoreAllocFromTop+0x5e>
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8001016:	4c10      	ldr	r4, [pc, #64]	; (8001058 <chCoreAllocFromTop+0x68>)
 8001018:	6865      	ldr	r5, [r4, #4]
 800101a:	4249      	negs	r1, r1
 800101c:	1a28      	subs	r0, r5, r0
 800101e:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8001020:	6821      	ldr	r1, [r4, #0]
  prev = p - offset;
 8001022:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8001024:	428a      	cmp	r2, r1
 8001026:	d308      	bcc.n	800103a <chCoreAllocFromTop+0x4a>
 8001028:	4295      	cmp	r5, r2
 800102a:	d306      	bcc.n	800103a <chCoreAllocFromTop+0x4a>
  ch_memcore.topmem = prev;
 800102c:	6062      	str	r2, [r4, #4]
  oip->dbg.lock_cnt = (cnt_t)0;
 800102e:	2200      	movs	r2, #0
 8001030:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001034:	f382 8811 	msr	BASEPRI, r2
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 8001038:	bd38      	pop	{r3, r4, r5, pc}
 800103a:	2200      	movs	r2, #0
    return NULL;
 800103c:	4660      	mov	r0, ip
 800103e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8001042:	f382 8811 	msr	BASEPRI, r2
}
 8001046:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#4");
 8001048:	4804      	ldr	r0, [pc, #16]	; (800105c <chCoreAllocFromTop+0x6c>)
 800104a:	f7ff fdc1 	bl	8000bd0 <chSysHalt>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 800104e:	4804      	ldr	r0, [pc, #16]	; (8001060 <chCoreAllocFromTop+0x70>)
 8001050:	f7ff fdbe 	bl	8000bd0 <chSysHalt>
 8001054:	200009f0 	.word	0x200009f0
 8001058:	20000cc8 	.word	0x20000cc8
 800105c:	08005080 	.word	0x08005080
 8001060:	08005344 	.word	0x08005344
	...

08001070 <chCoreAllocAlignedI>:
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001070:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <chCoreAllocAlignedI+0x44>)
 8001072:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001076:	2a00      	cmp	r2, #0
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 8001078:	b510      	push	{r4, lr}
 800107a:	db15      	blt.n	80010a8 <chCoreAllocAlignedI+0x38>
 800107c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001080:	2b00      	cmp	r3, #0
 8001082:	dd11      	ble.n	80010a8 <chCoreAllocAlignedI+0x38>
 8001084:	b199      	cbz	r1, 80010ae <chCoreAllocAlignedI+0x3e>
 8001086:	1e4b      	subs	r3, r1, #1
 8001088:	400b      	ands	r3, r1
 800108a:	d110      	bne.n	80010ae <chCoreAllocAlignedI+0x3e>
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800108c:	4a0a      	ldr	r2, [pc, #40]	; (80010b8 <chCoreAllocAlignedI+0x48>)
 800108e:	6854      	ldr	r4, [r2, #4]
 8001090:	4249      	negs	r1, r1
 8001092:	1a20      	subs	r0, r4, r0
 8001094:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 8001096:	6811      	ldr	r1, [r2, #0]
 8001098:	4288      	cmp	r0, r1
 800109a:	d303      	bcc.n	80010a4 <chCoreAllocAlignedI+0x34>
 800109c:	4284      	cmp	r4, r0
 800109e:	d301      	bcc.n	80010a4 <chCoreAllocAlignedI+0x34>
  ch_memcore.topmem = prev;
 80010a0:	6050      	str	r0, [r2, #4]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
}
 80010a2:	bd10      	pop	{r4, pc}
    return NULL;
 80010a4:	4618      	mov	r0, r3
 80010a6:	bd10      	pop	{r4, pc}
    chSysHalt("SV#10");
 80010a8:	4804      	ldr	r0, [pc, #16]	; (80010bc <chCoreAllocAlignedI+0x4c>)
 80010aa:	f7ff fd91 	bl	8000bd0 <chSysHalt>
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));
 80010ae:	4804      	ldr	r0, [pc, #16]	; (80010c0 <chCoreAllocAlignedI+0x50>)
 80010b0:	f7ff fd8e 	bl	8000bd0 <chSysHalt>
 80010b4:	200009f0 	.word	0x200009f0
 80010b8:	20000cc8 	.word	0x20000cc8
 80010bc:	08005070 	.word	0x08005070
 80010c0:	08005344 	.word	0x08005344
	...

080010d0 <vt_insert_first.constprop.0>:

/**
 * @brief   Inserts a timer as first element in a delta list.
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 80010d0:	b538      	push	{r3, r4, r5, lr}
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 80010d2:	4c1e      	ldr	r4, [pc, #120]	; (800114c <vt_insert_first.constprop.0+0x7c>)
 80010d4:	f5b2 4f7f 	cmp.w	r2, #65280	; 0xff00
 80010d8:	83a1      	strh	r1, [r4, #28]
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 80010da:	f104 0310 	add.w	r3, r4, #16
  dlp->delta      = delta;
 80010de:	6082      	str	r2, [r0, #8]
 80010e0:	bf28      	it	cs
 80010e2:	f44f 427f 	movcs.w	r2, #65280	; 0xff00
  dlp->prev       = dlhp;
 80010e6:	6043      	str	r3, [r0, #4]
 80010e8:	2a02      	cmp	r2, #2
  dlp->next       = dlp->prev->next;
 80010ea:	6923      	ldr	r3, [r4, #16]
 80010ec:	6003      	str	r3, [r0, #0]
 80010ee:	bf38      	it	cc
 80010f0:	2202      	movcc	r2, #2
  dlp->next->prev = dlp;
 80010f2:	6058      	str	r0, [r3, #4]
  return systime + (systime_t)interval;
 80010f4:	188d      	adds	r5, r1, r2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80010f6:	4b16      	ldr	r3, [pc, #88]	; (8001150 <vt_insert_first.constprop.0+0x80>)
  dlhp->next      = dlp;
 80010f8:	6120      	str	r0, [r4, #16]
 80010fa:	b2ad      	uxth	r5, r5
  STM32_ST_TIM->SR     = 0;
 80010fc:	2000      	movs	r0, #0
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80010fe:	635d      	str	r5, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8001100:	6118      	str	r0, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8001102:	2002      	movs	r0, #2
 8001104:	60d8      	str	r0, [r3, #12]
  return (systime_t)STM32_ST_TIM->CNT;
 8001106:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001108:	b280      	uxth	r0, r0
  return (sysinterval_t)((systime_t)(end - start));
 800110a:	eba0 0c01 	sub.w	ip, r0, r1
 800110e:	fa1f fc8c 	uxth.w	ip, ip
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8001112:	4594      	cmp	ip, r2
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8001114:	bf28      	it	cs
 8001116:	2503      	movcs	r5, #3
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8001118:	d206      	bcs.n	8001128 <vt_insert_first.constprop.0+0x58>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 800111a:	bd38      	pop	{r3, r4, r5, pc}
    currdelta += (sysinterval_t)1;
 800111c:	3501      	adds	r5, #1
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 800111e:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
 8001122:	4601      	mov	r1, r0
 8001124:	d00e      	beq.n	8001144 <vt_insert_first.constprop.0+0x74>
 8001126:	4610      	mov	r0, r2
  return systime + (systime_t)interval;
 8001128:	4429      	add	r1, r5
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800112a:	b289      	uxth	r1, r1
 800112c:	6359      	str	r1, [r3, #52]	; 0x34
  return (systime_t)STM32_ST_TIM->CNT;
 800112e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001130:	b292      	uxth	r2, r2
  return (sysinterval_t)((systime_t)(end - start));
 8001132:	1a11      	subs	r1, r2, r0
 8001134:	b289      	uxth	r1, r1
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8001136:	42a9      	cmp	r1, r5
 8001138:	d2f0      	bcs.n	800111c <vt_insert_first.constprop.0+0x4c>
 800113a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6363      	str	r3, [r4, #52]	; 0x34
}
 8001142:	bd38      	pop	{r3, r4, r5, pc}
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 8001144:	4803      	ldr	r0, [pc, #12]	; (8001154 <vt_insert_first.constprop.0+0x84>)
 8001146:	f7ff fd43 	bl	8000bd0 <chSysHalt>
 800114a:	bf00      	nop
 800114c:	200009f0 	.word	0x200009f0
 8001150:	40014800 	.word	0x40014800
 8001154:	08005374 	.word	0x08005374
	...

08001160 <chThdDequeueAllI.constprop.0>:
  return (bool)(qp->next != qp);
 8001160:	6802      	ldr	r2, [r0, #0]
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  while (ch_queue_notempty(&tqp->queue)) {
 8001162:	4290      	cmp	r0, r2
 8001164:	d022      	beq.n	80011ac <chThdDequeueAllI.constprop.0+0x4c>
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 8001166:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8001168:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <chThdDequeueAllI.constprop.0+0x50>)
 800116a:	e9d3 4c22 	ldrd	r4, ip, [r3, #136]	; 0x88

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800116e:	f06f 0701 	mvn.w	r7, #1
 8001172:	0fe4      	lsrs	r4, r4, #31
 8001174:	4613      	mov	r3, r2
  qp->next       = p->next;
 8001176:	6812      	ldr	r2, [r2, #0]
 8001178:	6002      	str	r2, [r0, #0]
  qp->next->prev = qp;
 800117a:	6050      	str	r0, [r2, #4]
 800117c:	629f      	str	r7, [r3, #40]	; 0x28
 800117e:	b994      	cbnz	r4, 80011a6 <chThdDequeueAllI.constprop.0+0x46>
 8001180:	f1bc 0f00 	cmp.w	ip, #0
 8001184:	dd0f      	ble.n	80011a6 <chThdDequeueAllI.constprop.0+0x46>
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8001186:	6999      	ldr	r1, [r3, #24]
  } while (unlikely(pqp->prio >= p->prio));
 8001188:	689e      	ldr	r6, [r3, #8]
  tp->state = CH_STATE_READY;
 800118a:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    pqp = pqp->next;
 800118e:	6809      	ldr	r1, [r1, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8001190:	688d      	ldr	r5, [r1, #8]
 8001192:	42b5      	cmp	r5, r6
 8001194:	d2fb      	bcs.n	800118e <chThdDequeueAllI.constprop.0+0x2e>
  p->prev       = pqp->prev;
 8001196:	684d      	ldr	r5, [r1, #4]
  while (ch_queue_notempty(&tqp->queue)) {
 8001198:	4282      	cmp	r2, r0
 800119a:	e9c3 1500 	strd	r1, r5, [r3]
  p->prev->next = p;
 800119e:	602b      	str	r3, [r5, #0]
  pqp->prev     = p;
 80011a0:	604b      	str	r3, [r1, #4]
 80011a2:	d1e7      	bne.n	8001174 <chThdDequeueAllI.constprop.0+0x14>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 80011a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysHalt("SV#10");
 80011a6:	4803      	ldr	r0, [pc, #12]	; (80011b4 <chThdDequeueAllI.constprop.0+0x54>)
 80011a8:	f7ff fd12 	bl	8000bd0 <chSysHalt>
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	200009f0 	.word	0x200009f0
 80011b4:	08005070 	.word	0x08005070
	...

080011c0 <chSchReadyI.isra.0>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80011c0:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80011c2:	4b0f      	ldr	r3, [pc, #60]	; (8001200 <chSchReadyI.isra.0+0x40>)
 80011c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80011c8:	2a00      	cmp	r2, #0
 80011ca:	db13      	blt.n	80011f4 <chSchReadyI.isra.0+0x34>
 80011cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	dd0f      	ble.n	80011f4 <chSchReadyI.isra.0+0x34>

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);
 80011d4:	b188      	cbz	r0, 80011fa <chSchReadyI.isra.0+0x3a>
  tp->state = CH_STATE_READY;
 80011d6:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80011d8:	6983      	ldr	r3, [r0, #24]
  } while (unlikely(pqp->prio >= p->prio));
 80011da:	6881      	ldr	r1, [r0, #8]
  tp->state = CH_STATE_READY;
 80011dc:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    pqp = pqp->next;
 80011e0:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	428a      	cmp	r2, r1
 80011e6:	d2fb      	bcs.n	80011e0 <chSchReadyI.isra.0+0x20>
  p->prev       = pqp->prev;
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	e9c0 3200 	strd	r3, r2, [r0]
  p->prev->next = p;
 80011ee:	6010      	str	r0, [r2, #0]
  pqp->prev     = p;
 80011f0:	6058      	str	r0, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 80011f2:	bd08      	pop	{r3, pc}
    chSysHalt("SV#10");
 80011f4:	4803      	ldr	r0, [pc, #12]	; (8001204 <chSchReadyI.isra.0+0x44>)
 80011f6:	f7ff fceb 	bl	8000bd0 <chSysHalt>
  chDbgCheck(tp != NULL);
 80011fa:	4803      	ldr	r0, [pc, #12]	; (8001208 <chSchReadyI.isra.0+0x48>)
 80011fc:	f7ff fce8 	bl	8000bd0 <chSysHalt>
 8001200:	200009f0 	.word	0x200009f0
 8001204:	08005070 	.word	0x08005070
 8001208:	0800532c 	.word	0x0800532c
 800120c:	00000000 	.word	0x00000000

08001210 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8001210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USART_TypeDef *u = sdp->usart;
 8001214:	6f46      	ldr	r6, [r0, #116]	; 0x74
  uint16_t cr1 = u->CR1;
 8001216:	f8d6 a00c 	ldr.w	sl, [r6, #12]
  uint16_t sr = u->SR;
 800121a:	f8d6 8000 	ldr.w	r8, [r6]

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800121e:	f418 7f80 	tst.w	r8, #256	; 0x100
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 8001222:	b083      	sub	sp, #12
 8001224:	4604      	mov	r4, r0
  if (sr & USART_SR_LBD) {
 8001226:	f040 8096 	bne.w	8001356 <sd_lld_serve_interrupt+0x146>
 800122a:	4f9f      	ldr	r7, [pc, #636]	; (80014a8 <sd_lld_serve_interrupt+0x298>)
 800122c:	2330      	movs	r3, #48	; 0x30
 800122e:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001232:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001236:	2b00      	cmp	r3, #0
 8001238:	f340 80b0 	ble.w	800139c <sd_lld_serve_interrupt+0x18c>
 800123c:	f8d7 908c 	ldr.w	r9, [r7, #140]	; 0x8c
 8001240:	f1b9 0f00 	cmp.w	r9, #0
 8001244:	f040 80aa 	bne.w	800139c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001248:	2301      	movs	r3, #1
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800124a:	f018 0f2f 	tst.w	r8, #47	; 0x2f
 800124e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint16_t sr = u->SR;
 8001252:	fa1f f588 	uxth.w	r5, r8
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8001256:	d019      	beq.n	800128c <sd_lld_serve_interrupt+0x7c>
  chnAddFlagsI(sdp, sts);
 8001258:	f104 0804 	add.w	r8, r4, #4
  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800125c:	f104 0b0c 	add.w	fp, r4, #12
               USART_SR_PE)) {
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 8001260:	0729      	lsls	r1, r5, #28
 8001262:	d127      	bne.n	80012b4 <sd_lld_serve_interrupt+0xa4>
      set_error(sdp, sr);
    b = (uint8_t)u->DR & sdp->rxmask;
    if (sr & USART_SR_RXNE)
 8001264:	06a9      	lsls	r1, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 8001266:	6872      	ldr	r2, [r6, #4]
 8001268:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
    if (sr & USART_SR_RXNE)
 800126c:	d439      	bmi.n	80012e2 <sd_lld_serve_interrupt+0xd2>
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 800126e:	6833      	ldr	r3, [r6, #0]
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8001270:	f013 0f2f 	tst.w	r3, #47	; 0x2f
    sr = u->SR;
 8001274:	b29d      	uxth	r5, r3
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 8001276:	d1f3      	bne.n	8001260 <sd_lld_serve_interrupt+0x50>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001278:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800127c:	2b00      	cmp	r3, #0
 800127e:	f340 80ad 	ble.w	80013dc <sd_lld_serve_interrupt+0x1cc>
 8001282:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001286:	2b00      	cmp	r3, #0
 8001288:	f340 80a8 	ble.w	80013dc <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 800128c:	2300      	movs	r3, #0
 800128e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001292:	f383 8811 	msr	BASEPRI, r3
  }
  osalSysUnlockFromISR();

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8001296:	f01a 0f80 	tst.w	sl, #128	; 0x80
 800129a:	d002      	beq.n	80012a2 <sd_lld_serve_interrupt+0x92>
 800129c:	062a      	lsls	r2, r5, #24
 800129e:	f100 80a0 	bmi.w	80013e2 <sd_lld_serve_interrupt+0x1d2>
      u->DR = b;
    osalSysUnlockFromISR();
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (sr & USART_SR_TC)) {
 80012a2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80012a6:	d002      	beq.n	80012ae <sd_lld_serve_interrupt+0x9e>
 80012a8:	066b      	lsls	r3, r5, #25
 80012aa:	f100 80d5 	bmi.w	8001458 <sd_lld_serve_interrupt+0x248>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
      u->CR1 = cr1 & ~USART_CR1_TCIE;
    }
    osalSysUnlockFromISR();
  }
}
 80012ae:	b003      	add	sp, #12
 80012b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (sr & USART_SR_ORE)
 80012b4:	f3c5 01c0 	ubfx	r1, r5, #3, #1
 80012b8:	0209      	lsls	r1, r1, #8
  if (sr & USART_SR_PE)
 80012ba:	07ea      	lsls	r2, r5, #31
    sts |= SD_PARITY_ERROR;
 80012bc:	bf48      	it	mi
 80012be:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 80012c2:	07ab      	lsls	r3, r5, #30
    sts |= SD_FRAMING_ERROR;
 80012c4:	bf48      	it	mi
 80012c6:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 80012ca:	0768      	lsls	r0, r5, #29
    sts |= SD_NOISE_ERROR;
 80012cc:	bf48      	it	mi
 80012ce:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 80012d2:	4640      	mov	r0, r8
 80012d4:	f7ff fe34 	bl	8000f40 <chEvtBroadcastFlagsI>
    if (sr & USART_SR_RXNE)
 80012d8:	06a9      	lsls	r1, r5, #26
    b = (uint8_t)u->DR & sdp->rxmask;
 80012da:	6872      	ldr	r2, [r6, #4]
 80012dc:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
    if (sr & USART_SR_RXNE)
 80012e0:	d5c5      	bpl.n	800126e <sd_lld_serve_interrupt+0x5e>
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80012e2:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80012e6:	2900      	cmp	r1, #0
 80012e8:	db32      	blt.n	8001350 <sd_lld_serve_interrupt+0x140>
 80012ea:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80012ee:	2900      	cmp	r1, #0
 80012f0:	dd2e      	ble.n	8001350 <sd_lld_serve_interrupt+0x140>
  if (iqIsEmptyI(&sdp->iqueue))
 80012f2:	6961      	ldr	r1, [r4, #20]
 80012f4:	b1e1      	cbz	r1, 8001330 <sd_lld_serve_interrupt+0x120>
  if (!iqIsFullI(iqp)) {
 80012f6:	e9d4 1008 	ldrd	r1, r0, [r4, #32]
 80012fa:	4281      	cmp	r1, r0
 80012fc:	d051      	beq.n	80013a2 <sd_lld_serve_interrupt+0x192>
    b = (uint8_t)u->DR & sdp->rxmask;
 80012fe:	4013      	ands	r3, r2
    iqp->q_counter++;
 8001300:	6962      	ldr	r2, [r4, #20]
 8001302:	3201      	adds	r2, #1
 8001304:	6162      	str	r2, [r4, #20]
    *iqp->q_wrptr++ = b;
 8001306:	1c4a      	adds	r2, r1, #1
 8001308:	6222      	str	r2, [r4, #32]
 800130a:	700b      	strb	r3, [r1, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 800130c:	e9d4 3207 	ldrd	r3, r2, [r4, #28]
 8001310:	429a      	cmp	r2, r3
 8001312:	d301      	bcc.n	8001318 <sd_lld_serve_interrupt+0x108>
      iqp->q_wrptr = iqp->q_buffer;
 8001314:	69a3      	ldr	r3, [r4, #24]
 8001316:	6223      	str	r3, [r4, #32]
  return (bool)(qp->next != qp);
 8001318:	68e0      	ldr	r0, [r4, #12]
  if (ch_queue_notempty(&tqp->queue)) {
 800131a:	4583      	cmp	fp, r0
 800131c:	d0a7      	beq.n	800126e <sd_lld_serve_interrupt+0x5e>
  qp->next       = p->next;
 800131e:	6803      	ldr	r3, [r0, #0]
 8001320:	60e3      	str	r3, [r4, #12]
  qp->next->prev = qp;
 8001322:	f8c3 b004 	str.w	fp, [r3, #4]
 8001326:	f8c0 9028 	str.w	r9, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 800132a:	f7ff ff49 	bl	80011c0 <chSchReadyI.isra.0>
 800132e:	e79e      	b.n	800126e <sd_lld_serve_interrupt+0x5e>
 8001330:	2104      	movs	r1, #4
 8001332:	4640      	mov	r0, r8
 8001334:	e9cd 2300 	strd	r2, r3, [sp]
 8001338:	f7ff fe02 	bl	8000f40 <chEvtBroadcastFlagsI>
 800133c:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001340:	2900      	cmp	r1, #0
 8001342:	db05      	blt.n	8001350 <sd_lld_serve_interrupt+0x140>
 8001344:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8001348:	2900      	cmp	r1, #0
 800134a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800134e:	dcd2      	bgt.n	80012f6 <sd_lld_serve_interrupt+0xe6>
    chSysHalt("SV#10");
 8001350:	4856      	ldr	r0, [pc, #344]	; (80014ac <sd_lld_serve_interrupt+0x29c>)
 8001352:	f7ff fc3d 	bl	8000bd0 <chSysHalt>
 8001356:	2330      	movs	r3, #48	; 0x30
 8001358:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800135c:	4f52      	ldr	r7, [pc, #328]	; (80014a8 <sd_lld_serve_interrupt+0x298>)
 800135e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001362:	2b00      	cmp	r3, #0
 8001364:	dd1a      	ble.n	800139c <sd_lld_serve_interrupt+0x18c>
 8001366:	f8d7 508c 	ldr.w	r5, [r7, #140]	; 0x8c
 800136a:	b9bd      	cbnz	r5, 800139c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 800136c:	2301      	movs	r3, #1
 800136e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001372:	3004      	adds	r0, #4
 8001374:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001378:	f7ff fde2 	bl	8000f40 <chEvtBroadcastFlagsI>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800137c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    u->SR = ~USART_SR_LBD;
 8001380:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001384:	2b00      	cmp	r3, #0
 8001386:	6032      	str	r2, [r6, #0]
 8001388:	dd28      	ble.n	80013dc <sd_lld_serve_interrupt+0x1cc>
 800138a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800138e:	2b00      	cmp	r3, #0
 8001390:	dd24      	ble.n	80013dc <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001392:	f8c7 508c 	str.w	r5, [r7, #140]	; 0x8c
 8001396:	f385 8811 	msr	BASEPRI, r5
}
 800139a:	e747      	b.n	800122c <sd_lld_serve_interrupt+0x1c>
    chSysHalt("SV#6");
 800139c:	4844      	ldr	r0, [pc, #272]	; (80014b0 <sd_lld_serve_interrupt+0x2a0>)
 800139e:	f7ff fc17 	bl	8000bd0 <chSysHalt>
  if (!iqIsFullI(iqp)) {
 80013a2:	6960      	ldr	r0, [r4, #20]
 80013a4:	2800      	cmp	r0, #0
 80013a6:	d0aa      	beq.n	80012fe <sd_lld_serve_interrupt+0xee>
  chEvtBroadcastFlagsI(esp, flags);
 80013a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013ac:	4640      	mov	r0, r8
 80013ae:	f7ff fdc7 	bl	8000f40 <chEvtBroadcastFlagsI>
}
 80013b2:	e75c      	b.n	800126e <sd_lld_serve_interrupt+0x5e>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80013b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d060      	beq.n	800147c <sd_lld_serve_interrupt+0x26c>
  chEvtBroadcastFlagsI(esp, flags);
 80013ba:	2110      	movs	r1, #16
 80013bc:	1d20      	adds	r0, r4, #4
 80013be:	f7ff fdbf 	bl	8000f40 <chEvtBroadcastFlagsI>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80013c2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
      u->CR1 = cr1 & ~USART_CR1_TCIE;
 80013c6:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 80013ca:	ea0a 0303 	and.w	r3, sl, r3
 80013ce:	2a00      	cmp	r2, #0
 80013d0:	60f3      	str	r3, [r6, #12]
 80013d2:	dd03      	ble.n	80013dc <sd_lld_serve_interrupt+0x1cc>
 80013d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80013d8:	2b00      	cmp	r3, #0
 80013da:	dc4f      	bgt.n	800147c <sd_lld_serve_interrupt+0x26c>
    chSysHalt("SV#7");
 80013dc:	4835      	ldr	r0, [pc, #212]	; (80014b4 <sd_lld_serve_interrupt+0x2a4>)
 80013de:	f7ff fbf7 	bl	8000bd0 <chSysHalt>
 80013e2:	2330      	movs	r3, #48	; 0x30
 80013e4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80013e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	ddd5      	ble.n	800139c <sd_lld_serve_interrupt+0x18c>
 80013f0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80013f4:	2a00      	cmp	r2, #0
 80013f6:	d1d1      	bne.n	800139c <sd_lld_serve_interrupt+0x18c>
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80013f8:	e9d4 1211 	ldrd	r1, r2, [r4, #68]	; 0x44
  oip->dbg.lock_cnt = (cnt_t)1;
 80013fc:	2001      	movs	r0, #1
 80013fe:	4291      	cmp	r1, r2
 8001400:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    b = oqGetI(&sdp->oqueue);
 8001404:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8001408:	d03e      	beq.n	8001488 <sd_lld_serve_interrupt+0x278>
    uint8_t b;

    oqp->q_counter++;
 800140a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800140c:	3101      	adds	r1, #1
 800140e:	63a1      	str	r1, [r4, #56]	; 0x38
    b = *oqp->q_rdptr++;
 8001410:	1c51      	adds	r1, r2, #1
 8001412:	64a1      	str	r1, [r4, #72]	; 0x48
 8001414:	f892 8000 	ldrb.w	r8, [r2]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001418:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800141a:	4291      	cmp	r1, r2
 800141c:	d301      	bcc.n	8001422 <sd_lld_serve_interrupt+0x212>
      oqp->q_rdptr = oqp->q_buffer;
 800141e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001420:	64a2      	str	r2, [r4, #72]	; 0x48
  return (bool)(qp->next != qp);
 8001422:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001424:	4584      	cmp	ip, r0
 8001426:	d009      	beq.n	800143c <sd_lld_serve_interrupt+0x22c>
  qp->next       = p->next;
 8001428:	6803      	ldr	r3, [r0, #0]
 800142a:	6323      	str	r3, [r4, #48]	; 0x30
  qp->next->prev = qp;
 800142c:	f8c3 c004 	str.w	ip, [r3, #4]
  tp->u.rdymsg = msg;
 8001430:	2300      	movs	r3, #0
 8001432:	6283      	str	r3, [r0, #40]	; 0x28
  (void) chSchReadyI(tp);
 8001434:	f7ff fec4 	bl	80011c0 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8001438:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
      u->DR = b;
 800143c:	f8c6 8004 	str.w	r8, [r6, #4]
 8001440:	2b00      	cmp	r3, #0
 8001442:	ddcb      	ble.n	80013dc <sd_lld_serve_interrupt+0x1cc>
 8001444:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001448:	2b00      	cmp	r3, #0
 800144a:	ddc7      	ble.n	80013dc <sd_lld_serve_interrupt+0x1cc>
  oip->dbg.lock_cnt = (cnt_t)0;
 800144c:	2300      	movs	r3, #0
 800144e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001452:	f383 8811 	msr	BASEPRI, r3
}
 8001456:	e724      	b.n	80012a2 <sd_lld_serve_interrupt+0x92>
 8001458:	2330      	movs	r3, #48	; 0x30
 800145a:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800145e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001462:	2b00      	cmp	r3, #0
 8001464:	dd9a      	ble.n	800139c <sd_lld_serve_interrupt+0x18c>
 8001466:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800146a:	2b00      	cmp	r3, #0
 800146c:	d196      	bne.n	800139c <sd_lld_serve_interrupt+0x18c>
  oip->dbg.lock_cnt = (cnt_t)1;
 800146e:	2301      	movs	r3, #1
 8001470:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (oqIsEmptyI(&sdp->oqueue)) {
 8001474:	e9d4 2311 	ldrd	r2, r3, [r4, #68]	; 0x44
 8001478:	429a      	cmp	r2, r3
 800147a:	d09b      	beq.n	80013b4 <sd_lld_serve_interrupt+0x1a4>
  oip->dbg.lock_cnt = (cnt_t)0;
 800147c:	2300      	movs	r3, #0
 800147e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001482:	f383 8811 	msr	BASEPRI, r3
}
 8001486:	e712      	b.n	80012ae <sd_lld_serve_interrupt+0x9e>
  if (!oqIsEmptyI(oqp)) {
 8001488:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800148a:	2900      	cmp	r1, #0
 800148c:	d0bd      	beq.n	800140a <sd_lld_serve_interrupt+0x1fa>
  chEvtBroadcastFlagsI(esp, flags);
 800148e:	2108      	movs	r1, #8
 8001490:	1d20      	adds	r0, r4, #4
 8001492:	f7ff fd55 	bl	8000f40 <chEvtBroadcastFlagsI>
      u->CR1 = cr1 & ~USART_CR1_TXEIE;
 8001496:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800149a:	ea0a 0303 	and.w	r3, sl, r3
 800149e:	60f3      	str	r3, [r6, #12]
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80014a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014a4:	e7cc      	b.n	8001440 <sd_lld_serve_interrupt+0x230>
 80014a6:	bf00      	nop
 80014a8:	200009f0 	.word	0x200009f0
 80014ac:	08005070 	.word	0x08005070
 80014b0:	08005078 	.word	0x08005078
 80014b4:	08005088 	.word	0x08005088
	...

080014c0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80014c0:	b508      	push	{r3, lr}
 * @api
 */
void chDbgCheckClassS(void) {
  os_instance_t *oip = currcore;

  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80014c2:	4b12      	ldr	r3, [pc, #72]	; (800150c <chSchGoSleepS+0x4c>)
 80014c4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80014c8:	b9ea      	cbnz	r2, 8001506 <chSchGoSleepS+0x46>
 80014ca:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80014ce:	2a00      	cmp	r2, #0
 80014d0:	dd19      	ble.n	8001506 <chSchGoSleepS+0x46>
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80014d2:	68d9      	ldr	r1, [r3, #12]
  ch_priority_queue_t *p = pqp->next;
 80014d4:	681a      	ldr	r2, [r3, #0]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 80014d6:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
  pqp->next       = p->next;
 80014da:	6810      	ldr	r0, [r2, #0]
 80014dc:	6018      	str	r0, [r3, #0]
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 80014de:	f04f 0c01 	mov.w	ip, #1
  pqp->next->prev = pqp;
 80014e2:	6043      	str	r3, [r0, #4]
 80014e4:	f882 c024 	strb.w	ip, [r2, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 80014e8:	60da      	str	r2, [r3, #12]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80014ea:	f3ef 8309 	mrs	r3, PSP
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 80014ee:	6a08      	ldr	r0, [r1, #32]
 80014f0:	3b64      	subs	r3, #100	; 0x64
 80014f2:	4298      	cmp	r0, r3
 80014f4:	d804      	bhi.n	8001500 <chSchGoSleepS+0x40>
}
 80014f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  chSysSwitch(ntp, otp);
 80014fa:	4610      	mov	r0, r2
 80014fc:	f7fe bf02 	b.w	8000304 <__port_switch>
 8001500:	4803      	ldr	r0, [pc, #12]	; (8001510 <chSchGoSleepS+0x50>)
 8001502:	f7ff fb65 	bl	8000bd0 <chSysHalt>
               (oip->dbg.lock_cnt <= (cnt_t)0))) {
    chSysHalt("SV#11");
 8001506:	4803      	ldr	r0, [pc, #12]	; (8001514 <chSchGoSleepS+0x54>)
 8001508:	f7ff fb62 	bl	8000bd0 <chSysHalt>
 800150c:	200009f0 	.word	0x200009f0
 8001510:	08005098 	.word	0x08005098
 8001514:	08005090 	.word	0x08005090
	...

08001520 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8001520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001524:	4d45      	ldr	r5, [pc, #276]	; (800163c <chSchGoSleepTimeoutS+0x11c>)
 8001526:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 800152a:	b088      	sub	sp, #32
 800152c:	2b00      	cmp	r3, #0
 800152e:	d15e      	bne.n	80015ee <chSchGoSleepTimeoutS+0xce>
 8001530:	f8d5 408c 	ldr.w	r4, [r5, #140]	; 0x8c
 8001534:	2c00      	cmp	r4, #0
 8001536:	dd5a      	ble.n	80015ee <chSchGoSleepTimeoutS+0xce>
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8001538:	1c4c      	adds	r4, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 800153a:	68ef      	ldr	r7, [r5, #12]
  if (TIME_INFINITE != timeout) {
 800153c:	460a      	mov	r2, r1
 800153e:	d04d      	beq.n	80015dc <chSchGoSleepTimeoutS+0xbc>
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
  virtual_timers_list_t *vtlp = &currcore->vtlist;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 8001540:	2900      	cmp	r1, #0
 8001542:	d051      	beq.n	80015e8 <chSchGoSleepTimeoutS+0xc8>

  /* Timer initialization.*/
  vtp->par     = par;
 8001544:	e9cd 7306 	strd	r7, r3, [sp, #24]
 8001548:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <chSchGoSleepTimeoutS+0x120>)
  return (bool)(dlhp == dlhp->next);
 800154a:	46a8      	mov	r8, r5
 800154c:	4606      	mov	r6, r0
 800154e:	6a58      	ldr	r0, [r3, #36]	; 0x24
  vtp->func    = vtfunc;
 8001550:	4b3c      	ldr	r3, [pc, #240]	; (8001644 <chSchGoSleepTimeoutS+0x124>)
 8001552:	9305      	str	r3, [sp, #20]
 8001554:	f858 3f10 	ldr.w	r3, [r8, #16]!
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8001558:	4543      	cmp	r3, r8
 800155a:	b280      	uxth	r0, r0
 800155c:	d064      	beq.n	8001628 <chSchGoSleepTimeoutS+0x108>
  return (sysinterval_t)((systime_t)(end - start));
 800155e:	8bac      	ldrh	r4, [r5, #28]
    if (delta < vtlp->dlist.next->delta) {
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	1b04      	subs	r4, r0, r4
 8001564:	b2a4      	uxth	r4, r4
    if (delta < nowdelta) {
 8001566:	190c      	adds	r4, r1, r4
 8001568:	bf28      	it	cs
 800156a:	460c      	movcs	r4, r1
    if (delta < vtlp->dlist.next->delta) {
 800156c:	42a2      	cmp	r2, r4
 800156e:	d908      	bls.n	8001582 <chSchGoSleepTimeoutS+0x62>
 8001570:	9301      	str	r3, [sp, #4]
      vt_set_alarm(now, delay);
 8001572:	f7ff fc55 	bl	8000e20 <vt_set_alarm>
 8001576:	9b01      	ldr	r3, [sp, #4]
 8001578:	689a      	ldr	r2, [r3, #8]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 800157a:	e002      	b.n	8001582 <chSchGoSleepTimeoutS+0x62>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 800157c:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
 800157e:	1aa4      	subs	r4, r4, r2
  while (likely(dlp->delta < delta)) {
 8001580:	689a      	ldr	r2, [r3, #8]
 8001582:	42a2      	cmp	r2, r4
 8001584:	d3fa      	bcc.n	800157c <chSchGoSleepTimeoutS+0x5c>
  dlp->delta      = delta;
 8001586:	9404      	str	r4, [sp, #16]

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8001588:	689a      	ldr	r2, [r3, #8]
  dlp->prev       = dlp->next->prev;
 800158a:	6859      	ldr	r1, [r3, #4]
  dlp->next       = dlhp;
 800158c:	9302      	str	r3, [sp, #8]
  dlp->delta -= delta;
 800158e:	1b12      	subs	r2, r2, r4
  dlp->prev->next = dlp;
 8001590:	ac02      	add	r4, sp, #8
  dlp->prev       = dlp->next->prev;
 8001592:	9103      	str	r1, [sp, #12]
  dlp->prev->next = dlp;
 8001594:	600c      	str	r4, [r1, #0]
  dlhp->prev      = dlp;
 8001596:	e9c3 4201 	strd	r4, r2, [r3, #4]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
 800159e:	61ab      	str	r3, [r5, #24]
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
    chSchGoSleepS(newstate);
 80015a0:	4630      	mov	r0, r6
 80015a2:	f7ff ff8d 	bl	80014c0 <chSchGoSleepS>
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80015a6:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	db22      	blt.n	80015f4 <chSchGoSleepTimeoutS+0xd4>
 80015ae:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	dd1e      	ble.n	80015f4 <chSchGoSleepTimeoutS+0xd4>
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 80015b6:	9b02      	ldr	r3, [sp, #8]
    if (chVTIsArmedI(&vt)) {
 80015b8:	b163      	cbz	r3, 80015d4 <chSchGoSleepTimeoutS+0xb4>
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 80015ba:	692a      	ldr	r2, [r5, #16]
 80015bc:	42a2      	cmp	r2, r4
 80015be:	d01c      	beq.n	80015fa <chSchGoSleepTimeoutS+0xda>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 80015c0:	e9dd 1003 	ldrd	r1, r0, [sp, #12]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	600b      	str	r3, [r1, #0]
 80015c8:	4402      	add	r2, r0
 80015ca:	e9c3 1201 	strd	r1, r2, [r3, #4]
    vtp->dlist.next = NULL;

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 80015ce:	f04f 33ff 	mov.w	r3, #4294967295
 80015d2:	61ab      	str	r3, [r5, #24]
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 80015d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015d6:	b008      	add	sp, #32
 80015d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    chSchGoSleepS(newstate);
 80015dc:	f7ff ff70 	bl	80014c0 <chSchGoSleepS>
}
 80015e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015e2:	b008      	add	sp, #32
 80015e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));
 80015e8:	4817      	ldr	r0, [pc, #92]	; (8001648 <chSchGoSleepTimeoutS+0x128>)
 80015ea:	f7ff faf1 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#11");
 80015ee:	4817      	ldr	r0, [pc, #92]	; (800164c <chSchGoSleepTimeoutS+0x12c>)
 80015f0:	f7ff faee 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#10");
 80015f4:	4816      	ldr	r0, [pc, #88]	; (8001650 <chSchGoSleepTimeoutS+0x130>)
 80015f6:	f7ff faeb 	bl	8000bd0 <chSysHalt>
    return;
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
  vtp->dlist.next = NULL;
 80015fa:	2200      	movs	r2, #0

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80015fc:	4543      	cmp	r3, r8
  dlhp->next       = dlp->next;
 80015fe:	612b      	str	r3, [r5, #16]
  vtp->dlist.next = NULL;
 8001600:	9202      	str	r2, [sp, #8]
  dlhp->next->prev = dlhp;
 8001602:	f8c3 8004 	str.w	r8, [r3, #4]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8001606:	d015      	beq.n	8001634 <chSchGoSleepTimeoutS+0x114>

    return;
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8001608:	6899      	ldr	r1, [r3, #8]
 800160a:	9804      	ldr	r0, [sp, #16]
 800160c:	8baa      	ldrh	r2, [r5, #28]
 800160e:	4401      	add	r1, r0
 8001610:	480b      	ldr	r0, [pc, #44]	; (8001640 <chSchGoSleepTimeoutS+0x120>)
 8001612:	6099      	str	r1, [r3, #8]
 8001614:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001616:	b280      	uxth	r0, r0
 8001618:	1a83      	subs	r3, r0, r2
 800161a:	b29b      	uxth	r3, r3
  now = chVTGetSystemTimeX();
  nowdelta = chTimeDiffX(vtlp->lasttime, now);

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 800161c:	4299      	cmp	r1, r3
 800161e:	d9d9      	bls.n	80015d4 <chSchGoSleepTimeoutS+0xb4>

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8001620:	1ac9      	subs	r1, r1, r3
 8001622:	f7ff fbfd 	bl	8000e20 <vt_set_alarm>
 8001626:	e7d5      	b.n	80015d4 <chSchGoSleepTimeoutS+0xb4>
      vt_insert_first(vtlp, vtp, now, delay);
 8001628:	ac02      	add	r4, sp, #8
 800162a:	4601      	mov	r1, r0
 800162c:	4620      	mov	r0, r4
 800162e:	f7ff fd4f 	bl	80010d0 <vt_insert_first.constprop.0>
      return;
 8001632:	e7b5      	b.n	80015a0 <chSchGoSleepTimeoutS+0x80>
  STM32_ST_TIM->DIER = 0U;
 8001634:	4b02      	ldr	r3, [pc, #8]	; (8001640 <chSchGoSleepTimeoutS+0x120>)
 8001636:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 8001638:	e7cc      	b.n	80015d4 <chSchGoSleepTimeoutS+0xb4>
 800163a:	bf00      	nop
 800163c:	200009f0 	.word	0x200009f0
 8001640:	40014800 	.word	0x40014800
 8001644:	08000e91 	.word	0x08000e91
 8001648:	08005380 	.word	0x08005380
 800164c:	08005090 	.word	0x08005090
 8001650:	08005070 	.word	0x08005070
	...

08001660 <iqReadTimeout>:
                     size_t n, sysinterval_t timeout) {
 8001660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  qnotify_t nfy = iqp->q_notify;
 8001664:	f8d0 a01c 	ldr.w	sl, [r0, #28]
                     size_t n, sysinterval_t timeout) {
 8001668:	b085      	sub	sp, #20
  osalDbgCheck(n > 0U);
 800166a:	2a00      	cmp	r2, #0
 800166c:	f000 8089 	beq.w	8001782 <iqReadTimeout+0x122>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001670:	4690      	mov	r8, r2
 8001672:	460f      	mov	r7, r1
 8001674:	4699      	mov	r9, r3
 8001676:	2230      	movs	r2, #48	; 0x30
 8001678:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800167c:	4e42      	ldr	r6, [pc, #264]	; (8001788 <iqReadTimeout+0x128>)
 800167e:	e9d6 3122 	ldrd	r3, r1, [r6, #136]	; 0x88
 8001682:	430b      	orrs	r3, r1
 8001684:	d177      	bne.n	8001776 <iqReadTimeout+0x116>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001686:	2301      	movs	r3, #1
 8001688:	46c3      	mov	fp, r8
 800168a:	f8cd 800c 	str.w	r8, [sp, #12]
 800168e:	4604      	mov	r4, r0
 8001690:	9201      	str	r2, [sp, #4]
 8001692:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001696:	46b8      	mov	r8, r7
  if (n > iqGetFullI(iqp)) {
 8001698:	68a2      	ldr	r2, [r4, #8]
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800169a:	69a1      	ldr	r1, [r4, #24]
  if (n > iqGetFullI(iqp)) {
 800169c:	455a      	cmp	r2, fp
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 800169e:	6922      	ldr	r2, [r4, #16]
    n = iqGetFullI(iqp);
 80016a0:	bf34      	ite	cc
 80016a2:	68a5      	ldrcc	r5, [r4, #8]
 80016a4:	465d      	movcs	r5, fp
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 80016a6:	1a52      	subs	r2, r2, r1
  if (n < s1) {
 80016a8:	42aa      	cmp	r2, r5
 80016aa:	d85d      	bhi.n	8001768 <iqReadTimeout+0x108>
  else if (n > s1) {
 80016ac:	d246      	bcs.n	800173c <iqReadTimeout+0xdc>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80016ae:	4640      	mov	r0, r8
    s2 = n - s1;
 80016b0:	1aaf      	subs	r7, r5, r2
 80016b2:	9202      	str	r2, [sp, #8]
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 80016b4:	f7fe fe46 	bl	8000344 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 80016b8:	9a02      	ldr	r2, [sp, #8]
 80016ba:	68e1      	ldr	r1, [r4, #12]
 80016bc:	eb08 0002 	add.w	r0, r8, r2
 80016c0:	463a      	mov	r2, r7
 80016c2:	f7fe fe3f 	bl	8000344 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 80016c6:	68e2      	ldr	r2, [r4, #12]
 80016c8:	443a      	add	r2, r7
    iqp->q_rdptr += n;
 80016ca:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 80016cc:	68a2      	ldr	r2, [r4, #8]
 80016ce:	1b52      	subs	r2, r2, r5
 80016d0:	60a2      	str	r2, [r4, #8]
    if (done == (size_t)0) {
 80016d2:	2d00      	cmp	r5, #0
 80016d4:	d038      	beq.n	8001748 <iqReadTimeout+0xe8>
      if (nfy != NULL) {
 80016d6:	f1ba 0f00 	cmp.w	sl, #0
 80016da:	d001      	beq.n	80016e0 <iqReadTimeout+0x80>
        nfy(iqp);
 80016dc:	4620      	mov	r0, r4
 80016de:	47d0      	blx	sl
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80016e0:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 80016e4:	2a00      	cmp	r2, #0
 80016e6:	d149      	bne.n	800177c <iqReadTimeout+0x11c>
 80016e8:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 80016ec:	2900      	cmp	r1, #0
 80016ee:	dd45      	ble.n	800177c <iqReadTimeout+0x11c>
  oip->dbg.lock_cnt = (cnt_t)0;
 80016f0:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 80016f4:	f382 8811 	msr	BASEPRI, r2
 80016f8:	9b01      	ldr	r3, [sp, #4]
      n  -= done;
 80016fa:	ebab 0b05 	sub.w	fp, fp, r5
      bp += done;
 80016fe:	44a8      	add	r8, r5
 8001700:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001704:	e9d6 2122 	ldrd	r2, r1, [r6, #136]	; 0x88
 8001708:	430a      	orrs	r2, r1
 800170a:	d134      	bne.n	8001776 <iqReadTimeout+0x116>
  oip->dbg.lock_cnt = (cnt_t)1;
 800170c:	2301      	movs	r3, #1
 800170e:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
  while (n > 0U) {
 8001712:	f1bb 0f00 	cmp.w	fp, #0
 8001716:	d1bf      	bne.n	8001698 <iqReadTimeout+0x38>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001718:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 800171c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001720:	bb62      	cbnz	r2, 800177c <iqReadTimeout+0x11c>
 8001722:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8001726:	2900      	cmp	r1, #0
 8001728:	dd28      	ble.n	800177c <iqReadTimeout+0x11c>
  oip->dbg.lock_cnt = (cnt_t)0;
 800172a:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 800172e:	f382 8811 	msr	BASEPRI, r2
}
 8001732:	eba8 000b 	sub.w	r0, r8, fp
 8001736:	b005      	add	sp, #20
 8001738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 800173c:	462a      	mov	r2, r5
 800173e:	4640      	mov	r0, r8
 8001740:	f7fe fe00 	bl	8000344 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8001744:	68e2      	ldr	r2, [r4, #12]
 8001746:	e7c0      	b.n	80016ca <iqReadTimeout+0x6a>
  return __sch_get_currthread();
 8001748:	68f2      	ldr	r2, [r6, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 800174a:	f1b9 0f00 	cmp.w	r9, #0
 800174e:	d0e3      	beq.n	8001718 <iqReadTimeout+0xb8>
  p->prev       = qp->prev;
 8001750:	6861      	ldr	r1, [r4, #4]
 8001752:	6051      	str	r1, [r2, #4]
  p->next       = qp;
 8001754:	6014      	str	r4, [r2, #0]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8001756:	2004      	movs	r0, #4
  p->prev->next = p;
 8001758:	600a      	str	r2, [r1, #0]
  qp->prev      = p;
 800175a:	6062      	str	r2, [r4, #4]
 800175c:	4649      	mov	r1, r9
 800175e:	f7ff fedf 	bl	8001520 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 8001762:	2800      	cmp	r0, #0
 8001764:	d098      	beq.n	8001698 <iqReadTimeout+0x38>
 8001766:	e7d7      	b.n	8001718 <iqReadTimeout+0xb8>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001768:	462a      	mov	r2, r5
 800176a:	4640      	mov	r0, r8
 800176c:	f7fe fdea 	bl	8000344 <memcpy>
    iqp->q_rdptr += n;
 8001770:	69a2      	ldr	r2, [r4, #24]
 8001772:	442a      	add	r2, r5
 8001774:	e7a9      	b.n	80016ca <iqReadTimeout+0x6a>
    chSysHalt("SV#4");
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <iqReadTimeout+0x12c>)
 8001778:	f7ff fa2a 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 800177c:	4804      	ldr	r0, [pc, #16]	; (8001790 <iqReadTimeout+0x130>)
 800177e:	f7ff fa27 	bl	8000bd0 <chSysHalt>
  osalDbgCheck(n > 0U);
 8001782:	4804      	ldr	r0, [pc, #16]	; (8001794 <iqReadTimeout+0x134>)
 8001784:	f7ff fa24 	bl	8000bd0 <chSysHalt>
 8001788:	200009f0 	.word	0x200009f0
 800178c:	08005080 	.word	0x08005080
 8001790:	080050a8 	.word	0x080050a8
 8001794:	08005364 	.word	0x08005364
	...

080017a0 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 80017a0:	f04f 33ff 	mov.w	r3, #4294967295
 80017a4:	300c      	adds	r0, #12
 80017a6:	f7ff bf5b 	b.w	8001660 <iqReadTimeout>
 80017aa:	bf00      	nop
 80017ac:	0000      	movs	r0, r0
	...

080017b0 <_readt>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 80017b0:	300c      	adds	r0, #12
 80017b2:	f7ff bf55 	b.w	8001660 <iqReadTimeout>
 80017b6:	bf00      	nop
	...

080017c0 <iqGetTimeout>:
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 80017c0:	b570      	push	{r4, r5, r6, lr}
 80017c2:	2330      	movs	r3, #48	; 0x30
 80017c4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80017c8:	4e26      	ldr	r6, [pc, #152]	; (8001864 <iqGetTimeout+0xa4>)
 80017ca:	e9d6 3222 	ldrd	r3, r2, [r6, #136]	; 0x88
 80017ce:	4313      	orrs	r3, r2
 80017d0:	d144      	bne.n	800185c <iqGetTimeout+0x9c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80017d2:	2301      	movs	r3, #1
 80017d4:	4604      	mov	r4, r0
 80017d6:	460d      	mov	r5, r1
 80017d8:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
}
 80017dc:	e00a      	b.n	80017f4 <iqGetTimeout+0x34>
  p->prev       = qp->prev;
 80017de:	6862      	ldr	r2, [r4, #4]
 80017e0:	4629      	mov	r1, r5
 80017e2:	e9c3 4200 	strd	r4, r2, [r3]
 80017e6:	2004      	movs	r0, #4
  p->prev->next = p;
 80017e8:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 80017ea:	6063      	str	r3, [r4, #4]
 80017ec:	f7ff fe98 	bl	8001520 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 80017f0:	2800      	cmp	r0, #0
 80017f2:	db06      	blt.n	8001802 <iqGetTimeout+0x42>
  while (iqIsEmptyI(iqp)) {
 80017f4:	68a3      	ldr	r3, [r4, #8]
 80017f6:	b983      	cbnz	r3, 800181a <iqGetTimeout+0x5a>
 80017f8:	68f3      	ldr	r3, [r6, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80017fa:	2d00      	cmp	r5, #0
 80017fc:	d1ef      	bne.n	80017de <iqGetTimeout+0x1e>
    return MSG_TIMEOUT;
 80017fe:	f04f 30ff 	mov.w	r0, #4294967295
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001802:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 8001806:	bb33      	cbnz	r3, 8001856 <iqGetTimeout+0x96>
 8001808:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 800180c:	2a00      	cmp	r2, #0
 800180e:	dd22      	ble.n	8001856 <iqGetTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001810:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001814:	f383 8811 	msr	BASEPRI, r3
}
 8001818:	bd70      	pop	{r4, r5, r6, pc}
  iqp->q_counter--;
 800181a:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 800181c:	69a1      	ldr	r1, [r4, #24]
  iqp->q_counter--;
 800181e:	3b01      	subs	r3, #1
 8001820:	60a3      	str	r3, [r4, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8001822:	6923      	ldr	r3, [r4, #16]
  b = *iqp->q_rdptr++;
 8001824:	1c4a      	adds	r2, r1, #1
  if (iqp->q_rdptr >= iqp->q_top) {
 8001826:	429a      	cmp	r2, r3
    iqp->q_rdptr = iqp->q_buffer;
 8001828:	bf28      	it	cs
 800182a:	68e3      	ldrcs	r3, [r4, #12]
  b = *iqp->q_rdptr++;
 800182c:	61a2      	str	r2, [r4, #24]
 800182e:	780d      	ldrb	r5, [r1, #0]
    iqp->q_rdptr = iqp->q_buffer;
 8001830:	bf28      	it	cs
 8001832:	61a3      	strcs	r3, [r4, #24]
  if (iqp->q_notify != NULL) {
 8001834:	69e3      	ldr	r3, [r4, #28]
 8001836:	b10b      	cbz	r3, 800183c <iqGetTimeout+0x7c>
    iqp->q_notify(iqp);
 8001838:	4620      	mov	r0, r4
 800183a:	4798      	blx	r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800183c:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 8001840:	b94b      	cbnz	r3, 8001856 <iqGetTimeout+0x96>
 8001842:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 8001846:	2a00      	cmp	r2, #0
 8001848:	dd05      	ble.n	8001856 <iqGetTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 800184a:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 800184e:	f383 8811 	msr	BASEPRI, r3
  return (msg_t)b;
 8001852:	4628      	mov	r0, r5
}
 8001854:	bd70      	pop	{r4, r5, r6, pc}
    chSysHalt("SV#5");
 8001856:	4804      	ldr	r0, [pc, #16]	; (8001868 <iqGetTimeout+0xa8>)
 8001858:	f7ff f9ba 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 800185c:	4803      	ldr	r0, [pc, #12]	; (800186c <iqGetTimeout+0xac>)
 800185e:	f7ff f9b7 	bl	8000bd0 <chSysHalt>
 8001862:	bf00      	nop
 8001864:	200009f0 	.word	0x200009f0
 8001868:	080050a8 	.word	0x080050a8
 800186c:	08005080 	.word	0x08005080

08001870 <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001870:	f04f 31ff 	mov.w	r1, #4294967295
 8001874:	300c      	adds	r0, #12
 8001876:	f7ff bfa3 	b.w	80017c0 <iqGetTimeout>
 800187a:	bf00      	nop
 800187c:	0000      	movs	r0, r0
	...

08001880 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001880:	300c      	adds	r0, #12
 8001882:	f7ff bf9d 	b.w	80017c0 <iqGetTimeout>
 8001886:	bf00      	nop
	...

08001890 <oqPutTimeout>:
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8001890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001892:	4615      	mov	r5, r2
 8001894:	2330      	movs	r3, #48	; 0x30
 8001896:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800189a:	4f26      	ldr	r7, [pc, #152]	; (8001934 <oqPutTimeout+0xa4>)
 800189c:	e9d7 3222 	ldrd	r3, r2, [r7, #136]	; 0x88
 80018a0:	4313      	orrs	r3, r2
 80018a2:	d143      	bne.n	800192c <oqPutTimeout+0x9c>
  oip->dbg.lock_cnt = (cnt_t)1;
 80018a4:	2301      	movs	r3, #1
 80018a6:	4604      	mov	r4, r0
 80018a8:	460e      	mov	r6, r1
 80018aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
}
 80018ae:	e00a      	b.n	80018c6 <oqPutTimeout+0x36>
  p->prev       = qp->prev;
 80018b0:	6860      	ldr	r0, [r4, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 80018b2:	4629      	mov	r1, r5
 80018b4:	e9c3 4000 	strd	r4, r0, [r3]
  p->prev->next = p;
 80018b8:	6003      	str	r3, [r0, #0]
 80018ba:	2004      	movs	r0, #4
  qp->prev      = p;
 80018bc:	6063      	str	r3, [r4, #4]
 80018be:	f7ff fe2f 	bl	8001520 <chSchGoSleepTimeoutS>
    if (msg < MSG_OK) {
 80018c2:	2800      	cmp	r0, #0
 80018c4:	db06      	blt.n	80018d4 <oqPutTimeout+0x44>
  while (oqIsFullI(oqp)) {
 80018c6:	68a3      	ldr	r3, [r4, #8]
 80018c8:	b983      	cbnz	r3, 80018ec <oqPutTimeout+0x5c>
 80018ca:	68fb      	ldr	r3, [r7, #12]
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 80018cc:	2d00      	cmp	r5, #0
 80018ce:	d1ef      	bne.n	80018b0 <oqPutTimeout+0x20>
    return MSG_TIMEOUT;
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80018d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80018d8:	bb2b      	cbnz	r3, 8001926 <oqPutTimeout+0x96>
 80018da:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80018de:	2a00      	cmp	r2, #0
 80018e0:	dd21      	ble.n	8001926 <oqPutTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 80018e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80018e6:	f383 8811 	msr	BASEPRI, r3
}
 80018ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  oqp->q_counter--;
 80018ec:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80018ee:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 80018f0:	3b01      	subs	r3, #1
 80018f2:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 80018f4:	1c53      	adds	r3, r2, #1
 80018f6:	6163      	str	r3, [r4, #20]
 80018f8:	7016      	strb	r6, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80018fa:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80018fe:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 8001900:	bf24      	itt	cs
 8001902:	68e3      	ldrcs	r3, [r4, #12]
 8001904:	6163      	strcs	r3, [r4, #20]
  if (oqp->q_notify != NULL) {
 8001906:	69e3      	ldr	r3, [r4, #28]
 8001908:	b10b      	cbz	r3, 800190e <oqPutTimeout+0x7e>
    oqp->q_notify(oqp);
 800190a:	4620      	mov	r0, r4
 800190c:	4798      	blx	r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800190e:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001912:	b940      	cbnz	r0, 8001926 <oqPutTimeout+0x96>
 8001914:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001918:	2b00      	cmp	r3, #0
 800191a:	dd04      	ble.n	8001926 <oqPutTimeout+0x96>
  oip->dbg.lock_cnt = (cnt_t)0;
 800191c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 8001920:	f380 8811 	msr	BASEPRI, r0
}
 8001924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysHalt("SV#5");
 8001926:	4804      	ldr	r0, [pc, #16]	; (8001938 <oqPutTimeout+0xa8>)
 8001928:	f7ff f952 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 800192c:	4803      	ldr	r0, [pc, #12]	; (800193c <oqPutTimeout+0xac>)
 800192e:	f7ff f94f 	bl	8000bd0 <chSysHalt>
 8001932:	bf00      	nop
 8001934:	200009f0 	.word	0x200009f0
 8001938:	080050a8 	.word	0x080050a8
 800193c:	08005080 	.word	0x08005080

08001940 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001940:	f04f 32ff 	mov.w	r2, #4294967295
 8001944:	3030      	adds	r0, #48	; 0x30
 8001946:	f7ff bfa3 	b.w	8001890 <oqPutTimeout>
 800194a:	bf00      	nop
 800194c:	0000      	movs	r0, r0
	...

08001950 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001950:	3030      	adds	r0, #48	; 0x30
 8001952:	f7ff bf9d 	b.w	8001890 <oqPutTimeout>
 8001956:	bf00      	nop
	...

08001960 <configSend>:
static const char ACK[] = {0xB5, 0x62, 0x05, 0x01}; //without id and checksum
static const char CFG_BAUD230400[] = {0xB5, 0x62, 0x06, 0x8A, 0x0C, 0x00, 0x01, 0x01, 0x00, 0x00, 0x01, 0x00, 0x52, 0x40, 0x00, 0x84, 0x03, 0x00, 0xB8, 0xFB};



void configSend(const char* s, int len){
 8001960:	b570      	push	{r4, r5, r6, lr}
 8001962:	1e44      	subs	r4, r0, #1
  for(int i = 0; i<len; ++i){
    sdPut(&SD1, s[i]);
 8001964:	4e05      	ldr	r6, [pc, #20]	; (800197c <configSend+0x1c>)
 8001966:	1865      	adds	r5, r4, r1
 8001968:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 800196c:	f04f 32ff 	mov.w	r2, #4294967295
 8001970:	4630      	mov	r0, r6
 8001972:	f7ff ff8d 	bl	8001890 <oqPutTimeout>
  for(int i = 0; i<len; ++i){
 8001976:	42ac      	cmp	r4, r5
 8001978:	d1f6      	bne.n	8001968 <configSend+0x8>
  }
}
 800197a:	bd70      	pop	{r4, r5, r6, pc}
 800197c:	200008e4 	.word	0x200008e4

08001980 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8001980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001984:	b085      	sub	sp, #20
  qnotify_t nfy = oqp->q_notify;
 8001986:	f8d0 b01c 	ldr.w	fp, [r0, #28]
                      size_t n, sysinterval_t timeout) {
 800198a:	9302      	str	r3, [sp, #8]
  size_t max = n;

  osalDbgCheck(n > 0U);
 800198c:	2a00      	cmp	r2, #0
 800198e:	f000 8081 	beq.w	8001a94 <oqWriteTimeout+0x114>
 8001992:	4691      	mov	r9, r2
 8001994:	4688      	mov	r8, r1
 8001996:	2230      	movs	r2, #48	; 0x30
 8001998:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800199c:	4e3f      	ldr	r6, [pc, #252]	; (8001a9c <oqWriteTimeout+0x11c>)
 800199e:	e9d6 3122 	ldrd	r3, r1, [r6, #136]	; 0x88
 80019a2:	430b      	orrs	r3, r1
 80019a4:	d170      	bne.n	8001a88 <oqWriteTimeout+0x108>
  oip->dbg.lock_cnt = (cnt_t)1;
 80019a6:	2301      	movs	r3, #1
 80019a8:	4604      	mov	r4, r0
 80019aa:	9201      	str	r2, [sp, #4]
 80019ac:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 80019b0:	46ca      	mov	sl, r9
  if (n > oqGetEmptyI(oqp)) {
 80019b2:	68a3      	ldr	r3, [r4, #8]
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80019b4:	e9d4 7004 	ldrd	r7, r0, [r4, #16]
  if (n > oqGetEmptyI(oqp)) {
 80019b8:	4553      	cmp	r3, sl
    n = oqGetEmptyI(oqp);
 80019ba:	bf34      	ite	cc
 80019bc:	68a5      	ldrcc	r5, [r4, #8]
 80019be:	4655      	movcs	r5, sl
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80019c0:	1a3f      	subs	r7, r7, r0
  if (n < s1) {
 80019c2:	42af      	cmp	r7, r5
 80019c4:	d859      	bhi.n	8001a7a <oqWriteTimeout+0xfa>
  else if (n > s1) {
 80019c6:	d243      	bcs.n	8001a50 <oqWriteTimeout+0xd0>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80019c8:	463a      	mov	r2, r7
 80019ca:	4641      	mov	r1, r8
 80019cc:	f7fe fcba 	bl	8000344 <memcpy>
    s2 = n - s1;
 80019d0:	1bea      	subs	r2, r5, r7
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80019d2:	68e0      	ldr	r0, [r4, #12]
 80019d4:	9203      	str	r2, [sp, #12]
 80019d6:	eb08 0107 	add.w	r1, r8, r7
 80019da:	f7fe fcb3 	bl	8000344 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80019de:	68e3      	ldr	r3, [r4, #12]
 80019e0:	9a03      	ldr	r2, [sp, #12]
 80019e2:	441a      	add	r2, r3
  oqp->q_counter -= n;
 80019e4:	68a3      	ldr	r3, [r4, #8]
    oqp->q_wrptr += n;
 80019e6:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 80019e8:	1b5b      	subs	r3, r3, r5
 80019ea:	60a3      	str	r3, [r4, #8]

  while (n > 0U) {
    size_t done;

    done = oq_write(oqp, bp, n);
    if (done == (size_t)0) {
 80019ec:	b3b5      	cbz	r5, 8001a5c <oqWriteTimeout+0xdc>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80019ee:	f1bb 0f00 	cmp.w	fp, #0
 80019f2:	d001      	beq.n	80019f8 <oqWriteTimeout+0x78>
        nfy(oqp);
 80019f4:	4620      	mov	r0, r4
 80019f6:	47d8      	blx	fp
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80019f8:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d146      	bne.n	8001a8e <oqWriteTimeout+0x10e>
 8001a00:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
 8001a04:	2a00      	cmp	r2, #0
 8001a06:	dd42      	ble.n	8001a8e <oqWriteTimeout+0x10e>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001a08:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
 8001a0c:	f383 8811 	msr	BASEPRI, r3
 8001a10:	9b01      	ldr	r3, [sp, #4]
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 8001a12:	ebaa 0a05 	sub.w	sl, sl, r5
      bp += done;
 8001a16:	44a8      	add	r8, r5
 8001a18:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001a1c:	e9d6 3222 	ldrd	r3, r2, [r6, #136]	; 0x88
 8001a20:	4313      	orrs	r3, r2
 8001a22:	d131      	bne.n	8001a88 <oqWriteTimeout+0x108>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001a24:	2301      	movs	r3, #1
 8001a26:	f8c6 308c 	str.w	r3, [r6, #140]	; 0x8c
  while (n > 0U) {
 8001a2a:	f1ba 0f00 	cmp.w	sl, #0
 8001a2e:	d1c0      	bne.n	80019b2 <oqWriteTimeout+0x32>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001a30:	f8d6 2088 	ldr.w	r2, [r6, #136]	; 0x88
 8001a34:	bb5a      	cbnz	r2, 8001a8e <oqWriteTimeout+0x10e>
 8001a36:	f8d6 108c 	ldr.w	r1, [r6, #140]	; 0x8c
 8001a3a:	2900      	cmp	r1, #0
 8001a3c:	dd27      	ble.n	8001a8e <oqWriteTimeout+0x10e>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001a3e:	f8c6 208c 	str.w	r2, [r6, #140]	; 0x8c
 8001a42:	f382 8811 	msr	BASEPRI, r2
    }
  }

  osalSysUnlock();
  return max - n;
}
 8001a46:	eba9 000a 	sub.w	r0, r9, sl
 8001a4a:	b005      	add	sp, #20
 8001a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8001a50:	462a      	mov	r2, r5
 8001a52:	4641      	mov	r1, r8
 8001a54:	f7fe fc76 	bl	8000344 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8001a58:	68e2      	ldr	r2, [r4, #12]
 8001a5a:	e7c3      	b.n	80019e4 <oqWriteTimeout+0x64>
  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8001a5c:	9902      	ldr	r1, [sp, #8]
 8001a5e:	68f3      	ldr	r3, [r6, #12]
 8001a60:	2900      	cmp	r1, #0
 8001a62:	d0e5      	beq.n	8001a30 <oqWriteTimeout+0xb0>
  p->prev       = qp->prev;
 8001a64:	6862      	ldr	r2, [r4, #4]
  p->next       = qp;
 8001a66:	601c      	str	r4, [r3, #0]
  p->prev       = qp->prev;
 8001a68:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8001a6a:	2004      	movs	r0, #4
  p->prev->next = p;
 8001a6c:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 8001a6e:	6063      	str	r3, [r4, #4]
 8001a70:	f7ff fd56 	bl	8001520 <chSchGoSleepTimeoutS>
      if (msg != MSG_OK) {
 8001a74:	2800      	cmp	r0, #0
 8001a76:	d09c      	beq.n	80019b2 <oqWriteTimeout+0x32>
 8001a78:	e7da      	b.n	8001a30 <oqWriteTimeout+0xb0>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8001a7a:	462a      	mov	r2, r5
 8001a7c:	4641      	mov	r1, r8
 8001a7e:	f7fe fc61 	bl	8000344 <memcpy>
    oqp->q_wrptr += n;
 8001a82:	6962      	ldr	r2, [r4, #20]
 8001a84:	442a      	add	r2, r5
 8001a86:	e7ad      	b.n	80019e4 <oqWriteTimeout+0x64>
    chSysHalt("SV#4");
 8001a88:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <oqWriteTimeout+0x120>)
 8001a8a:	f7ff f8a1 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <oqWriteTimeout+0x124>)
 8001a90:	f7ff f89e 	bl	8000bd0 <chSysHalt>
  osalDbgCheck(n > 0U);
 8001a94:	4804      	ldr	r0, [pc, #16]	; (8001aa8 <oqWriteTimeout+0x128>)
 8001a96:	f7ff f89b 	bl	8000bd0 <chSysHalt>
 8001a9a:	bf00      	nop
 8001a9c:	200009f0 	.word	0x200009f0
 8001aa0:	08005080 	.word	0x08005080
 8001aa4:	080050a8 	.word	0x080050a8
 8001aa8:	0800531c 	.word	0x0800531c
 8001aac:	00000000 	.word	0x00000000

08001ab0 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab4:	3030      	adds	r0, #48	; 0x30
 8001ab6:	f7ff bf63 	b.w	8001980 <oqWriteTimeout>
 8001aba:	bf00      	nop
 8001abc:	0000      	movs	r0, r0
	...

08001ac0 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001ac0:	3030      	adds	r0, #48	; 0x30
 8001ac2:	f7ff bf5d 	b.w	8001980 <oqWriteTimeout>
 8001ac6:	bf00      	nop
	...

08001ad0 <chThdSleep>:
void chThdSleep(sysinterval_t time) {
 8001ad0:	b510      	push	{r4, lr}
 8001ad2:	2330      	movs	r3, #48	; 0x30
 8001ad4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ad8:	4c10      	ldr	r4, [pc, #64]	; (8001b1c <chThdSleep+0x4c>)
 8001ada:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8001ade:	4313      	orrs	r3, r2
 8001ae0:	d113      	bne.n	8001b0a <chThdSleep+0x3a>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	4601      	mov	r1, r0
 8001ae6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8001aea:	b1a0      	cbz	r0, 8001b16 <chThdSleep+0x46>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8001aec:	2008      	movs	r0, #8
 8001aee:	f7ff fd17 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001af2:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8001af6:	b95b      	cbnz	r3, 8001b10 <chThdSleep+0x40>
 8001af8:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8001afc:	2a00      	cmp	r2, #0
 8001afe:	dd07      	ble.n	8001b10 <chThdSleep+0x40>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001b00:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8001b04:	f383 8811 	msr	BASEPRI, r3
}
 8001b08:	bd10      	pop	{r4, pc}
    chSysHalt("SV#4");
 8001b0a:	4805      	ldr	r0, [pc, #20]	; (8001b20 <chThdSleep+0x50>)
 8001b0c:	f7ff f860 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8001b10:	4804      	ldr	r0, [pc, #16]	; (8001b24 <chThdSleep+0x54>)
 8001b12:	f7ff f85d 	bl	8000bd0 <chSysHalt>
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8001b16:	4804      	ldr	r0, [pc, #16]	; (8001b28 <chThdSleep+0x58>)
 8001b18:	f7ff f85a 	bl	8000bd0 <chSysHalt>
 8001b1c:	200009f0 	.word	0x200009f0
 8001b20:	08005080 	.word	0x08005080
 8001b24:	080050a8 	.word	0x080050a8
 8001b28:	08005338 	.word	0x08005338
 8001b2c:	00000000 	.word	0x00000000

08001b30 <adf_write_reg>:
 *
 * @api
 */
//void spiSend(SPIDriver *spip, size_t n, const void *txbuf) {

void adf_write_reg(uint32_t data){
 8001b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    spiSend(&SPID2, 1, &temp);
  }
  spiUnselect(&SPID2);            // Slave Select deassertion.
  */

  palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b34:	4c98      	ldr	r4, [pc, #608]	; (8001d98 <adf_write_reg+0x268>)
 8001b36:	4d99      	ldr	r5, [pc, #612]	; (8001d9c <adf_write_reg+0x26c>)
 8001b38:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b3c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  //myprintf("Bitbang adf_write_reg: 0x%08X\n", data);
  palClearPad(GPIOB, GPIOB_ADF_LE);           // Slave Select assertion.
 8001b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b44:	8362      	strh	r2, [r4, #26]
void adf_write_reg(uint32_t data){
 8001b46:	4607      	mov	r7, r0
  palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b48:	8366      	strh	r6, [r4, #26]
  palClearPad(GPIOB, GPIOB_ADF_LE);           // Slave Select assertion.
 8001b4a:	f04f 0a18 	mov.w	sl, #24
 8001b4e:	8363      	strh	r3, [r4, #26]
   for(int i=3; i>=0; --i){
     uint8_t temp = data >> (i * 8);
 8001b50:	fa27 f80a 	lsr.w	r8, r7, sl
     //myprintf("adf_write_ byte: 0x%X\n",temp);

     //MSB first
     if(temp&0x80)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b54:	f018 0f80 	tst.w	r8, #128	; 0x80
 8001b58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b5c:	bf14      	ite	ne
 8001b5e:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b60:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001b62:	200a      	movs	r0, #10
 8001b64:	f7ff ffb4 	bl	8001ad0 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b68:	8326      	strh	r6, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b6a:	200a      	movs	r0, #10
 8001b6c:	f7ff ffb0 	bl	8001ad0 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x40)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b70:	f018 0f40 	tst.w	r8, #64	; 0x40
 8001b74:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b78:	8366      	strh	r6, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b7a:	f04f 000a 	mov.w	r0, #10
     if(temp&0x40)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b7e:	bf14      	ite	ne
 8001b80:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001b82:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001b84:	f7ff ffa4 	bl	8001ad0 <chThdSleep>
     if(temp&0x40)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b88:	fa5f f988 	uxtb.w	r9, r8
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001b8c:	8326      	strh	r6, [r4, #24]
     chThdSleepMilliseconds(1);
 8001b8e:	200a      	movs	r0, #10
 8001b90:	f7ff ff9e 	bl	8001ad0 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x20)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001b94:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b98:	f019 0f20 	tst.w	r9, #32
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001b9c:	8366      	strh	r6, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001b9e:	f04f 000a 	mov.w	r0, #10
     if(temp&0x20)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001ba2:	bf14      	ite	ne
 8001ba4:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001ba6:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001ba8:	f7ff ff92 	bl	8001ad0 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001bac:	8326      	strh	r6, [r4, #24]
 8001bae:	2330      	movs	r3, #48	; 0x30
 8001bb0:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001bb4:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	f040 80ea 	bne.w	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001bbe:	2301      	movs	r3, #1
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8001bc0:	210a      	movs	r1, #10
 8001bc2:	2008      	movs	r0, #8
 8001bc4:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001bc8:	f7ff fcaa 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001bcc:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	f040 80db 	bne.w	8001d8c <adf_write_reg+0x25c>
 8001bd6:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001bda:	2a00      	cmp	r2, #0
 8001bdc:	f340 80d6 	ble.w	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001be0:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001be4:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x10)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001be8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001bec:	f019 0f10 	tst.w	r9, #16
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001bf0:	8366      	strh	r6, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001bf2:	f04f 000a 	mov.w	r0, #10
     if(temp&0x10)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001bf6:	bf14      	ite	ne
 8001bf8:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001bfa:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001bfc:	f7ff ff68 	bl	8001ad0 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001c00:	8326      	strh	r6, [r4, #24]
 8001c02:	2330      	movs	r3, #48	; 0x30
 8001c04:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001c08:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	f040 80c0 	bne.w	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001c12:	2301      	movs	r3, #1
 8001c14:	210a      	movs	r1, #10
 8001c16:	2008      	movs	r0, #8
 8001c18:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001c1c:	f7ff fc80 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001c20:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	f040 80b1 	bne.w	8001d8c <adf_write_reg+0x25c>
 8001c2a:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001c2e:	2a00      	cmp	r2, #0
 8001c30:	f340 80ac 	ble.w	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001c34:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001c38:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x08)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001c3c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c40:	f019 0f08 	tst.w	r9, #8
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001c44:	8366      	strh	r6, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001c46:	f04f 000a 	mov.w	r0, #10
     if(temp&0x08)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001c4a:	bf14      	ite	ne
 8001c4c:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001c4e:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001c50:	f7ff ff3e 	bl	8001ad0 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001c54:	8326      	strh	r6, [r4, #24]
 8001c56:	2330      	movs	r3, #48	; 0x30
 8001c58:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001c5c:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001c60:	4313      	orrs	r3, r2
 8001c62:	f040 8096 	bne.w	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001c66:	2301      	movs	r3, #1
 8001c68:	210a      	movs	r1, #10
 8001c6a:	2008      	movs	r0, #8
 8001c6c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001c70:	f7ff fc56 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001c74:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	f040 8087 	bne.w	8001d8c <adf_write_reg+0x25c>
 8001c7e:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001c82:	2a00      	cmp	r2, #0
 8001c84:	f340 8082 	ble.w	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001c88:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001c8c:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x04)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001c90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001c94:	f019 0f04 	tst.w	r9, #4
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001c98:	8366      	strh	r6, [r4, #26]
     if(temp&0x04)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001c9a:	bf14      	ite	ne
 8001c9c:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001c9e:	8363      	strheq	r3, [r4, #26]
 8001ca0:	2330      	movs	r3, #48	; 0x30
 8001ca2:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ca6:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001caa:	4313      	orrs	r3, r2
 8001cac:	d171      	bne.n	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	210a      	movs	r1, #10
 8001cb2:	2008      	movs	r0, #8
 8001cb4:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001cb8:	f7ff fc32 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001cbc:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d163      	bne.n	8001d8c <adf_write_reg+0x25c>
 8001cc4:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001cc8:	2a00      	cmp	r2, #0
 8001cca:	dd5f      	ble.n	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001ccc:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001cd0:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palSetPad(GPIOB, GPIOB_ADF_CLK);
     chThdSleepMilliseconds(1);
 8001cd4:	200a      	movs	r0, #10
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001cd6:	8326      	strh	r6, [r4, #24]
     chThdSleepMilliseconds(1);
 8001cd8:	f7ff fefa 	bl	8001ad0 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x02)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001cdc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce0:	f019 0f02 	tst.w	r9, #2
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001ce4:	8366      	strh	r6, [r4, #26]
     if(temp&0x02)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001ce6:	bf14      	ite	ne
 8001ce8:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001cea:	8363      	strheq	r3, [r4, #26]
 8001cec:	2330      	movs	r3, #48	; 0x30
 8001cee:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001cf2:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	d14b      	bne.n	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	210a      	movs	r1, #10
 8001cfe:	2008      	movs	r0, #8
 8001d00:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001d04:	f7ff fc0c 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001d08:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d13d      	bne.n	8001d8c <adf_write_reg+0x25c>
 8001d10:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001d14:	2a00      	cmp	r2, #0
 8001d16:	dd39      	ble.n	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001d18:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001d1c:	f383 8811 	msr	BASEPRI, r3
     chThdSleepMilliseconds(1);
     palSetPad(GPIOB, GPIOB_ADF_CLK);
     chThdSleepMilliseconds(1);
 8001d20:	200a      	movs	r0, #10
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001d22:	8326      	strh	r6, [r4, #24]
     chThdSleepMilliseconds(1);
 8001d24:	f7ff fed4 	bl	8001ad0 <chThdSleep>
     palClearPad(GPIOB, GPIOB_ADF_CLK);

     if(temp&0x01)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001d28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001d2c:	f019 0f01 	tst.w	r9, #1
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001d30:	8366      	strh	r6, [r4, #26]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
     chThdSleepMilliseconds(1);
 8001d32:	f04f 000a 	mov.w	r0, #10
     if(temp&0x01)  palSetPad(GPIOB, GPIOB_ADF_DATA);
 8001d36:	bf14      	ite	ne
 8001d38:	8323      	strhne	r3, [r4, #24]
     else           palClearPad(GPIOB, GPIOB_ADF_DATA);
 8001d3a:	8363      	strheq	r3, [r4, #26]
     chThdSleepMilliseconds(1);
 8001d3c:	f7ff fec8 	bl	8001ad0 <chThdSleep>
     palSetPad(GPIOB, GPIOB_ADF_CLK);
 8001d40:	8326      	strh	r6, [r4, #24]
 8001d42:	2330      	movs	r3, #48	; 0x30
 8001d44:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001d48:	e9d5 3222 	ldrd	r3, r2, [r5, #136]	; 0x88
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	d120      	bne.n	8001d92 <adf_write_reg+0x262>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001d50:	2301      	movs	r3, #1
 8001d52:	210a      	movs	r1, #10
 8001d54:	2008      	movs	r0, #8
 8001d56:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001d5a:	f7ff fbe1 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001d5e:	f8d5 3088 	ldr.w	r3, [r5, #136]	; 0x88
 8001d62:	b99b      	cbnz	r3, 8001d8c <adf_write_reg+0x25c>
 8001d64:	f8d5 208c 	ldr.w	r2, [r5, #140]	; 0x8c
 8001d68:	2a00      	cmp	r2, #0
 8001d6a:	dd0f      	ble.n	8001d8c <adf_write_reg+0x25c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001d6c:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 8001d70:	f383 8811 	msr	BASEPRI, r3
   for(int i=3; i>=0; --i){
 8001d74:	f1aa 0a08 	sub.w	sl, sl, #8
 8001d78:	f11a 0f08 	cmn.w	sl, #8
     chThdSleepMilliseconds(1);
     palClearPad(GPIOB, GPIOB_ADF_CLK);
 8001d7c:	8366      	strh	r6, [r4, #26]
   for(int i=3; i>=0; --i){
 8001d7e:	f47f aee7 	bne.w	8001b50 <adf_write_reg+0x20>
   }
   palSetPad(GPIOB, GPIOB_ADF_LE);             // Slave Select deassertion.
 8001d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d86:	8323      	strh	r3, [r4, #24]
}
 8001d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    chSysHalt("SV#5");
 8001d8c:	4804      	ldr	r0, [pc, #16]	; (8001da0 <adf_write_reg+0x270>)
 8001d8e:	f7fe ff1f 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 8001d92:	4804      	ldr	r0, [pc, #16]	; (8001da4 <adf_write_reg+0x274>)
 8001d94:	f7fe ff1c 	bl	8000bd0 <chSysHalt>
 8001d98:	40020400 	.word	0x40020400
 8001d9c:	200009f0 	.word	0x200009f0
 8001da0:	080050a8 	.word	0x080050a8
 8001da4:	08005080 	.word	0x08005080
	...

08001db0 <__port_irq_epilogue.part.0>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8001db0:	b410      	push	{r4}
     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
#if __has_builtin(__builtin_arm_get_fpscr) 
// Re-enable using built-in when GCC has been fixed
// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
  return __builtin_arm_get_fpscr();
 8001db2:	eef1 3a10 	vmrs	r3, fpscr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001db6:	f3ef 8309 	mrs	r3, PSP
    s_psp = __get_PSP();
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8001dba:	3b68      	subs	r3, #104	; 0x68

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8001dbc:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ectxp->fpscr = FPU->FPDSCR;
 8001dc0:	4a09      	ldr	r2, [pc, #36]	; (8001de8 <__port_irq_epilogue.part.0+0x38>)
    ectxp->xpsr = 0x01000000U;
 8001dc2:	61d9      	str	r1, [r3, #28]
    ectxp->fpscr = FPU->FPDSCR;
 8001dc4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001dc6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8001dc8:	f383 8809 	msr	PSP, r3
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8001dcc:	4907      	ldr	r1, [pc, #28]	; (8001dec <__port_irq_epilogue.part.0+0x3c>)

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8001dce:	4a08      	ldr	r2, [pc, #32]	; (8001df0 <__port_irq_epilogue.part.0+0x40>)
 8001dd0:	6808      	ldr	r0, [r1, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8001dd2:	68c9      	ldr	r1, [r1, #12]
    if (chSchIsPreemptionRequired()) {
 8001dd4:	6884      	ldr	r4, [r0, #8]
 8001dd6:	6888      	ldr	r0, [r1, #8]
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8001dd8:	4906      	ldr	r1, [pc, #24]	; (8001df4 <__port_irq_epilogue.part.0+0x44>)
 8001dda:	4284      	cmp	r4, r0
 8001ddc:	bf88      	it	hi
 8001dde:	460a      	movhi	r2, r1
 8001de0:	619a      	str	r2, [r3, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8001de2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ef00 	.word	0xe000ef00
 8001dec:	200009f0 	.word	0x200009f0
 8001df0:	0800033e 	.word	0x0800033e
 8001df4:	08000333 	.word	0x08000333
	...

08001e00 <__cpu_init>:

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
	...

08001e10 <__late_init>:
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
	...

08001e20 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 8001e20:	e7fe      	b.n	8001e20 <__default_exit>
 8001e22:	bf00      	nop
	...

08001e30 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 8001e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e32:	4d15      	ldr	r5, [pc, #84]	; (8001e88 <__init_ram_areas+0x58>)
 8001e34:	4f15      	ldr	r7, [pc, #84]	; (8001e8c <__init_ram_areas+0x5c>)
 8001e36:	4916      	ldr	r1, [pc, #88]	; (8001e90 <__init_ram_areas+0x60>)
 8001e38:	4816      	ldr	r0, [pc, #88]	; (8001e94 <__init_ram_areas+0x64>)
 8001e3a:	4a17      	ldr	r2, [pc, #92]	; (8001e98 <__init_ram_areas+0x68>)
 8001e3c:	f105 0470 	add.w	r4, r5, #112	; 0x70
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 8001e40:	4281      	cmp	r1, r0
 8001e42:	d90d      	bls.n	8001e60 <__init_ram_areas+0x30>
 8001e44:	3a04      	subs	r2, #4
 8001e46:	4603      	mov	r3, r0
      *p = *tp;
 8001e48:	f852 6f04 	ldr.w	r6, [r2, #4]!
 8001e4c:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 8001e50:	4299      	cmp	r1, r3
 8001e52:	d8f9      	bhi.n	8001e48 <__init_ram_areas+0x18>
      p++;
 8001e54:	1e4b      	subs	r3, r1, #1
 8001e56:	1a1b      	subs	r3, r3, r0
 8001e58:	f023 0303 	bic.w	r3, r3, #3
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8001e60:	4287      	cmp	r7, r0
 8001e62:	d907      	bls.n	8001e74 <__init_ram_areas+0x44>
      *p = 0;
 8001e64:	1e7a      	subs	r2, r7, #1
 8001e66:	1a12      	subs	r2, r2, r0
 8001e68:	f022 0203 	bic.w	r2, r2, #3
 8001e6c:	3204      	adds	r2, #4
 8001e6e:	2100      	movs	r1, #0
 8001e70:	f002 ff28 	bl	8004cc4 <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8001e74:	42a5      	cmp	r5, r4
 8001e76:	d005      	beq.n	8001e84 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 8001e78:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 8001e7c:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8001e80:	3510      	adds	r5, #16
 8001e82:	e7dd      	b.n	8001e40 <__init_ram_areas+0x10>
#endif
}
 8001e84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e86:	bf00      	nop
 8001e88:	08005510 	.word	0x08005510
 8001e8c:	20002038 	.word	0x20002038
 8001e90:	20002038 	.word	0x20002038
 8001e94:	20002038 	.word	0x20002038
 8001e98:	080055c4 	.word	0x080055c4
 8001e9c:	00000000 	.word	0x00000000

08001ea0 <__dbg_check_unlock>:
void __dbg_check_unlock(void) {
 8001ea0:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ea2:	4b07      	ldr	r3, [pc, #28]	; (8001ec0 <__dbg_check_unlock+0x20>)
 8001ea4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001ea8:	b932      	cbnz	r2, 8001eb8 <__dbg_check_unlock+0x18>
 8001eaa:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8001eae:	2900      	cmp	r1, #0
 8001eb0:	dd02      	ble.n	8001eb8 <__dbg_check_unlock+0x18>
  oip->dbg.lock_cnt = (cnt_t)0;
 8001eb2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8001eb6:	bd08      	pop	{r3, pc}
    chSysHalt("SV#5");
 8001eb8:	4802      	ldr	r0, [pc, #8]	; (8001ec4 <__dbg_check_unlock+0x24>)
 8001eba:	f7fe fe89 	bl	8000bd0 <chSysHalt>
 8001ebe:	bf00      	nop
 8001ec0:	200009f0 	.word	0x200009f0
 8001ec4:	080050a8 	.word	0x080050a8
	...

08001ed0 <__dbg_check_lock>:
void __dbg_check_lock(void) {
 8001ed0:	b508      	push	{r3, lr}
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001ed2:	4b06      	ldr	r3, [pc, #24]	; (8001eec <__dbg_check_lock+0x1c>)
 8001ed4:	e9d3 2122 	ldrd	r2, r1, [r3, #136]	; 0x88
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	d103      	bne.n	8001ee4 <__dbg_check_lock+0x14>
  oip->dbg.lock_cnt = (cnt_t)1;
 8001edc:	2201      	movs	r2, #1
 8001ede:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
}
 8001ee2:	bd08      	pop	{r3, pc}
    chSysHalt("SV#4");
 8001ee4:	4802      	ldr	r0, [pc, #8]	; (8001ef0 <__dbg_check_lock+0x20>)
 8001ee6:	f7fe fe73 	bl	8000bd0 <chSysHalt>
 8001eea:	bf00      	nop
 8001eec:	200009f0 	.word	0x200009f0
 8001ef0:	08005080 	.word	0x08005080
	...

08001f00 <chThdCreateStatic.constprop.0.isra.0>:
thread_t *chThdCreateStatic(void *wsp, size_t size,
 8001f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f02:	4606      	mov	r6, r0
 8001f04:	460d      	mov	r5, r1
 8001f06:	4614      	mov	r4, r2
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001f08:	2330      	movs	r3, #48	; 0x30
 8001f0a:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chSysLock(void) {

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
 8001f0e:	f7ff ffdf 	bl	8001ed0 <__dbg_check_lock>
  tp = threadref(((uint8_t *)wsp + size -
 8001f12:	f1a5 0c48 	sub.w	ip, r5, #72	; 0x48
 8001f16:	eb06 030c 	add.w	r3, r6, ip
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001f1a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	2100      	movs	r1, #0
  tp->refs              = (trefs_t)1;
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001f28:	e943 4109 	strd	r4, r1, [r3, #-36]	; 0x24
  tp->epending          = (eventmask_t)0;
 8001f2c:	e9c3 110e 	strd	r1, r1, [r3, #56]	; 0x38
  tp->name              = name;
 8001f30:	4a2d      	ldr	r2, [pc, #180]	; (8001fe8 <chThdCreateStatic.constprop.0.isra.0+0xe8>)
 8001f32:	61da      	str	r2, [r3, #28]
  tp->state             = CH_STATE_WTSTART;
 8001f34:	2102      	movs	r1, #2
  tp->owner             = oip;
 8001f36:	4a2d      	ldr	r2, [pc, #180]	; (8001fec <chThdCreateStatic.constprop.0.isra.0+0xec>)
  tp->state             = CH_STATE_WTSTART;
 8001f38:	8499      	strh	r1, [r3, #36]	; 0x24
  tp->hdr.pqueue.prio   = prio;
 8001f3a:	2180      	movs	r1, #128	; 0x80
 8001f3c:	6099      	str	r1, [r3, #8]
  p->prev       = qp->prev;
 8001f3e:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001f40:	4f2b      	ldr	r7, [pc, #172]	; (8001ff0 <chThdCreateStatic.constprop.0.isra.0+0xf0>)
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8001f42:	f8d2 5088 	ldr.w	r5, [r2, #136]	; 0x88
  tp->realprio          = prio;
 8001f46:	6419      	str	r1, [r3, #64]	; 0x40
  PORT_SETUP_CONTEXT(tp, wsp, tp, pf, arg);
 8001f48:	f843 7c04 	str.w	r7, [r3, #-4]
  REG_INSERT(oip, tp);
 8001f4c:	f103 0010 	add.w	r0, r3, #16
  ch_queue_init(&tp->msgqueue);
 8001f50:	f103 0130 	add.w	r1, r3, #48	; 0x30
  p->next       = qp;
 8001f54:	f102 0728 	add.w	r7, r2, #40	; 0x28
  tp->wabase = (stkalign_t *)wsp;
 8001f58:	621e      	str	r6, [r3, #32]
  tp->owner             = oip;
 8001f5a:	619a      	str	r2, [r3, #24]
  p->prev       = qp->prev;
 8001f5c:	615c      	str	r4, [r3, #20]
  p->next       = qp;
 8001f5e:	611f      	str	r7, [r3, #16]
  p->prev->next = p;
 8001f60:	6020      	str	r0, [r4, #0]
  qp->prev = qp;
 8001f62:	e9c3 110c 	strd	r1, r1, [r3, #48]	; 0x30
  ch_list_init(&tp->waiting);
 8001f66:	f103 012c 	add.w	r1, r3, #44	; 0x2c
  qp->prev      = p;
 8001f6a:	62d0      	str	r0, [r2, #44]	; 0x2c
  lp->next = lp;
 8001f6c:	62d9      	str	r1, [r3, #44]	; 0x2c
 8001f6e:	bb45      	cbnz	r5, 8001fc2 <chThdCreateStatic.constprop.0.isra.0+0xc2>
 8001f70:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8001f74:	2900      	cmp	r1, #0
 8001f76:	dd24      	ble.n	8001fc2 <chThdCreateStatic.constprop.0.isra.0+0xc2>
  thread_t *otp = __instance_get_currthread(oip);
 8001f78:	68d1      	ldr	r1, [r2, #12]
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8001f7a:	6898      	ldr	r0, [r3, #8]
 8001f7c:	688c      	ldr	r4, [r1, #8]
  ntp->u.rdymsg = msg;
 8001f7e:	629d      	str	r5, [r3, #40]	; 0x28
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 8001f80:	42a0      	cmp	r0, r4
 8001f82:	d924      	bls.n	8001fce <chThdCreateStatic.constprop.0.isra.0+0xce>
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8001f84:	6988      	ldr	r0, [r1, #24]
  tp->state = CH_STATE_READY;
 8001f86:	f881 5024 	strb.w	r5, [r1, #36]	; 0x24
    pqp = pqp->next;
 8001f8a:	6800      	ldr	r0, [r0, #0]
  } while (unlikely(pqp->prio > p->prio));
 8001f8c:	6885      	ldr	r5, [r0, #8]
 8001f8e:	42ac      	cmp	r4, r5
 8001f90:	d3fb      	bcc.n	8001f8a <chThdCreateStatic.constprop.0.isra.0+0x8a>
  p->prev       = pqp->prev;
 8001f92:	6844      	ldr	r4, [r0, #4]
 8001f94:	e9c1 0400 	strd	r0, r4, [r1]
  p->prev->next = p;
 8001f98:	6021      	str	r1, [r4, #0]
    ntp->state = CH_STATE_CURRENT;
 8001f9a:	2401      	movs	r4, #1
  pqp->prev     = p;
 8001f9c:	6041      	str	r1, [r0, #4]
 8001f9e:	f883 4024 	strb.w	r4, [r3, #36]	; 0x24
    __instance_set_currthread(oip, ntp);
 8001fa2:	60d3      	str	r3, [r2, #12]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8001fa4:	f3ef 8209 	mrs	r2, PSP
    chSysSwitch(ntp, otp);
 8001fa8:	6a08      	ldr	r0, [r1, #32]
 8001faa:	3a64      	subs	r2, #100	; 0x64
 8001fac:	4290      	cmp	r0, r2
 8001fae:	d80b      	bhi.n	8001fc8 <chThdCreateStatic.constprop.0.isra.0+0xc8>
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f7fe f9a7 	bl	8000304 <__port_switch>
 *
 * @special
 */
static inline void chSysUnlock(void) {

  __dbg_check_unlock();
 8001fb6:	f7ff ff73 	bl	8001ea0 <__dbg_check_unlock>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001fba:	2300      	movs	r3, #0
 8001fbc:	f383 8811 	msr	BASEPRI, r3
}
 8001fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    chSysHalt("SV#11");
 8001fc2:	480c      	ldr	r0, [pc, #48]	; (8001ff4 <chThdCreateStatic.constprop.0.isra.0+0xf4>)
 8001fc4:	f7fe fe04 	bl	8000bd0 <chSysHalt>
 8001fc8:	480b      	ldr	r0, [pc, #44]	; (8001ff8 <chThdCreateStatic.constprop.0.isra.0+0xf8>)
 8001fca:	f7fe fe01 	bl	8000bd0 <chSysHalt>
  tp->state = CH_STATE_READY;
 8001fce:	f883 5024 	strb.w	r5, [r3, #36]	; 0x24
    pqp = pqp->next;
 8001fd2:	6812      	ldr	r2, [r2, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8001fd4:	6891      	ldr	r1, [r2, #8]
 8001fd6:	4288      	cmp	r0, r1
 8001fd8:	d9fb      	bls.n	8001fd2 <chThdCreateStatic.constprop.0.isra.0+0xd2>
  p->prev       = pqp->prev;
 8001fda:	6851      	ldr	r1, [r2, #4]
  p->next       = pqp;
 8001fdc:	f846 200c 	str.w	r2, [r6, ip]
  p->prev       = pqp->prev;
 8001fe0:	6059      	str	r1, [r3, #4]
  p->prev->next = p;
 8001fe2:	600b      	str	r3, [r1, #0]
  pqp->prev     = p;
 8001fe4:	6053      	str	r3, [r2, #4]
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8001fe6:	e7e6      	b.n	8001fb6 <chThdCreateStatic.constprop.0.isra.0+0xb6>
 8001fe8:	080050b0 	.word	0x080050b0
 8001fec:	200009f0 	.word	0x200009f0
 8001ff0:	0800031d 	.word	0x0800031d
 8001ff4:	08005090 	.word	0x08005090
 8001ff8:	08005098 	.word	0x08005098
 8001ffc:	00000000 	.word	0x00000000

08002000 <sdStart.isra.0>:
msg_t sdStart(SerialDriver *sdp, const SerialConfig *config) {
 8002000:	b538      	push	{r3, r4, r5, lr}
 8002002:	4604      	mov	r4, r0
 8002004:	460d      	mov	r5, r1
 8002006:	2330      	movs	r3, #48	; 0x30
 8002008:	f383 8811 	msr	BASEPRI, r3
  __dbg_check_lock();
 800200c:	f7ff ff60 	bl	8001ed0 <__dbg_check_lock>
  if (sdp->state == SD_STOP) {
 8002010:	7a23      	ldrb	r3, [r4, #8]
 8002012:	2b01      	cmp	r3, #1
 8002014:	d035      	beq.n	8002082 <sdStart.isra.0+0x82>
  USART_TypeDef *u = sdp->usart;
 8002016:	e9d4 321d 	ldrd	r3, r2, [r4, #116]	; 0x74
  if (config->cr1 & USART_CR1_OVER8)
 800201a:	f9b5 0004 	ldrsh.w	r0, [r5, #4]
  brr = (uint32_t)((sdp->clock + config->speed/2) / config->speed);
 800201e:	6829      	ldr	r1, [r5, #0]
  if (config->cr1 & USART_CR1_OVER8)
 8002020:	2800      	cmp	r0, #0
  brr = (uint32_t)((sdp->clock + config->speed/2) / config->speed);
 8002022:	eb02 0251 	add.w	r2, r2, r1, lsr #1
 8002026:	fbb2 f2f1 	udiv	r2, r2, r1
  if (config->cr1 & USART_CR1_OVER8)
 800202a:	88a9      	ldrh	r1, [r5, #4]
 800202c:	da05      	bge.n	800203a <sdStart.isra.0+0x3a>
    brr = ((brr & ~7) * 2) | (brr & 7);
 800202e:	f022 0007 	bic.w	r0, r2, #7
 8002032:	f002 0207 	and.w	r2, r2, #7
 8002036:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  u->BRR = brr;
 800203a:	609a      	str	r2, [r3, #8]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800203c:	88e8      	ldrh	r0, [r5, #6]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800203e:	892a      	ldrh	r2, [r5, #8]
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8002040:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
 8002044:	f042 0201 	orr.w	r2, r2, #1
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 8002048:	6118      	str	r0, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800204a:	615a      	str	r2, [r3, #20]
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800204c:	f441 5204 	orr.w	r2, r1, #8448	; 0x2100
  if ((config->cr1 & (USART_CR1_M | USART_CR1_PCE)) == USART_CR1_PCE) {
 8002050:	f401 51a0 	and.w	r1, r1, #5120	; 0x1400
    sdp->rxmask = 0xFF;
 8002054:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
                         USART_CR1_RXNEIE | USART_CR1_TE |
 8002058:	f042 022c 	orr.w	r2, r2, #44	; 0x2c
  u->SR = 0;
 800205c:	f04f 0500 	mov.w	r5, #0
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 8002060:	60da      	str	r2, [r3, #12]
    sdp->rxmask = 0xFF;
 8002062:	bf08      	it	eq
 8002064:	217f      	moveq	r1, #127	; 0x7f
  u->SR = 0;
 8002066:	601d      	str	r5, [r3, #0]
    sdp->rxmask = 0xFF;
 8002068:	bf18      	it	ne
 800206a:	21ff      	movne	r1, #255	; 0xff
    sdp->state = SD_READY;
 800206c:	2202      	movs	r2, #2
  (void)u->SR;  /* SR reset step 1.*/
 800206e:	6818      	ldr	r0, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f884 107c 	strb.w	r1, [r4, #124]	; 0x7c
 8002076:	7222      	strb	r2, [r4, #8]
  __dbg_check_unlock();
 8002078:	f7ff ff12 	bl	8001ea0 <__dbg_check_unlock>
 800207c:	f385 8811 	msr	BASEPRI, r5
}
 8002080:	bd38      	pop	{r3, r4, r5, pc}
    if (&SD1 == sdp) {
 8002082:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <sdStart.isra.0+0xbc>)
 8002084:	429c      	cmp	r4, r3
 8002086:	d00d      	beq.n	80020a4 <sdStart.isra.0+0xa4>
    if (&SD2 == sdp) {
 8002088:	4b0d      	ldr	r3, [pc, #52]	; (80020c0 <sdStart.isra.0+0xc0>)
 800208a:	429c      	cmp	r4, r3
 800208c:	d1c3      	bne.n	8002016 <sdStart.isra.0+0x16>
      rccEnableUSART2(true);
 800208e:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <sdStart.isra.0+0xc4>)
 8002090:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002092:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002096:	641a      	str	r2, [r3, #64]	; 0x40
 8002098:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800209a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800209e:	661a      	str	r2, [r3, #96]	; 0x60
 80020a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020a2:	e7b8      	b.n	8002016 <sdStart.isra.0+0x16>
      rccEnableUSART1(true);
 80020a4:	4b07      	ldr	r3, [pc, #28]	; (80020c4 <sdStart.isra.0+0xc4>)
 80020a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020a8:	f042 0210 	orr.w	r2, r2, #16
 80020ac:	645a      	str	r2, [r3, #68]	; 0x44
 80020ae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80020b0:	f042 0210 	orr.w	r2, r2, #16
 80020b4:	665a      	str	r2, [r3, #100]	; 0x64
 80020b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020b8:	e7ad      	b.n	8002016 <sdStart.isra.0+0x16>
 80020ba:	bf00      	nop
 80020bc:	200008b4 	.word	0x200008b4
 80020c0:	20000934 	.word	0x20000934
 80020c4:	40023800 	.word	0x40023800
	...

080020d0 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 80020d0:	b538      	push	{r3, r4, r5, lr}
 80020d2:	2530      	movs	r5, #48	; 0x30
 80020d4:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80020d8:	4c18      	ldr	r4, [pc, #96]	; (800213c <VectorD4+0x6c>)
 80020da:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80020de:	2b00      	cmp	r3, #0
 80020e0:	db22      	blt.n	8002128 <VectorD4+0x58>
 80020e2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80020e6:	b9fa      	cbnz	r2, 8002128 <VectorD4+0x58>
  oip->dbg.isr_cnt++;
 80020e8:	3301      	adds	r3, #1
 80020ea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80020ee:	f382 8811 	msr	BASEPRI, r2

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 80020f2:	4813      	ldr	r0, [pc, #76]	; (8002140 <VectorD4+0x70>)
 80020f4:	f7ff f88c 	bl	8001210 <sd_lld_serve_interrupt>
 80020f8:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80020fc:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002100:	2b00      	cmp	r3, #0
 8002102:	dd14      	ble.n	800212e <VectorD4+0x5e>
 8002104:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002108:	b98a      	cbnz	r2, 800212e <VectorD4+0x5e>
  oip->dbg.isr_cnt--;
 800210a:	3b01      	subs	r3, #1
 800210c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002110:	f382 8811 	msr	BASEPRI, r2
 8002114:	f385 8811 	msr	BASEPRI, r5
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8002118:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <VectorD4+0x74>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002120:	d108      	bne.n	8002134 <VectorD4+0x64>
 8002122:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 8002126:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#8");
 8002128:	4807      	ldr	r0, [pc, #28]	; (8002148 <VectorD4+0x78>)
 800212a:	f7fe fd51 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800212e:	4807      	ldr	r0, [pc, #28]	; (800214c <VectorD4+0x7c>)
 8002130:	f7fe fd4e 	bl	8000bd0 <chSysHalt>
 8002134:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002138:	f7ff be3a 	b.w	8001db0 <__port_irq_epilogue.part.0>
 800213c:	200009f0 	.word	0x200009f0
 8002140:	200008b4 	.word	0x200008b4
 8002144:	e000ed00 	.word	0xe000ed00
 8002148:	080050b8 	.word	0x080050b8
 800214c:	080050c0 	.word	0x080050c0

08002150 <VectorD8>:
/**
 * @brief   USART2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART2_HANDLER) {
 8002150:	b538      	push	{r3, r4, r5, lr}
 8002152:	2530      	movs	r5, #48	; 0x30
 8002154:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002158:	4c18      	ldr	r4, [pc, #96]	; (80021bc <VectorD8+0x6c>)
 800215a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800215e:	2b00      	cmp	r3, #0
 8002160:	db22      	blt.n	80021a8 <VectorD8+0x58>
 8002162:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002166:	b9fa      	cbnz	r2, 80021a8 <VectorD8+0x58>
  oip->dbg.isr_cnt++;
 8002168:	3301      	adds	r3, #1
 800216a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800216e:	f382 8811 	msr	BASEPRI, r2

  OSAL_IRQ_PROLOGUE();

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART2
  sd_lld_serve_interrupt(&SD2);
 8002172:	4813      	ldr	r0, [pc, #76]	; (80021c0 <VectorD8+0x70>)
 8002174:	f7ff f84c 	bl	8001210 <sd_lld_serve_interrupt>
 8002178:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800217c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002180:	2b00      	cmp	r3, #0
 8002182:	dd14      	ble.n	80021ae <VectorD8+0x5e>
 8002184:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002188:	b98a      	cbnz	r2, 80021ae <VectorD8+0x5e>
  oip->dbg.isr_cnt--;
 800218a:	3b01      	subs	r3, #1
 800218c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002190:	f382 8811 	msr	BASEPRI, r2
 8002194:	f385 8811 	msr	BASEPRI, r5
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <VectorD8+0x74>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80021a0:	d108      	bne.n	80021b4 <VectorD8+0x64>
 80021a2:	f383 8811 	msr	BASEPRI, r3
  uart_lld_serve_interrupt(&UARTD2);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 80021a6:	bd38      	pop	{r3, r4, r5, pc}
    chSysHalt("SV#8");
 80021a8:	4807      	ldr	r0, [pc, #28]	; (80021c8 <VectorD8+0x78>)
 80021aa:	f7fe fd11 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80021ae:	4807      	ldr	r0, [pc, #28]	; (80021cc <VectorD8+0x7c>)
 80021b0:	f7fe fd0e 	bl	8000bd0 <chSysHalt>
 80021b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80021b8:	f7ff bdfa 	b.w	8001db0 <__port_irq_epilogue.part.0>
 80021bc:	200009f0 	.word	0x200009f0
 80021c0:	20000934 	.word	0x20000934
 80021c4:	e000ed00 	.word	0xe000ed00
 80021c8:	080050b8 	.word	0x080050b8
 80021cc:	080050c0 	.word	0x080050c0

080021d0 <VectorA8>:
/**
 * @brief   TIM1-TRG-COM, TIM11 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM1_TRGCO_TIM11_HANDLER) {
 80021d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021d4:	2130      	movs	r1, #48	; 0x30
 80021d6:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80021da:	4c6c      	ldr	r4, [pc, #432]	; (800238c <VectorA8+0x1bc>)
 80021dc:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f2c0 80a0 	blt.w	8002326 <VectorA8+0x156>
 80021e6:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80021ea:	2a00      	cmp	r2, #0
 80021ec:	f040 809b 	bne.w	8002326 <VectorA8+0x156>
  oip->dbg.isr_cnt++;
 80021f0:	3301      	adds	r3, #1
 80021f2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80021f6:	f382 8811 	msr	BASEPRI, r2
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 80021fa:	4d65      	ldr	r5, [pc, #404]	; (8002390 <VectorA8+0x1c0>)
 80021fc:	692b      	ldr	r3, [r5, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80021fe:	68ea      	ldr	r2, [r5, #12]
 8002200:	4013      	ands	r3, r2
 8002202:	b2da      	uxtb	r2, r3
  timp->SR = ~sr;
 8002204:	43d2      	mvns	r2, r2

  if ((sr & TIM_SR_CC1IF) != 0U)
 8002206:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 8002208:	612a      	str	r2, [r5, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 800220a:	d41b      	bmi.n	8002244 <VectorA8+0x74>
 800220c:	2230      	movs	r2, #48	; 0x30
 800220e:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002212:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002216:	2b00      	cmp	r3, #0
 8002218:	f340 8082 	ble.w	8002320 <VectorA8+0x150>
 800221c:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002220:	2900      	cmp	r1, #0
 8002222:	d17d      	bne.n	8002320 <VectorA8+0x150>
  oip->dbg.isr_cnt--;
 8002224:	3b01      	subs	r3, #1
 8002226:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800222a:	f381 8811 	msr	BASEPRI, r1
 800222e:	f382 8811 	msr	BASEPRI, r2
 8002232:	4b58      	ldr	r3, [pc, #352]	; (8002394 <VectorA8+0x1c4>)
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800223a:	d17a      	bne.n	8002332 <VectorA8+0x162>
 800223c:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 8002240:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002244:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002248:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800224c:	2b00      	cmp	r3, #0
 800224e:	dd6d      	ble.n	800232c <VectorA8+0x15c>
 8002250:	f8d4 a08c 	ldr.w	sl, [r4, #140]	; 0x8c
 8002254:	f1ba 0f00 	cmp.w	sl, #0
 8002258:	d168      	bne.n	800232c <VectorA8+0x15c>
  oip->dbg.lock_cnt = (cnt_t)1;
 800225a:	2301      	movs	r3, #1
 800225c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
void chDbgCheckClassI(void) {
 8002260:	f104 0b10 	add.w	fp, r4, #16
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 8002264:	46d0      	mov	r8, sl
 8002266:	f04f 0930 	mov.w	r9, #48	; 0x30
  return (systime_t)STM32_ST_TIM->CNT;
 800226a:	6a68      	ldr	r0, [r5, #36]	; 0x24
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 800226c:	6926      	ldr	r6, [r4, #16]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800226e:	8ba3      	ldrh	r3, [r4, #28]
    if (nowdelta < vtp->dlist.delta) {
 8002270:	68b1      	ldr	r1, [r6, #8]
 8002272:	b280      	uxth	r0, r0
 8002274:	1ac2      	subs	r2, r0, r3
 8002276:	b292      	uxth	r2, r2
 8002278:	428a      	cmp	r2, r1
 800227a:	d361      	bcc.n	8002340 <VectorA8+0x170>
  return systime + (systime_t)interval;
 800227c:	440b      	add	r3, r1
 800227e:	b29f      	uxth	r7, r3
  dlp->prev->next = dlp->next;
 8002280:	e9d6 3200 	ldrd	r3, r2, [r6]
    vtlp->lasttime = lasttime;
 8002284:	83a7      	strh	r7, [r4, #28]
 8002286:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8002288:	605a      	str	r2, [r3, #4]
    vtp->dlist.next = NULL;
 800228a:	f8c6 a000 	str.w	sl, [r6]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 800228e:	6923      	ldr	r3, [r4, #16]
 8002290:	455b      	cmp	r3, fp
  STM32_ST_TIM->DIER = 0U;
 8002292:	bf08      	it	eq
 8002294:	f8c5 a00c 	streq.w	sl, [r5, #12]
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002298:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800229c:	2b00      	cmp	r3, #0
 800229e:	dd4c      	ble.n	800233a <VectorA8+0x16a>
 80022a0:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	dd48      	ble.n	800233a <VectorA8+0x16a>
  oip->dbg.lock_cnt = (cnt_t)0;
 80022a8:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 80022ac:	f388 8811 	msr	BASEPRI, r8
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 80022b0:	e9d6 3103 	ldrd	r3, r1, [r6, #12]
 80022b4:	4630      	mov	r0, r6
 80022b6:	4798      	blx	r3
 80022b8:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80022bc:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	dd33      	ble.n	800232c <VectorA8+0x15c>
 80022c4:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80022c8:	bb80      	cbnz	r0, 800232c <VectorA8+0x15c>

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80022ca:	6972      	ldr	r2, [r6, #20]
  oip->dbg.lock_cnt = (cnt_t)1;
 80022cc:	2301      	movs	r3, #1
 80022ce:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 80022d2:	2a00      	cmp	r2, #0
 80022d4:	d0c9      	beq.n	800226a <VectorA8+0x9a>
  return (systime_t)STM32_ST_TIM->CNT;
 80022d6:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80022d8:	b289      	uxth	r1, r1
  return (sysinterval_t)((systime_t)(end - start));
 80022da:	1bcf      	subs	r7, r1, r7
 80022dc:	b2bf      	uxth	r7, r7
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80022de:	42ba      	cmp	r2, r7
 80022e0:	d343      	bcc.n	800236a <VectorA8+0x19a>
  return (bool)(dlhp == dlhp->next);
 80022e2:	f8d4 c010 	ldr.w	ip, [r4, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80022e6:	45dc      	cmp	ip, fp
 80022e8:	d049      	beq.n	800237e <VectorA8+0x1ae>
  while (likely(dlp->delta < delta)) {
 80022ea:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d906      	bls.n	8002300 <VectorA8+0x130>
    dlp = dlp->next;
 80022f2:	f8dc c000 	ldr.w	ip, [ip]
    delta -= dlp->delta;
 80022f6:	1ad2      	subs	r2, r2, r3
  while (likely(dlp->delta < delta)) {
 80022f8:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d3f8      	bcc.n	80022f2 <VectorA8+0x122>
  dlp->delta      = delta;
 8002300:	60b2      	str	r2, [r6, #8]
  dlp->delta -= delta;
 8002302:	f8dc 3008 	ldr.w	r3, [ip, #8]
  dlp->next       = dlhp;
 8002306:	f8c6 c000 	str.w	ip, [r6]
  dlp->delta -= delta;
 800230a:	1a9b      	subs	r3, r3, r2
  dlp->prev       = dlp->next->prev;
 800230c:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8002310:	6072      	str	r2, [r6, #4]
  dlp->prev->next = dlp;
 8002312:	6016      	str	r6, [r2, #0]
  dlp->delta -= delta;
 8002314:	e9cc 6301 	strd	r6, r3, [ip, #4]
  dlhp->delta = (sysinterval_t)-1;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
 800231c:	61a3      	str	r3, [r4, #24]
}
 800231e:	e7a2      	b.n	8002266 <VectorA8+0x96>
    chSysHalt("SV#9");
 8002320:	481d      	ldr	r0, [pc, #116]	; (8002398 <VectorA8+0x1c8>)
 8002322:	f7fe fc55 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#8");
 8002326:	481d      	ldr	r0, [pc, #116]	; (800239c <VectorA8+0x1cc>)
 8002328:	f7fe fc52 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#6");
 800232c:	481c      	ldr	r0, [pc, #112]	; (80023a0 <VectorA8+0x1d0>)
 800232e:	f7fe fc4f 	bl	8000bd0 <chSysHalt>
 8002332:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002336:	f7ff bd3b 	b.w	8001db0 <__port_irq_epilogue.part.0>
    chSysHalt("SV#7");
 800233a:	481a      	ldr	r0, [pc, #104]	; (80023a4 <VectorA8+0x1d4>)
 800233c:	f7fe fc48 	bl	8000bd0 <chSysHalt>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8002340:	455e      	cmp	r6, fp
 8002342:	d004      	beq.n	800234e <VectorA8+0x17e>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 8002344:	1a89      	subs	r1, r1, r2
  vtlp->lasttime += nowdelta;
 8002346:	83a0      	strh	r0, [r4, #28]
  vtp->dlist.delta -= nowdelta;
 8002348:	60b1      	str	r1, [r6, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 800234a:	f7fe fd69 	bl	8000e20 <vt_set_alarm>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800234e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002352:	2b00      	cmp	r3, #0
 8002354:	ddf1      	ble.n	800233a <VectorA8+0x16a>
 8002356:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800235a:	2b00      	cmp	r3, #0
 800235c:	dded      	ble.n	800233a <VectorA8+0x16a>
  oip->dbg.lock_cnt = (cnt_t)0;
 800235e:	2300      	movs	r3, #0
 8002360:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8002364:	f383 8811 	msr	BASEPRI, r3
}
 8002368:	e750      	b.n	800220c <VectorA8+0x3c>
 800236a:	6b63      	ldr	r3, [r4, #52]	; 0x34
  return (bool)(dlhp == dlhp->next);
 800236c:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8002370:	f043 0302 	orr.w	r3, r3, #2
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8002374:	45dc      	cmp	ip, fp
 8002376:	6363      	str	r3, [r4, #52]	; 0x34
 8002378:	d006      	beq.n	8002388 <VectorA8+0x1b8>
 800237a:	463a      	mov	r2, r7
 800237c:	e7b5      	b.n	80022ea <VectorA8+0x11a>
        delay = vtp->reload - nowdelta;
 800237e:	1bd2      	subs	r2, r2, r7
        vt_insert_first(vtlp, vtp, now, delay);
 8002380:	4630      	mov	r0, r6
 8002382:	f7fe fea5 	bl	80010d0 <vt_insert_first.constprop.0>
        return;
 8002386:	e7e2      	b.n	800234e <VectorA8+0x17e>
        delay = (sysinterval_t)0;
 8002388:	4602      	mov	r2, r0
 800238a:	e7f9      	b.n	8002380 <VectorA8+0x1b0>
 800238c:	200009f0 	.word	0x200009f0
 8002390:	40014800 	.word	0x40014800
 8002394:	e000ed00 	.word	0xe000ed00
 8002398:	080050c0 	.word	0x080050c0
 800239c:	080050b8 	.word	0x080050b8
 80023a0:	08005078 	.word	0x08005078
 80023a4:	08005088 	.word	0x08005088
	...

080023b0 <Vector118>:
/**
 * @brief   TIM6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM6_HANDLER) {
 80023b0:	b538      	push	{r3, r4, r5, lr}
 80023b2:	2330      	movs	r3, #48	; 0x30
 80023b4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80023b8:	4c26      	ldr	r4, [pc, #152]	; (8002454 <Vector118+0xa4>)
 80023ba:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80023be:	2b00      	cmp	r3, #0
 80023c0:	db3d      	blt.n	800243e <Vector118+0x8e>
 80023c2:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d139      	bne.n	800243e <Vector118+0x8e>
  oip->dbg.isr_cnt++;
 80023ca:	3301      	adds	r3, #1
 80023cc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80023d0:	f380 8811 	msr	BASEPRI, r0
 * @notapi
 */
void gpt_lld_serve_interrupt(GPTDriver *gptp) {
  uint32_t sr;

  sr  = gptp->tim->SR;
 80023d4:	4d20      	ldr	r5, [pc, #128]	; (8002458 <Vector118+0xa8>)
 80023d6:	68ea      	ldr	r2, [r5, #12]
 80023d8:	6913      	ldr	r3, [r2, #16]
  sr &= gptp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80023da:	68d1      	ldr	r1, [r2, #12]
 80023dc:	400b      	ands	r3, r1
 80023de:	b2d9      	uxtb	r1, r3
  gptp->tim->SR = ~sr;
 80023e0:	43c9      	mvns	r1, r1
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 80023e2:	07db      	lsls	r3, r3, #31
  gptp->tim->SR = ~sr;
 80023e4:	6111      	str	r1, [r2, #16]
  if ((sr & STM32_TIM_SR_UIF) != 0) {
 80023e6:	d418      	bmi.n	800241a <Vector118+0x6a>
 80023e8:	2230      	movs	r2, #48	; 0x30
 80023ea:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80023ee:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	dd26      	ble.n	8002444 <Vector118+0x94>
 80023f6:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80023fa:	bb19      	cbnz	r1, 8002444 <Vector118+0x94>
  oip->dbg.isr_cnt--;
 80023fc:	3b01      	subs	r3, #1
 80023fe:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002402:	f381 8811 	msr	BASEPRI, r1
 8002406:	f382 8811 	msr	BASEPRI, r2
 800240a:	4b14      	ldr	r3, [pc, #80]	; (800245c <Vector118+0xac>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002412:	d11a      	bne.n	800244a <Vector118+0x9a>
 8002414:	f383 8811 	msr	BASEPRI, r3
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
}
 8002418:	bd38      	pop	{r3, r4, r5, pc}
    _gpt_isr_invoke_cb(gptp);
 800241a:	782b      	ldrb	r3, [r5, #0]
 800241c:	2b04      	cmp	r3, #4
 800241e:	d107      	bne.n	8002430 <Vector118+0x80>
 8002420:	2302      	movs	r3, #2
 8002422:	702b      	strb	r3, [r5, #0]
  gptp->tim->CR1 = 0U;                          /* Initially stopped.       */
 8002424:	6010      	str	r0, [r2, #0]
  gptp->tim->SR  = 0U;                          /* Clear pending IRQs.      */
 8002426:	6110      	str	r0, [r2, #16]
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 8002428:	68d3      	ldr	r3, [r2, #12]
 800242a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800242e:	60d3      	str	r3, [r2, #12]
    _gpt_isr_invoke_cb(gptp);
 8002430:	686b      	ldr	r3, [r5, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0d7      	beq.n	80023e8 <Vector118+0x38>
 8002438:	4807      	ldr	r0, [pc, #28]	; (8002458 <Vector118+0xa8>)
 800243a:	4798      	blx	r3
 800243c:	e7d4      	b.n	80023e8 <Vector118+0x38>
    chSysHalt("SV#8");
 800243e:	4808      	ldr	r0, [pc, #32]	; (8002460 <Vector118+0xb0>)
 8002440:	f7fe fbc6 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002444:	4807      	ldr	r0, [pc, #28]	; (8002464 <Vector118+0xb4>)
 8002446:	f7fe fbc3 	bl	8000bd0 <chSysHalt>
 800244a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800244e:	f7ff bcaf 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002452:	bf00      	nop
 8002454:	200009f0 	.word	0x200009f0
 8002458:	2000086c 	.word	0x2000086c
 800245c:	e000ed00 	.word	0xe000ed00
 8002460:	080050b8 	.word	0x080050b8
 8002464:	080050c0 	.word	0x080050c0
	...

08002470 <Vector88>:
/**
 * @brief   ADC interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC_HANDLER) {
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002472:	2330      	movs	r3, #48	; 0x30
 8002474:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002478:	4c4b      	ldr	r4, [pc, #300]	; (80025a8 <Vector88+0x138>)
 800247a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800247e:	2b00      	cmp	r3, #0
 8002480:	f2c0 8081 	blt.w	8002586 <Vector88+0x116>
 8002484:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002488:	2a00      	cmp	r2, #0
 800248a:	d17c      	bne.n	8002586 <Vector88+0x116>
  oip->dbg.isr_cnt++;
 800248c:	3301      	adds	r3, #1
 800248e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002492:	f382 8811 	msr	BASEPRI, r2
  if (adcp->grpp != NULL) {
 8002496:	4d45      	ldr	r5, [pc, #276]	; (80025ac <Vector88+0x13c>)
  uint32_t sr;

  OSAL_IRQ_PROLOGUE();

#if STM32_ADC_USE_ADC1
  sr = ADC1->SR;
 8002498:	4b45      	ldr	r3, [pc, #276]	; (80025b0 <Vector88+0x140>)
  if (adcp->grpp != NULL) {
 800249a:	6928      	ldr	r0, [r5, #16]
  sr = ADC1->SR;
 800249c:	6819      	ldr	r1, [r3, #0]
  ADC1->SR = 0;
 800249e:	601a      	str	r2, [r3, #0]
  if (adcp->grpp != NULL) {
 80024a0:	2800      	cmp	r0, #0
 80024a2:	d04a      	beq.n	800253a <Vector88+0xca>
    if ((sr & ADC_SR_OVR) && (adcp->state == ADC_ACTIVE)) {
 80024a4:	068a      	lsls	r2, r1, #26
 80024a6:	d461      	bmi.n	800256c <Vector88+0xfc>
    if (sr & ADC_SR_AWD) {
 80024a8:	07cb      	lsls	r3, r1, #31
 80024aa:	d546      	bpl.n	800253a <Vector88+0xca>
 80024ac:	2104      	movs	r1, #4
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

  dmaStreamDisable(adcp->dmastp);
 80024ae:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	6813      	ldr	r3, [r2, #0]
 80024b4:	f023 031f 	bic.w	r3, r3, #31
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	6813      	ldr	r3, [r2, #0]
 80024bc:	f013 0301 	ands.w	r3, r3, #1
 80024c0:	d1fb      	bne.n	80024ba <Vector88+0x4a>
 80024c2:	f897 c009 	ldrb.w	ip, [r7, #9]
      _adc_isr_error_code(adcp, emask);
 80024c6:	6886      	ldr	r6, [r0, #8]
  adcp->adc->CR1 = 0;
 80024c8:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  dmaStreamDisable(adcp->dmastp);
 80024ca:	687f      	ldr	r7, [r7, #4]
 80024cc:	203d      	movs	r0, #61	; 0x3d
 80024ce:	fa00 f00c 	lsl.w	r0, r0, ip
 80024d2:	6038      	str	r0, [r7, #0]
  adcp->adc->CR1 = 0;
 80024d4:	6053      	str	r3, [r2, #4]
  /* Because ticket #822, preserving injected conversions.*/
  adcp->adc->CR2 &= ~(ADC_CR2_SWSTART);
 80024d6:	6893      	ldr	r3, [r2, #8]
 80024d8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024dc:	6093      	str	r3, [r2, #8]
  adcp->adc->CR2 = ADC_CR2_ADON;
 80024de:	2301      	movs	r3, #1
 80024e0:	6093      	str	r3, [r2, #8]
      _adc_isr_error_code(adcp, emask);
 80024e2:	2e00      	cmp	r6, #0
 80024e4:	d055      	beq.n	8002592 <Vector88+0x122>
 80024e6:	2305      	movs	r3, #5
 80024e8:	702b      	strb	r3, [r5, #0]
 80024ea:	4830      	ldr	r0, [pc, #192]	; (80025ac <Vector88+0x13c>)
 80024ec:	47b0      	blx	r6
 80024ee:	782b      	ldrb	r3, [r5, #0]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	d04e      	beq.n	8002592 <Vector88+0x122>
 80024f4:	2330      	movs	r3, #48	; 0x30
 80024f6:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80024fa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80024fe:	2b00      	cmp	r3, #0
 8002500:	dd4f      	ble.n	80025a2 <Vector88+0x132>
 8002502:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8002506:	2b00      	cmp	r3, #0
 8002508:	d14b      	bne.n	80025a2 <Vector88+0x132>
  if (*trp != NULL) {
 800250a:	6968      	ldr	r0, [r5, #20]
  oip->dbg.lock_cnt = (cnt_t)1;
 800250c:	2201      	movs	r2, #1
 800250e:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 8002512:	b168      	cbz	r0, 8002530 <Vector88+0xc0>
    tp->u.rdymsg = msg;
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	6282      	str	r2, [r0, #40]	; 0x28
    *trp = NULL;
 800251a:	616b      	str	r3, [r5, #20]
    (void) chSchReadyI(tp);
 800251c:	f7fe fe50 	bl	80011c0 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002520:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002524:	2b00      	cmp	r3, #0
 8002526:	dd39      	ble.n	800259c <Vector88+0x12c>
 8002528:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800252c:	2b00      	cmp	r3, #0
 800252e:	dd35      	ble.n	800259c <Vector88+0x12c>
  oip->dbg.lock_cnt = (cnt_t)0;
 8002530:	2300      	movs	r3, #0
 8002532:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8002536:	f383 8811 	msr	BASEPRI, r3
 800253a:	2230      	movs	r2, #48	; 0x30
 800253c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002540:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002544:	2b00      	cmp	r3, #0
 8002546:	dd21      	ble.n	800258c <Vector88+0x11c>
 8002548:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800254c:	b9f1      	cbnz	r1, 800258c <Vector88+0x11c>
  oip->dbg.isr_cnt--;
 800254e:	3b01      	subs	r3, #1
 8002550:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002554:	f381 8811 	msr	BASEPRI, r1
 8002558:	f382 8811 	msr	BASEPRI, r2
 800255c:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <Vector88+0x144>)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002564:	d10b      	bne.n	800257e <Vector88+0x10e>
 8002566:	f383 8811 	msr	BASEPRI, r3
}
 800256a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((sr & ADC_SR_OVR) && (adcp->state == ADC_ACTIVE)) {
 800256c:	782b      	ldrb	r3, [r5, #0]
 800256e:	2b03      	cmp	r3, #3
 8002570:	d19a      	bne.n	80024a8 <Vector88+0x38>
      emask |= ADC_ERR_OVERFLOW;
 8002572:	f011 0f01 	tst.w	r1, #1
 8002576:	bf14      	ite	ne
 8002578:	2106      	movne	r1, #6
 800257a:	2102      	moveq	r1, #2
 800257c:	e797      	b.n	80024ae <Vector88+0x3e>
}
 800257e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002582:	f7ff bc15 	b.w	8001db0 <__port_irq_epilogue.part.0>
    chSysHalt("SV#8");
 8002586:	480c      	ldr	r0, [pc, #48]	; (80025b8 <Vector88+0x148>)
 8002588:	f7fe fb22 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800258c:	480b      	ldr	r0, [pc, #44]	; (80025bc <Vector88+0x14c>)
 800258e:	f7fe fb1f 	bl	8000bd0 <chSysHalt>
      _adc_isr_error_code(adcp, emask);
 8002592:	2202      	movs	r2, #2
 8002594:	2300      	movs	r3, #0
 8002596:	702a      	strb	r2, [r5, #0]
 8002598:	612b      	str	r3, [r5, #16]
 800259a:	e7ab      	b.n	80024f4 <Vector88+0x84>
    chSysHalt("SV#7");
 800259c:	4808      	ldr	r0, [pc, #32]	; (80025c0 <Vector88+0x150>)
 800259e:	f7fe fb17 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#6");
 80025a2:	4808      	ldr	r0, [pc, #32]	; (80025c4 <Vector88+0x154>)
 80025a4:	f7fe fb14 	bl	8000bd0 <chSysHalt>
 80025a8:	200009f0 	.word	0x200009f0
 80025ac:	20000808 	.word	0x20000808
 80025b0:	40012000 	.word	0x40012000
 80025b4:	e000ed00 	.word	0xe000ed00
 80025b8:	080050b8 	.word	0x080050b8
 80025bc:	080050c0 	.word	0x080050c0
 80025c0:	08005088 	.word	0x08005088
 80025c4:	08005078 	.word	0x08005078
	...

080025d0 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80025d0:	b510      	push	{r4, lr}
 80025d2:	2330      	movs	r3, #48	; 0x30
 80025d4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80025d8:	4c1c      	ldr	r4, [pc, #112]	; (800264c <Vector6C+0x7c>)
 80025da:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80025de:	2b00      	cmp	r3, #0
 80025e0:	db2a      	blt.n	8002638 <Vector6C+0x68>
 80025e2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80025e6:	bb3a      	cbnz	r2, 8002638 <Vector6C+0x68>
  oip->dbg.isr_cnt++;
 80025e8:	3301      	adds	r3, #1
 80025ea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80025ee:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025f2:	4b17      	ldr	r3, [pc, #92]	; (8002650 <Vector6C+0x80>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 80025f4:	4817      	ldr	r0, [pc, #92]	; (8002654 <Vector6C+0x84>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025f6:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 80025f8:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80025fa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 80025fe:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8002600:	b10a      	cbz	r2, 8002606 <Vector6C+0x36>
    dma.streams[0].func(dma.streams[0].param, flags);
 8002602:	6880      	ldr	r0, [r0, #8]
 8002604:	4790      	blx	r2
 8002606:	2230      	movs	r2, #48	; 0x30
 8002608:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800260c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002610:	2b00      	cmp	r3, #0
 8002612:	dd14      	ble.n	800263e <Vector6C+0x6e>
 8002614:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002618:	b989      	cbnz	r1, 800263e <Vector6C+0x6e>
  oip->dbg.isr_cnt--;
 800261a:	3b01      	subs	r3, #1
 800261c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002620:	f381 8811 	msr	BASEPRI, r1
 8002624:	f382 8811 	msr	BASEPRI, r2
 8002628:	4b0b      	ldr	r3, [pc, #44]	; (8002658 <Vector6C+0x88>)
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002630:	d108      	bne.n	8002644 <Vector6C+0x74>
 8002632:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002636:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002638:	4808      	ldr	r0, [pc, #32]	; (800265c <Vector6C+0x8c>)
 800263a:	f7fe fac9 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 800263e:	4808      	ldr	r0, [pc, #32]	; (8002660 <Vector6C+0x90>)
 8002640:	f7fe fac6 	bl	8000bd0 <chSysHalt>
 8002644:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002648:	f7ff bbb2 	b.w	8001db0 <__port_irq_epilogue.part.0>
 800264c:	200009f0 	.word	0x200009f0
 8002650:	40026000 	.word	0x40026000
 8002654:	20000cf8 	.word	0x20000cf8
 8002658:	e000ed00 	.word	0xe000ed00
 800265c:	080050b8 	.word	0x080050b8
 8002660:	080050c0 	.word	0x080050c0
	...

08002670 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8002670:	b510      	push	{r4, lr}
 8002672:	2330      	movs	r3, #48	; 0x30
 8002674:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002678:	4c1d      	ldr	r4, [pc, #116]	; (80026f0 <Vector70+0x80>)
 800267a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800267e:	2b00      	cmp	r3, #0
 8002680:	db2c      	blt.n	80026dc <Vector70+0x6c>
 8002682:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002686:	bb4a      	cbnz	r2, 80026dc <Vector70+0x6c>
  oip->dbg.isr_cnt++;
 8002688:	3301      	adds	r3, #1
 800268a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800268e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002692:	4b18      	ldr	r3, [pc, #96]	; (80026f4 <Vector70+0x84>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8002694:	4a18      	ldr	r2, [pc, #96]	; (80026f8 <Vector70+0x88>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002696:	6819      	ldr	r1, [r3, #0]
 8002698:	0989      	lsrs	r1, r1, #6
 800269a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 800269e:	0188      	lsls	r0, r1, #6
 80026a0:	6098      	str	r0, [r3, #8]
  if (dma.streams[1].func)
 80026a2:	68d3      	ldr	r3, [r2, #12]
 80026a4:	b10b      	cbz	r3, 80026aa <Vector70+0x3a>
    dma.streams[1].func(dma.streams[1].param, flags);
 80026a6:	6910      	ldr	r0, [r2, #16]
 80026a8:	4798      	blx	r3
 80026aa:	2230      	movs	r2, #48	; 0x30
 80026ac:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80026b0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	dd14      	ble.n	80026e2 <Vector70+0x72>
 80026b8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80026bc:	b989      	cbnz	r1, 80026e2 <Vector70+0x72>
  oip->dbg.isr_cnt--;
 80026be:	3b01      	subs	r3, #1
 80026c0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80026c4:	f381 8811 	msr	BASEPRI, r1
 80026c8:	f382 8811 	msr	BASEPRI, r2
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <Vector70+0x8c>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80026d4:	d108      	bne.n	80026e8 <Vector70+0x78>
 80026d6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80026da:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80026dc:	4808      	ldr	r0, [pc, #32]	; (8002700 <Vector70+0x90>)
 80026de:	f7fe fa77 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80026e2:	4808      	ldr	r0, [pc, #32]	; (8002704 <Vector70+0x94>)
 80026e4:	f7fe fa74 	bl	8000bd0 <chSysHalt>
 80026e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026ec:	f7ff bb60 	b.w	8001db0 <__port_irq_epilogue.part.0>
 80026f0:	200009f0 	.word	0x200009f0
 80026f4:	40026000 	.word	0x40026000
 80026f8:	20000cf8 	.word	0x20000cf8
 80026fc:	e000ed00 	.word	0xe000ed00
 8002700:	080050b8 	.word	0x080050b8
 8002704:	080050c0 	.word	0x080050c0
	...

08002710 <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8002710:	b510      	push	{r4, lr}
 8002712:	2330      	movs	r3, #48	; 0x30
 8002714:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002718:	4c1d      	ldr	r4, [pc, #116]	; (8002790 <Vector74+0x80>)
 800271a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800271e:	2b00      	cmp	r3, #0
 8002720:	db2c      	blt.n	800277c <Vector74+0x6c>
 8002722:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002726:	bb4a      	cbnz	r2, 800277c <Vector74+0x6c>
  oip->dbg.isr_cnt++;
 8002728:	3301      	adds	r3, #1
 800272a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800272e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002732:	4b18      	ldr	r3, [pc, #96]	; (8002794 <Vector74+0x84>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8002734:	4a18      	ldr	r2, [pc, #96]	; (8002798 <Vector74+0x88>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002736:	6819      	ldr	r1, [r3, #0]
 8002738:	0c09      	lsrs	r1, r1, #16
 800273a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 800273e:	0408      	lsls	r0, r1, #16
 8002740:	6098      	str	r0, [r3, #8]
  if (dma.streams[2].func)
 8002742:	6953      	ldr	r3, [r2, #20]
 8002744:	b10b      	cbz	r3, 800274a <Vector74+0x3a>
    dma.streams[2].func(dma.streams[2].param, flags);
 8002746:	6990      	ldr	r0, [r2, #24]
 8002748:	4798      	blx	r3
 800274a:	2230      	movs	r2, #48	; 0x30
 800274c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002750:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002754:	2b00      	cmp	r3, #0
 8002756:	dd14      	ble.n	8002782 <Vector74+0x72>
 8002758:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800275c:	b989      	cbnz	r1, 8002782 <Vector74+0x72>
  oip->dbg.isr_cnt--;
 800275e:	3b01      	subs	r3, #1
 8002760:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002764:	f381 8811 	msr	BASEPRI, r1
 8002768:	f382 8811 	msr	BASEPRI, r2
 800276c:	4b0b      	ldr	r3, [pc, #44]	; (800279c <Vector74+0x8c>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002774:	d108      	bne.n	8002788 <Vector74+0x78>
 8002776:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800277a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800277c:	4808      	ldr	r0, [pc, #32]	; (80027a0 <Vector74+0x90>)
 800277e:	f7fe fa27 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002782:	4808      	ldr	r0, [pc, #32]	; (80027a4 <Vector74+0x94>)
 8002784:	f7fe fa24 	bl	8000bd0 <chSysHalt>
 8002788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800278c:	f7ff bb10 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002790:	200009f0 	.word	0x200009f0
 8002794:	40026000 	.word	0x40026000
 8002798:	20000cf8 	.word	0x20000cf8
 800279c:	e000ed00 	.word	0xe000ed00
 80027a0:	080050b8 	.word	0x080050b8
 80027a4:	080050c0 	.word	0x080050c0
	...

080027b0 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80027b0:	b510      	push	{r4, lr}
 80027b2:	2330      	movs	r3, #48	; 0x30
 80027b4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80027b8:	4c1d      	ldr	r4, [pc, #116]	; (8002830 <Vector78+0x80>)
 80027ba:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80027be:	2b00      	cmp	r3, #0
 80027c0:	db2c      	blt.n	800281c <Vector78+0x6c>
 80027c2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80027c6:	bb4a      	cbnz	r2, 800281c <Vector78+0x6c>
  oip->dbg.isr_cnt++;
 80027c8:	3301      	adds	r3, #1
 80027ca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80027ce:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <Vector78+0x84>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 80027d4:	4a18      	ldr	r2, [pc, #96]	; (8002838 <Vector78+0x88>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80027d6:	6819      	ldr	r1, [r3, #0]
 80027d8:	0d89      	lsrs	r1, r1, #22
 80027da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 80027de:	0588      	lsls	r0, r1, #22
 80027e0:	6098      	str	r0, [r3, #8]
  if (dma.streams[3].func)
 80027e2:	69d3      	ldr	r3, [r2, #28]
 80027e4:	b10b      	cbz	r3, 80027ea <Vector78+0x3a>
    dma.streams[3].func(dma.streams[3].param, flags);
 80027e6:	6a10      	ldr	r0, [r2, #32]
 80027e8:	4798      	blx	r3
 80027ea:	2230      	movs	r2, #48	; 0x30
 80027ec:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80027f0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	dd14      	ble.n	8002822 <Vector78+0x72>
 80027f8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80027fc:	b989      	cbnz	r1, 8002822 <Vector78+0x72>
  oip->dbg.isr_cnt--;
 80027fe:	3b01      	subs	r3, #1
 8002800:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002804:	f381 8811 	msr	BASEPRI, r1
 8002808:	f382 8811 	msr	BASEPRI, r2
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <Vector78+0x8c>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002814:	d108      	bne.n	8002828 <Vector78+0x78>
 8002816:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800281a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800281c:	4808      	ldr	r0, [pc, #32]	; (8002840 <Vector78+0x90>)
 800281e:	f7fe f9d7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002822:	4808      	ldr	r0, [pc, #32]	; (8002844 <Vector78+0x94>)
 8002824:	f7fe f9d4 	bl	8000bd0 <chSysHalt>
 8002828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800282c:	f7ff bac0 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002830:	200009f0 	.word	0x200009f0
 8002834:	40026000 	.word	0x40026000
 8002838:	20000cf8 	.word	0x20000cf8
 800283c:	e000ed00 	.word	0xe000ed00
 8002840:	080050b8 	.word	0x080050b8
 8002844:	080050c0 	.word	0x080050c0
	...

08002850 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8002850:	b510      	push	{r4, lr}
 8002852:	2330      	movs	r3, #48	; 0x30
 8002854:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002858:	4c1c      	ldr	r4, [pc, #112]	; (80028cc <Vector7C+0x7c>)
 800285a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800285e:	2b00      	cmp	r3, #0
 8002860:	db2a      	blt.n	80028b8 <Vector7C+0x68>
 8002862:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002866:	bb3a      	cbnz	r2, 80028b8 <Vector7C+0x68>
  oip->dbg.isr_cnt++;
 8002868:	3301      	adds	r3, #1
 800286a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800286e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002872:	4b17      	ldr	r3, [pc, #92]	; (80028d0 <Vector7C+0x80>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8002874:	4817      	ldr	r0, [pc, #92]	; (80028d4 <Vector7C+0x84>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002876:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8002878:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 800287a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 800287e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8002880:	b10a      	cbz	r2, 8002886 <Vector7C+0x36>
    dma.streams[4].func(dma.streams[4].param, flags);
 8002882:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002884:	4790      	blx	r2
 8002886:	2230      	movs	r2, #48	; 0x30
 8002888:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800288c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002890:	2b00      	cmp	r3, #0
 8002892:	dd14      	ble.n	80028be <Vector7C+0x6e>
 8002894:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002898:	b989      	cbnz	r1, 80028be <Vector7C+0x6e>
  oip->dbg.isr_cnt--;
 800289a:	3b01      	subs	r3, #1
 800289c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80028a0:	f381 8811 	msr	BASEPRI, r1
 80028a4:	f382 8811 	msr	BASEPRI, r2
 80028a8:	4b0b      	ldr	r3, [pc, #44]	; (80028d8 <Vector7C+0x88>)
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80028b0:	d108      	bne.n	80028c4 <Vector7C+0x74>
 80028b2:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80028b6:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80028b8:	4808      	ldr	r0, [pc, #32]	; (80028dc <Vector7C+0x8c>)
 80028ba:	f7fe f989 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80028be:	4808      	ldr	r0, [pc, #32]	; (80028e0 <Vector7C+0x90>)
 80028c0:	f7fe f986 	bl	8000bd0 <chSysHalt>
 80028c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028c8:	f7ff ba72 	b.w	8001db0 <__port_irq_epilogue.part.0>
 80028cc:	200009f0 	.word	0x200009f0
 80028d0:	40026000 	.word	0x40026000
 80028d4:	20000cf8 	.word	0x20000cf8
 80028d8:	e000ed00 	.word	0xe000ed00
 80028dc:	080050b8 	.word	0x080050b8
 80028e0:	080050c0 	.word	0x080050c0
	...

080028f0 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 80028f0:	b510      	push	{r4, lr}
 80028f2:	2330      	movs	r3, #48	; 0x30
 80028f4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 80028f8:	4c1d      	ldr	r4, [pc, #116]	; (8002970 <Vector80+0x80>)
 80028fa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80028fe:	2b00      	cmp	r3, #0
 8002900:	db2c      	blt.n	800295c <Vector80+0x6c>
 8002902:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002906:	bb4a      	cbnz	r2, 800295c <Vector80+0x6c>
  oip->dbg.isr_cnt++;
 8002908:	3301      	adds	r3, #1
 800290a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800290e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002912:	4b18      	ldr	r3, [pc, #96]	; (8002974 <Vector80+0x84>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8002914:	4a18      	ldr	r2, [pc, #96]	; (8002978 <Vector80+0x88>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002916:	6859      	ldr	r1, [r3, #4]
 8002918:	0989      	lsrs	r1, r1, #6
 800291a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 800291e:	0188      	lsls	r0, r1, #6
 8002920:	60d8      	str	r0, [r3, #12]
  if (dma.streams[5].func)
 8002922:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002924:	b10b      	cbz	r3, 800292a <Vector80+0x3a>
    dma.streams[5].func(dma.streams[5].param, flags);
 8002926:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8002928:	4798      	blx	r3
 800292a:	2230      	movs	r2, #48	; 0x30
 800292c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002930:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002934:	2b00      	cmp	r3, #0
 8002936:	dd14      	ble.n	8002962 <Vector80+0x72>
 8002938:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 800293c:	b989      	cbnz	r1, 8002962 <Vector80+0x72>
  oip->dbg.isr_cnt--;
 800293e:	3b01      	subs	r3, #1
 8002940:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002944:	f381 8811 	msr	BASEPRI, r1
 8002948:	f382 8811 	msr	BASEPRI, r2
 800294c:	4b0b      	ldr	r3, [pc, #44]	; (800297c <Vector80+0x8c>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002954:	d108      	bne.n	8002968 <Vector80+0x78>
 8002956:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 800295a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 800295c:	4808      	ldr	r0, [pc, #32]	; (8002980 <Vector80+0x90>)
 800295e:	f7fe f937 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002962:	4808      	ldr	r0, [pc, #32]	; (8002984 <Vector80+0x94>)
 8002964:	f7fe f934 	bl	8000bd0 <chSysHalt>
 8002968:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800296c:	f7ff ba20 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002970:	200009f0 	.word	0x200009f0
 8002974:	40026000 	.word	0x40026000
 8002978:	20000cf8 	.word	0x20000cf8
 800297c:	e000ed00 	.word	0xe000ed00
 8002980:	080050b8 	.word	0x080050b8
 8002984:	080050c0 	.word	0x080050c0
	...

08002990 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8002990:	b510      	push	{r4, lr}
 8002992:	2330      	movs	r3, #48	; 0x30
 8002994:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002998:	4c1d      	ldr	r4, [pc, #116]	; (8002a10 <Vector84+0x80>)
 800299a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800299e:	2b00      	cmp	r3, #0
 80029a0:	db2c      	blt.n	80029fc <Vector84+0x6c>
 80029a2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 80029a6:	bb4a      	cbnz	r2, 80029fc <Vector84+0x6c>
  oip->dbg.isr_cnt++;
 80029a8:	3301      	adds	r3, #1
 80029aa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80029ae:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80029b2:	4b18      	ldr	r3, [pc, #96]	; (8002a14 <Vector84+0x84>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 80029b4:	4a18      	ldr	r2, [pc, #96]	; (8002a18 <Vector84+0x88>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80029b6:	6859      	ldr	r1, [r3, #4]
 80029b8:	0c09      	lsrs	r1, r1, #16
 80029ba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 80029be:	0408      	lsls	r0, r1, #16
 80029c0:	60d8      	str	r0, [r3, #12]
  if (dma.streams[6].func)
 80029c2:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80029c4:	b10b      	cbz	r3, 80029ca <Vector84+0x3a>
    dma.streams[6].func(dma.streams[6].param, flags);
 80029c6:	6b90      	ldr	r0, [r2, #56]	; 0x38
 80029c8:	4798      	blx	r3
 80029ca:	2230      	movs	r2, #48	; 0x30
 80029cc:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80029d0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	dd14      	ble.n	8002a02 <Vector84+0x72>
 80029d8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80029dc:	b989      	cbnz	r1, 8002a02 <Vector84+0x72>
  oip->dbg.isr_cnt--;
 80029de:	3b01      	subs	r3, #1
 80029e0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80029e4:	f381 8811 	msr	BASEPRI, r1
 80029e8:	f382 8811 	msr	BASEPRI, r2
 80029ec:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <Vector84+0x8c>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80029f4:	d108      	bne.n	8002a08 <Vector84+0x78>
 80029f6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 80029fa:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 80029fc:	4808      	ldr	r0, [pc, #32]	; (8002a20 <Vector84+0x90>)
 80029fe:	f7fe f8e7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002a02:	4808      	ldr	r0, [pc, #32]	; (8002a24 <Vector84+0x94>)
 8002a04:	f7fe f8e4 	bl	8000bd0 <chSysHalt>
 8002a08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a0c:	f7ff b9d0 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002a10:	200009f0 	.word	0x200009f0
 8002a14:	40026000 	.word	0x40026000
 8002a18:	20000cf8 	.word	0x20000cf8
 8002a1c:	e000ed00 	.word	0xe000ed00
 8002a20:	080050b8 	.word	0x080050b8
 8002a24:	080050c0 	.word	0x080050c0
	...

08002a30 <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8002a30:	b510      	push	{r4, lr}
 8002a32:	2330      	movs	r3, #48	; 0x30
 8002a34:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002a38:	4c1d      	ldr	r4, [pc, #116]	; (8002ab0 <VectorFC+0x80>)
 8002a3a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	db2c      	blt.n	8002a9c <VectorFC+0x6c>
 8002a42:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002a46:	bb4a      	cbnz	r2, 8002a9c <VectorFC+0x6c>
  oip->dbg.isr_cnt++;
 8002a48:	3301      	adds	r3, #1
 8002a4a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002a4e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002a52:	4b18      	ldr	r3, [pc, #96]	; (8002ab4 <VectorFC+0x84>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 8002a54:	4a18      	ldr	r2, [pc, #96]	; (8002ab8 <VectorFC+0x88>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002a56:	6859      	ldr	r1, [r3, #4]
 8002a58:	0d89      	lsrs	r1, r1, #22
 8002a5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8002a5e:	0588      	lsls	r0, r1, #22
 8002a60:	60d8      	str	r0, [r3, #12]
  if (dma.streams[7].func)
 8002a62:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8002a64:	b10b      	cbz	r3, 8002a6a <VectorFC+0x3a>
    dma.streams[7].func(dma.streams[7].param, flags);
 8002a66:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8002a68:	4798      	blx	r3
 8002a6a:	2230      	movs	r2, #48	; 0x30
 8002a6c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002a70:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	dd14      	ble.n	8002aa2 <VectorFC+0x72>
 8002a78:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002a7c:	b989      	cbnz	r1, 8002aa2 <VectorFC+0x72>
  oip->dbg.isr_cnt--;
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002a84:	f381 8811 	msr	BASEPRI, r1
 8002a88:	f382 8811 	msr	BASEPRI, r2
 8002a8c:	4b0b      	ldr	r3, [pc, #44]	; (8002abc <VectorFC+0x8c>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002a94:	d108      	bne.n	8002aa8 <VectorFC+0x78>
 8002a96:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002a9a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002a9c:	4808      	ldr	r0, [pc, #32]	; (8002ac0 <VectorFC+0x90>)
 8002a9e:	f7fe f897 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002aa2:	4808      	ldr	r0, [pc, #32]	; (8002ac4 <VectorFC+0x94>)
 8002aa4:	f7fe f894 	bl	8000bd0 <chSysHalt>
 8002aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002aac:	f7ff b980 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002ab0:	200009f0 	.word	0x200009f0
 8002ab4:	40026000 	.word	0x40026000
 8002ab8:	20000cf8 	.word	0x20000cf8
 8002abc:	e000ed00 	.word	0xe000ed00
 8002ac0:	080050b8 	.word	0x080050b8
 8002ac4:	080050c0 	.word	0x080050c0
	...

08002ad0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8002ad0:	b510      	push	{r4, lr}
 8002ad2:	2330      	movs	r3, #48	; 0x30
 8002ad4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002ad8:	4c1c      	ldr	r4, [pc, #112]	; (8002b4c <Vector120+0x7c>)
 8002ada:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	db2a      	blt.n	8002b38 <Vector120+0x68>
 8002ae2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002ae6:	bb3a      	cbnz	r2, 8002b38 <Vector120+0x68>
  oip->dbg.isr_cnt++;
 8002ae8:	3301      	adds	r3, #1
 8002aea:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002aee:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002af2:	4b17      	ldr	r3, [pc, #92]	; (8002b50 <Vector120+0x80>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8002af4:	4817      	ldr	r0, [pc, #92]	; (8002b54 <Vector120+0x84>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002af6:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8002af8:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8002afa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8002afe:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8002b00:	b10a      	cbz	r2, 8002b06 <Vector120+0x36>
    dma.streams[8].func(dma.streams[8].param, flags);
 8002b02:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8002b04:	4790      	blx	r2
 8002b06:	2230      	movs	r2, #48	; 0x30
 8002b08:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002b0c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	dd14      	ble.n	8002b3e <Vector120+0x6e>
 8002b14:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002b18:	b989      	cbnz	r1, 8002b3e <Vector120+0x6e>
  oip->dbg.isr_cnt--;
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002b20:	f381 8811 	msr	BASEPRI, r1
 8002b24:	f382 8811 	msr	BASEPRI, r2
 8002b28:	4b0b      	ldr	r3, [pc, #44]	; (8002b58 <Vector120+0x88>)
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002b30:	d108      	bne.n	8002b44 <Vector120+0x74>
 8002b32:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002b36:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002b38:	4808      	ldr	r0, [pc, #32]	; (8002b5c <Vector120+0x8c>)
 8002b3a:	f7fe f849 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002b3e:	4808      	ldr	r0, [pc, #32]	; (8002b60 <Vector120+0x90>)
 8002b40:	f7fe f846 	bl	8000bd0 <chSysHalt>
 8002b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b48:	f7ff b932 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002b4c:	200009f0 	.word	0x200009f0
 8002b50:	40026400 	.word	0x40026400
 8002b54:	20000cf8 	.word	0x20000cf8
 8002b58:	e000ed00 	.word	0xe000ed00
 8002b5c:	080050b8 	.word	0x080050b8
 8002b60:	080050c0 	.word	0x080050c0
	...

08002b70 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 8002b70:	b510      	push	{r4, lr}
 8002b72:	2330      	movs	r3, #48	; 0x30
 8002b74:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002b78:	4c1d      	ldr	r4, [pc, #116]	; (8002bf0 <Vector124+0x80>)
 8002b7a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	db2c      	blt.n	8002bdc <Vector124+0x6c>
 8002b82:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002b86:	bb4a      	cbnz	r2, 8002bdc <Vector124+0x6c>
  oip->dbg.isr_cnt++;
 8002b88:	3301      	adds	r3, #1
 8002b8a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002b8e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002b92:	4b18      	ldr	r3, [pc, #96]	; (8002bf4 <Vector124+0x84>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 8002b94:	4a18      	ldr	r2, [pc, #96]	; (8002bf8 <Vector124+0x88>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002b96:	6819      	ldr	r1, [r3, #0]
 8002b98:	0989      	lsrs	r1, r1, #6
 8002b9a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 8002b9e:	0188      	lsls	r0, r1, #6
 8002ba0:	6098      	str	r0, [r3, #8]
  if (dma.streams[9].func)
 8002ba2:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002ba4:	b10b      	cbz	r3, 8002baa <Vector124+0x3a>
    dma.streams[9].func(dma.streams[9].param, flags);
 8002ba6:	6d10      	ldr	r0, [r2, #80]	; 0x50
 8002ba8:	4798      	blx	r3
 8002baa:	2230      	movs	r2, #48	; 0x30
 8002bac:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002bb0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	dd14      	ble.n	8002be2 <Vector124+0x72>
 8002bb8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002bbc:	b989      	cbnz	r1, 8002be2 <Vector124+0x72>
  oip->dbg.isr_cnt--;
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002bc4:	f381 8811 	msr	BASEPRI, r1
 8002bc8:	f382 8811 	msr	BASEPRI, r2
 8002bcc:	4b0b      	ldr	r3, [pc, #44]	; (8002bfc <Vector124+0x8c>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002bd4:	d108      	bne.n	8002be8 <Vector124+0x78>
 8002bd6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002bda:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002bdc:	4808      	ldr	r0, [pc, #32]	; (8002c00 <Vector124+0x90>)
 8002bde:	f7fd fff7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002be2:	4808      	ldr	r0, [pc, #32]	; (8002c04 <Vector124+0x94>)
 8002be4:	f7fd fff4 	bl	8000bd0 <chSysHalt>
 8002be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bec:	f7ff b8e0 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002bf0:	200009f0 	.word	0x200009f0
 8002bf4:	40026400 	.word	0x40026400
 8002bf8:	20000cf8 	.word	0x20000cf8
 8002bfc:	e000ed00 	.word	0xe000ed00
 8002c00:	080050b8 	.word	0x080050b8
 8002c04:	080050c0 	.word	0x080050c0
	...

08002c10 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002c10:	b510      	push	{r4, lr}
 8002c12:	2330      	movs	r3, #48	; 0x30
 8002c14:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002c18:	4c1d      	ldr	r4, [pc, #116]	; (8002c90 <Vector128+0x80>)
 8002c1a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	db2c      	blt.n	8002c7c <Vector128+0x6c>
 8002c22:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002c26:	bb4a      	cbnz	r2, 8002c7c <Vector128+0x6c>
  oip->dbg.isr_cnt++;
 8002c28:	3301      	adds	r3, #1
 8002c2a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002c2e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002c32:	4b18      	ldr	r3, [pc, #96]	; (8002c94 <Vector128+0x84>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 8002c34:	4a18      	ldr	r2, [pc, #96]	; (8002c98 <Vector128+0x88>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002c36:	6819      	ldr	r1, [r3, #0]
 8002c38:	0c09      	lsrs	r1, r1, #16
 8002c3a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 8002c3e:	0408      	lsls	r0, r1, #16
 8002c40:	6098      	str	r0, [r3, #8]
  if (dma.streams[10].func)
 8002c42:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002c44:	b10b      	cbz	r3, 8002c4a <Vector128+0x3a>
    dma.streams[10].func(dma.streams[10].param, flags);
 8002c46:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8002c48:	4798      	blx	r3
 8002c4a:	2230      	movs	r2, #48	; 0x30
 8002c4c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002c50:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	dd14      	ble.n	8002c82 <Vector128+0x72>
 8002c58:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002c5c:	b989      	cbnz	r1, 8002c82 <Vector128+0x72>
  oip->dbg.isr_cnt--;
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002c64:	f381 8811 	msr	BASEPRI, r1
 8002c68:	f382 8811 	msr	BASEPRI, r2
 8002c6c:	4b0b      	ldr	r3, [pc, #44]	; (8002c9c <Vector128+0x8c>)
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002c74:	d108      	bne.n	8002c88 <Vector128+0x78>
 8002c76:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002c7a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002c7c:	4808      	ldr	r0, [pc, #32]	; (8002ca0 <Vector128+0x90>)
 8002c7e:	f7fd ffa7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002c82:	4808      	ldr	r0, [pc, #32]	; (8002ca4 <Vector128+0x94>)
 8002c84:	f7fd ffa4 	bl	8000bd0 <chSysHalt>
 8002c88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c8c:	f7ff b890 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002c90:	200009f0 	.word	0x200009f0
 8002c94:	40026400 	.word	0x40026400
 8002c98:	20000cf8 	.word	0x20000cf8
 8002c9c:	e000ed00 	.word	0xe000ed00
 8002ca0:	080050b8 	.word	0x080050b8
 8002ca4:	080050c0 	.word	0x080050c0
	...

08002cb0 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002cb0:	b510      	push	{r4, lr}
 8002cb2:	2330      	movs	r3, #48	; 0x30
 8002cb4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002cb8:	4c1d      	ldr	r4, [pc, #116]	; (8002d30 <Vector12C+0x80>)
 8002cba:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	db2c      	blt.n	8002d1c <Vector12C+0x6c>
 8002cc2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002cc6:	bb4a      	cbnz	r2, 8002d1c <Vector12C+0x6c>
  oip->dbg.isr_cnt++;
 8002cc8:	3301      	adds	r3, #1
 8002cca:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002cce:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <Vector12C+0x84>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 8002cd4:	4a18      	ldr	r2, [pc, #96]	; (8002d38 <Vector12C+0x88>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002cd6:	6819      	ldr	r1, [r3, #0]
 8002cd8:	0d89      	lsrs	r1, r1, #22
 8002cda:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002cde:	0588      	lsls	r0, r1, #22
 8002ce0:	6098      	str	r0, [r3, #8]
  if (dma.streams[11].func)
 8002ce2:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8002ce4:	b10b      	cbz	r3, 8002cea <Vector12C+0x3a>
    dma.streams[11].func(dma.streams[11].param, flags);
 8002ce6:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8002ce8:	4798      	blx	r3
 8002cea:	2230      	movs	r2, #48	; 0x30
 8002cec:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002cf0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	dd14      	ble.n	8002d22 <Vector12C+0x72>
 8002cf8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002cfc:	b989      	cbnz	r1, 8002d22 <Vector12C+0x72>
  oip->dbg.isr_cnt--;
 8002cfe:	3b01      	subs	r3, #1
 8002d00:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002d04:	f381 8811 	msr	BASEPRI, r1
 8002d08:	f382 8811 	msr	BASEPRI, r2
 8002d0c:	4b0b      	ldr	r3, [pc, #44]	; (8002d3c <Vector12C+0x8c>)
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002d14:	d108      	bne.n	8002d28 <Vector12C+0x78>
 8002d16:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002d1a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002d1c:	4808      	ldr	r0, [pc, #32]	; (8002d40 <Vector12C+0x90>)
 8002d1e:	f7fd ff57 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002d22:	4808      	ldr	r0, [pc, #32]	; (8002d44 <Vector12C+0x94>)
 8002d24:	f7fd ff54 	bl	8000bd0 <chSysHalt>
 8002d28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d2c:	f7ff b840 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002d30:	200009f0 	.word	0x200009f0
 8002d34:	40026400 	.word	0x40026400
 8002d38:	20000cf8 	.word	0x20000cf8
 8002d3c:	e000ed00 	.word	0xe000ed00
 8002d40:	080050b8 	.word	0x080050b8
 8002d44:	080050c0 	.word	0x080050c0
	...

08002d50 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 8002d50:	b510      	push	{r4, lr}
 8002d52:	2330      	movs	r3, #48	; 0x30
 8002d54:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002d58:	4c1c      	ldr	r4, [pc, #112]	; (8002dcc <Vector130+0x7c>)
 8002d5a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	db2a      	blt.n	8002db8 <Vector130+0x68>
 8002d62:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002d66:	bb3a      	cbnz	r2, 8002db8 <Vector130+0x68>
  oip->dbg.isr_cnt++;
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002d6e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002d72:	4b17      	ldr	r3, [pc, #92]	; (8002dd0 <Vector130+0x80>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 8002d74:	4817      	ldr	r0, [pc, #92]	; (8002dd4 <Vector130+0x84>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002d76:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 8002d78:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8002d7a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 8002d7e:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 8002d80:	b10a      	cbz	r2, 8002d86 <Vector130+0x36>
    dma.streams[12].func(dma.streams[12].param, flags);
 8002d82:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8002d84:	4790      	blx	r2
 8002d86:	2230      	movs	r2, #48	; 0x30
 8002d88:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002d8c:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	dd14      	ble.n	8002dbe <Vector130+0x6e>
 8002d94:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002d98:	b989      	cbnz	r1, 8002dbe <Vector130+0x6e>
  oip->dbg.isr_cnt--;
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002da0:	f381 8811 	msr	BASEPRI, r1
 8002da4:	f382 8811 	msr	BASEPRI, r2
 8002da8:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <Vector130+0x88>)
 8002daa:	685b      	ldr	r3, [r3, #4]
 8002dac:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002db0:	d108      	bne.n	8002dc4 <Vector130+0x74>
 8002db2:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002db6:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002db8:	4808      	ldr	r0, [pc, #32]	; (8002ddc <Vector130+0x8c>)
 8002dba:	f7fd ff09 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002dbe:	4808      	ldr	r0, [pc, #32]	; (8002de0 <Vector130+0x90>)
 8002dc0:	f7fd ff06 	bl	8000bd0 <chSysHalt>
 8002dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dc8:	f7fe bff2 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002dcc:	200009f0 	.word	0x200009f0
 8002dd0:	40026400 	.word	0x40026400
 8002dd4:	20000cf8 	.word	0x20000cf8
 8002dd8:	e000ed00 	.word	0xe000ed00
 8002ddc:	080050b8 	.word	0x080050b8
 8002de0:	080050c0 	.word	0x080050c0
	...

08002df0 <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 8002df0:	b510      	push	{r4, lr}
 8002df2:	2330      	movs	r3, #48	; 0x30
 8002df4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002df8:	4c1d      	ldr	r4, [pc, #116]	; (8002e70 <Vector150+0x80>)
 8002dfa:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db2c      	blt.n	8002e5c <Vector150+0x6c>
 8002e02:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002e06:	bb4a      	cbnz	r2, 8002e5c <Vector150+0x6c>
  oip->dbg.isr_cnt++;
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002e0e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002e12:	4b18      	ldr	r3, [pc, #96]	; (8002e74 <Vector150+0x84>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 8002e14:	4a18      	ldr	r2, [pc, #96]	; (8002e78 <Vector150+0x88>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	0989      	lsrs	r1, r1, #6
 8002e1a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 8002e1e:	0188      	lsls	r0, r1, #6
 8002e20:	60d8      	str	r0, [r3, #12]
  if (dma.streams[13].func)
 8002e22:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
 8002e24:	b10b      	cbz	r3, 8002e2a <Vector150+0x3a>
    dma.streams[13].func(dma.streams[13].param, flags);
 8002e26:	6f10      	ldr	r0, [r2, #112]	; 0x70
 8002e28:	4798      	blx	r3
 8002e2a:	2230      	movs	r2, #48	; 0x30
 8002e2c:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002e30:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	dd14      	ble.n	8002e62 <Vector150+0x72>
 8002e38:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002e3c:	b989      	cbnz	r1, 8002e62 <Vector150+0x72>
  oip->dbg.isr_cnt--;
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002e44:	f381 8811 	msr	BASEPRI, r1
 8002e48:	f382 8811 	msr	BASEPRI, r2
 8002e4c:	4b0b      	ldr	r3, [pc, #44]	; (8002e7c <Vector150+0x8c>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002e54:	d108      	bne.n	8002e68 <Vector150+0x78>
 8002e56:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002e5a:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002e5c:	4808      	ldr	r0, [pc, #32]	; (8002e80 <Vector150+0x90>)
 8002e5e:	f7fd feb7 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002e62:	4808      	ldr	r0, [pc, #32]	; (8002e84 <Vector150+0x94>)
 8002e64:	f7fd feb4 	bl	8000bd0 <chSysHalt>
 8002e68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e6c:	f7fe bfa0 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002e70:	200009f0 	.word	0x200009f0
 8002e74:	40026400 	.word	0x40026400
 8002e78:	20000cf8 	.word	0x20000cf8
 8002e7c:	e000ed00 	.word	0xe000ed00
 8002e80:	080050b8 	.word	0x080050b8
 8002e84:	080050c0 	.word	0x080050c0
	...

08002e90 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002e90:	b510      	push	{r4, lr}
 8002e92:	2330      	movs	r3, #48	; 0x30
 8002e94:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002e98:	4c1d      	ldr	r4, [pc, #116]	; (8002f10 <Vector154+0x80>)
 8002e9a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	db2c      	blt.n	8002efc <Vector154+0x6c>
 8002ea2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002ea6:	bb4a      	cbnz	r2, 8002efc <Vector154+0x6c>
  oip->dbg.isr_cnt++;
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002eae:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002eb2:	4b18      	ldr	r3, [pc, #96]	; (8002f14 <Vector154+0x84>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 8002eb4:	4a18      	ldr	r2, [pc, #96]	; (8002f18 <Vector154+0x88>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	0c09      	lsrs	r1, r1, #16
 8002eba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002ebe:	0408      	lsls	r0, r1, #16
 8002ec0:	60d8      	str	r0, [r3, #12]
  if (dma.streams[14].func)
 8002ec2:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8002ec4:	b10b      	cbz	r3, 8002eca <Vector154+0x3a>
    dma.streams[14].func(dma.streams[14].param, flags);
 8002ec6:	6f90      	ldr	r0, [r2, #120]	; 0x78
 8002ec8:	4798      	blx	r3
 8002eca:	2230      	movs	r2, #48	; 0x30
 8002ecc:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002ed0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	dd14      	ble.n	8002f02 <Vector154+0x72>
 8002ed8:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002edc:	b989      	cbnz	r1, 8002f02 <Vector154+0x72>
  oip->dbg.isr_cnt--;
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002ee4:	f381 8811 	msr	BASEPRI, r1
 8002ee8:	f382 8811 	msr	BASEPRI, r2
 8002eec:	4b0b      	ldr	r3, [pc, #44]	; (8002f1c <Vector154+0x8c>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002ef4:	d108      	bne.n	8002f08 <Vector154+0x78>
 8002ef6:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002efa:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002efc:	4808      	ldr	r0, [pc, #32]	; (8002f20 <Vector154+0x90>)
 8002efe:	f7fd fe67 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002f02:	4808      	ldr	r0, [pc, #32]	; (8002f24 <Vector154+0x94>)
 8002f04:	f7fd fe64 	bl	8000bd0 <chSysHalt>
 8002f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f0c:	f7fe bf50 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002f10:	200009f0 	.word	0x200009f0
 8002f14:	40026400 	.word	0x40026400
 8002f18:	20000cf8 	.word	0x20000cf8
 8002f1c:	e000ed00 	.word	0xe000ed00
 8002f20:	080050b8 	.word	0x080050b8
 8002f24:	080050c0 	.word	0x080050c0
	...

08002f30 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 8002f30:	b510      	push	{r4, lr}
 8002f32:	2330      	movs	r3, #48	; 0x30
 8002f34:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002f38:	4c1e      	ldr	r4, [pc, #120]	; (8002fb4 <Vector158+0x84>)
 8002f3a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	db2d      	blt.n	8002f9e <Vector158+0x6e>
 8002f42:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002f46:	bb52      	cbnz	r2, 8002f9e <Vector158+0x6e>
  oip->dbg.isr_cnt++;
 8002f48:	3301      	adds	r3, #1
 8002f4a:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002f4e:	f382 8811 	msr	BASEPRI, r2
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002f52:	4b19      	ldr	r3, [pc, #100]	; (8002fb8 <Vector158+0x88>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8002f54:	4a19      	ldr	r2, [pc, #100]	; (8002fbc <Vector158+0x8c>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	0d89      	lsrs	r1, r1, #22
 8002f5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002f5e:	0588      	lsls	r0, r1, #22
 8002f60:	60d8      	str	r0, [r3, #12]
  if (dma.streams[15].func)
 8002f62:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
 8002f64:	b113      	cbz	r3, 8002f6c <Vector158+0x3c>
    dma.streams[15].func(dma.streams[15].param, flags);
 8002f66:	f8d2 0080 	ldr.w	r0, [r2, #128]	; 0x80
 8002f6a:	4798      	blx	r3
 8002f6c:	2230      	movs	r2, #48	; 0x30
 8002f6e:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8002f72:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	dd14      	ble.n	8002fa4 <Vector158+0x74>
 8002f7a:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002f7e:	b989      	cbnz	r1, 8002fa4 <Vector158+0x74>
  oip->dbg.isr_cnt--;
 8002f80:	3b01      	subs	r3, #1
 8002f82:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002f86:	f381 8811 	msr	BASEPRI, r1
 8002f8a:	f382 8811 	msr	BASEPRI, r2
 8002f8e:	4b0c      	ldr	r3, [pc, #48]	; (8002fc0 <Vector158+0x90>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8002f96:	d108      	bne.n	8002faa <Vector158+0x7a>
 8002f98:	f383 8811 	msr	BASEPRI, r3

  OSAL_IRQ_EPILOGUE();
}
 8002f9c:	bd10      	pop	{r4, pc}
    chSysHalt("SV#8");
 8002f9e:	4809      	ldr	r0, [pc, #36]	; (8002fc4 <Vector158+0x94>)
 8002fa0:	f7fd fe16 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8002fa4:	4808      	ldr	r0, [pc, #32]	; (8002fc8 <Vector158+0x98>)
 8002fa6:	f7fd fe13 	bl	8000bd0 <chSysHalt>
 8002faa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002fae:	f7fe beff 	b.w	8001db0 <__port_irq_epilogue.part.0>
 8002fb2:	bf00      	nop
 8002fb4:	200009f0 	.word	0x200009f0
 8002fb8:	40026400 	.word	0x40026400
 8002fbc:	20000cf8 	.word	0x20000cf8
 8002fc0:	e000ed00 	.word	0xe000ed00
 8002fc4:	080050b8 	.word	0x080050b8
 8002fc8:	080050c0 	.word	0x080050c0
 8002fcc:	00000000 	.word	0x00000000

08002fd0 <VectorC4>:
/**
 * @brief   I2C2 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	2130      	movs	r1, #48	; 0x30
 8002fd4:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8002fd8:	4c7d      	ldr	r4, [pc, #500]	; (80031d0 <VectorC4+0x200>)
 8002fda:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f2c0 80e5 	blt.w	80031ae <VectorC4+0x1de>
 8002fe4:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8002fe8:	2a00      	cmp	r2, #0
 8002fea:	f040 80e0 	bne.w	80031ae <VectorC4+0x1de>
  oip->dbg.isr_cnt++;
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8002ff4:	f382 8811 	msr	BASEPRI, r2
  I2C_TypeDef *dp = i2cp->i2c;
 8002ff8:	4a76      	ldr	r2, [pc, #472]	; (80031d4 <VectorC4+0x204>)
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8002ffa:	4877      	ldr	r0, [pc, #476]	; (80031d8 <VectorC4+0x208>)
  I2C_TypeDef *dp = i2cp->i2c;
 8002ffc:	6b55      	ldr	r5, [r2, #52]	; 0x34
  uint32_t regSR2 = dp->SR2;
 8002ffe:	69ab      	ldr	r3, [r5, #24]
  uint32_t event = dp->SR1;
 8003000:	696e      	ldr	r6, [r5, #20]
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 8003002:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
 8003006:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 800300a:	4283      	cmp	r3, r0
 800300c:	d836      	bhi.n	800307c <VectorC4+0xac>
 800300e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003012:	d90f      	bls.n	8003034 <VectorC4+0x64>
 8003014:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8003018:	3b01      	subs	r3, #1
 800301a:	2b10      	cmp	r3, #16
 800301c:	d80d      	bhi.n	800303a <VectorC4+0x6a>
 800301e:	e8df f003 	tbb	[pc, r3]
 8003022:	5942      	.short	0x5942
 8003024:	0c0c0c0c 	.word	0x0c0c0c0c
 8003028:	0c0c6f0c 	.word	0x0c0c6f0c
 800302c:	0c0c0c0c 	.word	0x0c0c0c0c
 8003030:	0c0c      	.short	0x0c0c
 8003032:	74          	.byte	0x74
 8003033:	00          	.byte	0x00
 8003034:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8003038:	d035      	beq.n	80030a6 <VectorC4+0xd6>
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 800303a:	f016 0f0a 	tst.w	r6, #10
    (void)dp->SR2;
 800303e:	bf18      	it	ne
 8003040:	69ab      	ldrne	r3, [r5, #24]
 8003042:	2230      	movs	r2, #48	; 0x30
 8003044:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003048:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800304c:	2b00      	cmp	r3, #0
 800304e:	f340 80b1 	ble.w	80031b4 <VectorC4+0x1e4>
 8003052:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8003056:	2900      	cmp	r1, #0
 8003058:	f040 80ac 	bne.w	80031b4 <VectorC4+0x1e4>
  oip->dbg.isr_cnt--;
 800305c:	3b01      	subs	r3, #1
 800305e:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8003062:	f381 8811 	msr	BASEPRI, r1
 8003066:	f382 8811 	msr	BASEPRI, r2
 800306a:	4b5c      	ldr	r3, [pc, #368]	; (80031dc <VectorC4+0x20c>)
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8003072:	f040 80a2 	bne.w	80031ba <VectorC4+0x1ea>
 8003076:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800307a:	bd70      	pop	{r4, r5, r6, pc}
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800307c:	4858      	ldr	r0, [pc, #352]	; (80031e0 <VectorC4+0x210>)
 800307e:	4283      	cmp	r3, r0
 8003080:	d01d      	beq.n	80030be <VectorC4+0xee>
 8003082:	3002      	adds	r0, #2
 8003084:	4283      	cmp	r3, r0
 8003086:	d1d8      	bne.n	800303a <VectorC4+0x6a>
    (void)dp->DR; /* Clear BTF.*/
 8003088:	692b      	ldr	r3, [r5, #16]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800308a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d064      	beq.n	800315e <VectorC4+0x18e>
      i2cp->addr |= 0x01;
 8003094:	8c11      	ldrh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 8003096:	682b      	ldr	r3, [r5, #0]
      i2cp->addr |= 0x01;
 8003098:	f041 0101 	orr.w	r1, r1, #1
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800309c:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
      i2cp->addr |= 0x01;
 80030a0:	8411      	strh	r1, [r2, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 80030a2:	602b      	str	r3, [r5, #0]
      return;
 80030a4:	e7cd      	b.n	8003042 <VectorC4+0x72>
    if ((i2cp->addr >> 8) > 0) {
 80030a6:	8c13      	ldrh	r3, [r2, #32]
 80030a8:	0a1a      	lsrs	r2, r3, #8
 80030aa:	d02c      	beq.n	8003106 <VectorC4+0x136>
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 80030ac:	f002 0206 	and.w	r2, r2, #6
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	4313      	orrs	r3, r2
 80030b6:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80030ba:	612b      	str	r3, [r5, #16]
 80030bc:	e7bd      	b.n	800303a <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030be:	686b      	ldr	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmatx);
 80030c0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 80030c6:	6812      	ldr	r2, [r2, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030c8:	606b      	str	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmatx);
 80030ca:	6813      	ldr	r3, [r2, #0]
 80030cc:	f043 0301 	orr.w	r3, r3, #1
 80030d0:	6013      	str	r3, [r2, #0]
    break;
 80030d2:	e7b2      	b.n	800303a <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030d4:	686b      	ldr	r3, [r5, #4]
    dmaStreamEnable(i2cp->dmarx);
 80030d6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030d8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 80030dc:	680b      	ldr	r3, [r1, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 80030de:	606a      	str	r2, [r5, #4]
    dmaStreamEnable(i2cp->dmarx);
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	f042 0201 	orr.w	r2, r2, #1
 80030e6:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 80030e8:	686a      	ldr	r2, [r5, #4]
 80030ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80030ee:	606a      	str	r2, [r5, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d8a1      	bhi.n	800303a <VectorC4+0x6a>
      dp->CR1 &= ~I2C_CR1_ACK;
 80030f6:	682b      	ldr	r3, [r5, #0]
 80030f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80030fc:	602b      	str	r3, [r5, #0]
 80030fe:	e79c      	b.n	800303a <VectorC4+0x6a>
    dp->DR = (0xFF & (i2cp->addr >> 1));
 8003100:	8c13      	ldrh	r3, [r2, #32]
 8003102:	f3c3 0347 	ubfx	r3, r3, #1, #8
 8003106:	612b      	str	r3, [r5, #16]
    break;
 8003108:	e797      	b.n	800303a <VectorC4+0x6a>
  dmaStreamDisable(i2cp->dmatx);
 800310a:	6b10      	ldr	r0, [r2, #48]	; 0x30
  dp->CR1 = I2C_CR1_SWRST;
 800310c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003110:	602b      	str	r3, [r5, #0]
  dmaStreamDisable(i2cp->dmatx);
 8003112:	6801      	ldr	r1, [r0, #0]
  dp->CR1 = 0;
 8003114:	2300      	movs	r3, #0
 8003116:	602b      	str	r3, [r5, #0]
  dp->CR2 = 0;
 8003118:	606b      	str	r3, [r5, #4]
  dp->SR1 = 0;
 800311a:	616b      	str	r3, [r5, #20]
  dmaStreamDisable(i2cp->dmatx);
 800311c:	680b      	ldr	r3, [r1, #0]
 800311e:	f023 031f 	bic.w	r3, r3, #31
 8003122:	600b      	str	r3, [r1, #0]
 8003124:	680b      	ldr	r3, [r1, #0]
 8003126:	07db      	lsls	r3, r3, #31
 8003128:	d4fc      	bmi.n	8003124 <VectorC4+0x154>
 800312a:	f890 c009 	ldrb.w	ip, [r0, #9]
  dmaStreamDisable(i2cp->dmarx);
 800312e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 8003130:	6842      	ldr	r2, [r0, #4]
 8003132:	233d      	movs	r3, #61	; 0x3d
 8003134:	fa03 f30c 	lsl.w	r3, r3, ip
 8003138:	6013      	str	r3, [r2, #0]
  dmaStreamDisable(i2cp->dmarx);
 800313a:	680a      	ldr	r2, [r1, #0]
 800313c:	6813      	ldr	r3, [r2, #0]
 800313e:	f023 031f 	bic.w	r3, r3, #31
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	6813      	ldr	r3, [r2, #0]
 8003146:	07db      	lsls	r3, r3, #31
 8003148:	d4fc      	bmi.n	8003144 <VectorC4+0x174>
 800314a:	684a      	ldr	r2, [r1, #4]
 800314c:	7a49      	ldrb	r1, [r1, #9]
 800314e:	233d      	movs	r3, #61	; 0x3d
 8003150:	408b      	lsls	r3, r1
 8003152:	6013      	str	r3, [r2, #0]
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 8003154:	686b      	ldr	r3, [r5, #4]
 8003156:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800315a:	606b      	str	r3, [r5, #4]
    break;
 800315c:	e76d      	b.n	800303a <VectorC4+0x6a>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800315e:	686b      	ldr	r3, [r5, #4]
 8003160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003164:	606b      	str	r3, [r5, #4]
    dp->CR1 |= I2C_CR1_STOP;
 8003166:	682b      	ldr	r3, [r5, #0]
 8003168:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800316c:	602b      	str	r3, [r5, #0]
 800316e:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003172:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003176:	2b00      	cmp	r3, #0
 8003178:	dd23      	ble.n	80031c2 <VectorC4+0x1f2>
 800317a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800317e:	bb03      	cbnz	r3, 80031c2 <VectorC4+0x1f2>
  if (*trp != NULL) {
 8003180:	69d0      	ldr	r0, [r2, #28]
  oip->dbg.lock_cnt = (cnt_t)1;
 8003182:	2101      	movs	r1, #1
 8003184:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
 8003188:	b158      	cbz	r0, 80031a2 <VectorC4+0x1d2>
    *trp = NULL;
 800318a:	61d3      	str	r3, [r2, #28]
    tp->u.rdymsg = msg;
 800318c:	6283      	str	r3, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 800318e:	f7fe f817 	bl	80011c0 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8003192:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003196:	2b00      	cmp	r3, #0
 8003198:	dd16      	ble.n	80031c8 <VectorC4+0x1f8>
 800319a:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800319e:	2b00      	cmp	r3, #0
 80031a0:	dd12      	ble.n	80031c8 <VectorC4+0x1f8>
  oip->dbg.lock_cnt = (cnt_t)0;
 80031a2:	2300      	movs	r3, #0
 80031a4:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 80031a8:	f383 8811 	msr	BASEPRI, r3
 80031ac:	e745      	b.n	800303a <VectorC4+0x6a>
    chSysHalt("SV#8");
 80031ae:	480d      	ldr	r0, [pc, #52]	; (80031e4 <VectorC4+0x214>)
 80031b0:	f7fd fd0e 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80031b4:	480c      	ldr	r0, [pc, #48]	; (80031e8 <VectorC4+0x218>)
 80031b6:	f7fd fd0b 	bl	8000bd0 <chSysHalt>
}
 80031ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80031be:	f7fe bdf7 	b.w	8001db0 <__port_irq_epilogue.part.0>
    chSysHalt("SV#6");
 80031c2:	480a      	ldr	r0, [pc, #40]	; (80031ec <VectorC4+0x21c>)
 80031c4:	f7fd fd04 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#7");
 80031c8:	4809      	ldr	r0, [pc, #36]	; (80031f0 <VectorC4+0x220>)
 80031ca:	f7fd fd01 	bl	8000bd0 <chSysHalt>
 80031ce:	bf00      	nop
 80031d0:	200009f0 	.word	0x200009f0
 80031d4:	2000087c 	.word	0x2000087c
 80031d8:	00030011 	.word	0x00030011
 80031dc:	e000ed00 	.word	0xe000ed00
 80031e0:	00070082 	.word	0x00070082
 80031e4:	080050b8 	.word	0x080050b8
 80031e8:	080050c0 	.word	0x080050c0
 80031ec:	08005078 	.word	0x08005078
 80031f0:	08005088 	.word	0x08005088
	...

08003200 <VectorC8>:
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 8003200:	495a      	ldr	r1, [pc, #360]	; (800336c <VectorC8+0x16c>)
 8003202:	6b4a      	ldr	r2, [r1, #52]	; 0x34
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8003204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD2.i2c->SR1;
 8003206:	6955      	ldr	r5, [r2, #20]
 8003208:	2330      	movs	r3, #48	; 0x30
 800320a:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 800320e:	4c58      	ldr	r4, [pc, #352]	; (8003370 <VectorC8+0x170>)
 8003210:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003214:	2b00      	cmp	r3, #0
 8003216:	f2c0 8098 	blt.w	800334a <VectorC8+0x14a>
 800321a:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 800321e:	2a00      	cmp	r2, #0
 8003220:	f040 8093 	bne.w	800334a <VectorC8+0x14a>
  oip->dbg.isr_cnt++;
 8003224:	3301      	adds	r3, #1
 8003226:	b2a8      	uxth	r0, r5
 8003228:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800322c:	f382 8811 	msr	BASEPRI, r2
  dmaStreamDisable(i2cp->dmatx);
 8003230:	e9d1 760c 	ldrd	r7, r6, [r1, #48]	; 0x30

  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 8003234:	f405 435f 	and.w	r3, r5, #57088	; 0xdf00
  dmaStreamDisable(i2cp->dmatx);
 8003238:	683a      	ldr	r2, [r7, #0]
  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 800323a:	43db      	mvns	r3, r3
 800323c:	6173      	str	r3, [r6, #20]
  dmaStreamDisable(i2cp->dmatx);
 800323e:	6813      	ldr	r3, [r2, #0]
 8003240:	f023 031f 	bic.w	r3, r3, #31
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	6813      	ldr	r3, [r2, #0]
 8003248:	07db      	lsls	r3, r3, #31
 800324a:	d4fc      	bmi.n	8003246 <VectorC8+0x46>
 800324c:	f897 c009 	ldrb.w	ip, [r7, #9]
 8003250:	687a      	ldr	r2, [r7, #4]
  dmaStreamDisable(i2cp->dmarx);
 8003252:	6acf      	ldr	r7, [r1, #44]	; 0x2c
  dmaStreamDisable(i2cp->dmatx);
 8003254:	233d      	movs	r3, #61	; 0x3d
 8003256:	fa03 f30c 	lsl.w	r3, r3, ip
 800325a:	6013      	str	r3, [r2, #0]
  dmaStreamDisable(i2cp->dmarx);
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	6813      	ldr	r3, [r2, #0]
 8003260:	f023 031f 	bic.w	r3, r3, #31
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	6813      	ldr	r3, [r2, #0]
 8003268:	07db      	lsls	r3, r3, #31
 800326a:	d4fc      	bmi.n	8003266 <VectorC8+0x66>
 800326c:	f897 c009 	ldrb.w	ip, [r7, #9]
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	233d      	movs	r3, #61	; 0x3d
 8003274:	fa03 f30c 	lsl.w	r3, r3, ip
 8003278:	6013      	str	r3, [r2, #0]
  if (sr & I2C_SR1_BERR) {                          /* Bus error.           */
 800327a:	f3c0 2300 	ubfx	r3, r0, #8, #1
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 800327e:	0582      	lsls	r2, r0, #22
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003280:	bf48      	it	mi
 8003282:	f043 0302 	orrmi.w	r3, r3, #2
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 8003286:	0547      	lsls	r7, r0, #21
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8003288:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 800328a:	d50a      	bpl.n	80032a2 <VectorC8+0xa2>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 800328c:	6872      	ldr	r2, [r6, #4]
 800328e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003292:	6072      	str	r2, [r6, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 8003294:	6832      	ldr	r2, [r6, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 8003296:	f043 0304 	orr.w	r3, r3, #4
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800329a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800329e:	6032      	str	r2, [r6, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 80032a0:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 80032a2:	0502      	lsls	r2, r0, #20
    i2cp->errors |= I2C_OVERRUN;
 80032a4:	bf44      	itt	mi
 80032a6:	f043 0308 	orrmi.w	r3, r3, #8
 80032aa:	608b      	strmi	r3, [r1, #8]
  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 80032ac:	0447      	lsls	r7, r0, #17
    i2cp->errors |= I2C_TIMEOUT;
 80032ae:	bf44      	itt	mi
 80032b0:	f043 0320 	orrmi.w	r3, r3, #32
 80032b4:	608b      	strmi	r3, [r1, #8]
  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 80032b6:	04c6      	lsls	r6, r0, #19
 80032b8:	d41c      	bmi.n	80032f4 <VectorC8+0xf4>
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 80032ba:	042a      	lsls	r2, r5, #16
 80032bc:	d41f      	bmi.n	80032fe <VectorC8+0xfe>
  if (i2cp->errors != I2C_NO_ERROR)
 80032be:	bb0b      	cbnz	r3, 8003304 <VectorC8+0x104>
 80032c0:	2230      	movs	r2, #48	; 0x30
 80032c2:	f382 8811 	msr	BASEPRI, r2
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 80032c6:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	dd40      	ble.n	8003350 <VectorC8+0x150>
 80032ce:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 80032d2:	2900      	cmp	r1, #0
 80032d4:	d13c      	bne.n	8003350 <VectorC8+0x150>
  oip->dbg.isr_cnt--;
 80032d6:	3b01      	subs	r3, #1
 80032d8:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 80032dc:	f381 8811 	msr	BASEPRI, r1
 80032e0:	f382 8811 	msr	BASEPRI, r2
 80032e4:	4b23      	ldr	r3, [pc, #140]	; (8003374 <VectorC8+0x174>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 80032ec:	d133      	bne.n	8003356 <VectorC8+0x156>
 80032ee:	f383 8811 	msr	BASEPRI, r3
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 80032f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    i2cp->errors |= I2C_PEC_ERROR;
 80032f4:	f043 0310 	orr.w	r3, r3, #16
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 80032f8:	0428      	lsls	r0, r5, #16
    i2cp->errors |= I2C_PEC_ERROR;
 80032fa:	608b      	str	r3, [r1, #8]
  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 80032fc:	d502      	bpl.n	8003304 <VectorC8+0x104>
    i2cp->errors |= I2C_SMB_ALERT;
 80032fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003302:	608b      	str	r3, [r1, #8]
 8003304:	2330      	movs	r3, #48	; 0x30
 8003306:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800330a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800330e:	2b00      	cmp	r3, #0
 8003310:	dd25      	ble.n	800335e <VectorC8+0x15e>
 8003312:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8003316:	bb13      	cbnz	r3, 800335e <VectorC8+0x15e>
  if (*trp != NULL) {
 8003318:	69c8      	ldr	r0, [r1, #28]
  oip->dbg.lock_cnt = (cnt_t)1;
 800331a:	2201      	movs	r2, #1
 800331c:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 8003320:	b168      	cbz	r0, 800333e <VectorC8+0x13e>
    tp->u.rdymsg = msg;
 8003322:	f06f 0201 	mvn.w	r2, #1
    *trp = NULL;
 8003326:	61cb      	str	r3, [r1, #28]
    tp->u.rdymsg = msg;
 8003328:	6282      	str	r2, [r0, #40]	; 0x28
    (void) chSchReadyI(tp);
 800332a:	f7fd ff49 	bl	80011c0 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 800332e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003332:	2b00      	cmp	r3, #0
 8003334:	dd16      	ble.n	8003364 <VectorC8+0x164>
 8003336:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 800333a:	2b00      	cmp	r3, #0
 800333c:	dd12      	ble.n	8003364 <VectorC8+0x164>
  oip->dbg.lock_cnt = (cnt_t)0;
 800333e:	2300      	movs	r3, #0
 8003340:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003344:	f383 8811 	msr	BASEPRI, r3
 8003348:	e7ba      	b.n	80032c0 <VectorC8+0xc0>
    chSysHalt("SV#8");
 800334a:	480b      	ldr	r0, [pc, #44]	; (8003378 <VectorC8+0x178>)
 800334c:	f7fd fc40 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 8003350:	480a      	ldr	r0, [pc, #40]	; (800337c <VectorC8+0x17c>)
 8003352:	f7fd fc3d 	bl	8000bd0 <chSysHalt>
}
 8003356:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800335a:	f7fe bd29 	b.w	8001db0 <__port_irq_epilogue.part.0>
    chSysHalt("SV#6");
 800335e:	4808      	ldr	r0, [pc, #32]	; (8003380 <VectorC8+0x180>)
 8003360:	f7fd fc36 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#7");
 8003364:	4807      	ldr	r0, [pc, #28]	; (8003384 <VectorC8+0x184>)
 8003366:	f7fd fc33 	bl	8000bd0 <chSysHalt>
 800336a:	bf00      	nop
 800336c:	2000087c 	.word	0x2000087c
 8003370:	200009f0 	.word	0x200009f0
 8003374:	e000ed00 	.word	0xe000ed00
 8003378:	080050b8 	.word	0x080050b8
 800337c:	080050c0 	.word	0x080050c0
 8003380:	08005078 	.word	0x08005078
 8003384:	08005088 	.word	0x08005088
	...

08003390 <chSchDoPreemption>:
  thread_t *otp = __instance_get_currthread(oip);
 8003390:	4a12      	ldr	r2, [pc, #72]	; (80033dc <chSchDoPreemption+0x4c>)
  ch_priority_queue_t *p = pqp->next;
 8003392:	6810      	ldr	r0, [r2, #0]
 8003394:	68d1      	ldr	r1, [r2, #12]
  pqp->next       = p->next;
 8003396:	6803      	ldr	r3, [r0, #0]
static void __sch_reschedule_ahead(void) {
 8003398:	b510      	push	{r4, lr}
  ntp->state = CH_STATE_CURRENT;
 800339a:	2401      	movs	r4, #1
  pqp->next->prev = pqp;
 800339c:	605a      	str	r2, [r3, #4]
 800339e:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  tp->state = CH_STATE_READY;
 80033a2:	2400      	movs	r4, #0
  pqp->next       = p->next;
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	f881 4024 	strb.w	r4, [r1, #36]	; 0x24
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80033aa:	698b      	ldr	r3, [r1, #24]
  } while (unlikely(pqp->prio > p->prio));
 80033ac:	688c      	ldr	r4, [r1, #8]
  __instance_set_currthread(oip, ntp);
 80033ae:	60d0      	str	r0, [r2, #12]
    pqp = pqp->next;
 80033b0:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	42a2      	cmp	r2, r4
 80033b6:	d8fb      	bhi.n	80033b0 <chSchDoPreemption+0x20>
  p->prev       = pqp->prev;
 80033b8:	685a      	ldr	r2, [r3, #4]
 80033ba:	e9c1 3200 	strd	r3, r2, [r1]
  p->prev->next = p;
 80033be:	6011      	str	r1, [r2, #0]
  pqp->prev     = p;
 80033c0:	6059      	str	r1, [r3, #4]
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80033c2:	f3ef 8309 	mrs	r3, PSP
  chSysSwitch(ntp, otp);
 80033c6:	6a0a      	ldr	r2, [r1, #32]
 80033c8:	3b64      	subs	r3, #100	; 0x64
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d803      	bhi.n	80033d6 <chSchDoPreemption+0x46>
}
 80033ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chSysSwitch(ntp, otp);
 80033d2:	f7fc bf97 	b.w	8000304 <__port_switch>
 80033d6:	4802      	ldr	r0, [pc, #8]	; (80033e0 <chSchDoPreemption+0x50>)
 80033d8:	f7fd fbfa 	bl	8000bd0 <chSysHalt>
 80033dc:	200009f0 	.word	0x200009f0
 80033e0:	08005098 	.word	0x08005098
	...

080033f0 <myprintf>:
static mutex_t mutex_bsp2;


static uint32_t beep_ms = 200;

int myprintf(const char *fmt, ...) {
 80033f0:	b40f      	push	{r0, r1, r2, r3}
 80033f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033f6:	ed2d 8b06 	vpush	{d8-d10}
 80033fa:	b091      	sub	sp, #68	; 0x44
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80033fc:	2330      	movs	r3, #48	; 0x30
 80033fe:	f8dd 9080 	ldr.w	r9, [sp, #128]	; 0x80
 8003402:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003406:	f8df b258 	ldr.w	fp, [pc, #600]	; 8003660 <myprintf+0x270>
 800340a:	e9db 3222 	ldrd	r3, r2, [fp, #136]	; 0x88
 800340e:	4313      	orrs	r3, r2
 8003410:	f040 8190 	bne.w	8003734 <myprintf+0x344>

  chDbgCheckClassS();
  chDbgCheck(mp != NULL);

  /* Is the mutex already locked? */
  if (mp->owner != NULL) {
 8003414:	4a90      	ldr	r2, [pc, #576]	; (8003658 <myprintf+0x268>)
  return __sch_get_currthread();
 8003416:	f8db 400c 	ldr.w	r4, [fp, #12]
 800341a:	6890      	ldr	r0, [r2, #8]
  oip->dbg.lock_cnt = (cnt_t)1;
 800341c:	2301      	movs	r3, #1
 800341e:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 8003422:	2800      	cmp	r0, #0
 8003424:	f000 8288 	beq.w	8003938 <myprintf+0x548>
         priority of the running thread requesting the mutex.*/
      thread_t *tp = mp->owner;

      /* Does the running thread have higher priority than the mutex
         owning thread? */
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 8003428:	68a3      	ldr	r3, [r4, #8]
 800342a:	6882      	ldr	r2, [r0, #8]
 800342c:	429a      	cmp	r2, r3
 800342e:	d20b      	bcs.n	8003448 <myprintf+0x58>
        /* Make priority of thread tp match the running thread's priority.*/
        tp->hdr.pqueue.prio = currtp->hdr.pqueue.prio;
 8003430:	6083      	str	r3, [r0, #8]

        /* The following states need priority queues reordering.*/
        switch (tp->state) {
 8003432:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8003436:	2b06      	cmp	r3, #6
 8003438:	f000 81cb 	beq.w	80037d2 <myprintf+0x3e2>
 800343c:	2b07      	cmp	r3, #7
 800343e:	f000 81ad 	beq.w	800379c <myprintf+0x3ac>
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 81be 	beq.w	80037c4 <myprintf+0x3d4>
/* If the performance code path has been chosen then all the following
   functions are inlined into the various kernel modules.*/
#if CH_CFG_OPTIMIZE_SPEED == TRUE
static inline void ch_sch_prio_insert(ch_queue_t *qp, ch_queue_t *tp) {

  ch_queue_t *cp = qp;
 8003448:	4b83      	ldr	r3, [pc, #524]	; (8003658 <myprintf+0x268>)
 800344a:	e003      	b.n	8003454 <myprintf+0x64>
  do {
    cp = cp->next;
  } while ((cp != qp) &&
 800344c:	6899      	ldr	r1, [r3, #8]
 800344e:	68a2      	ldr	r2, [r4, #8]
 8003450:	4291      	cmp	r1, r2
 8003452:	d303      	bcc.n	800345c <myprintf+0x6c>
    cp = cp->next;
 8003454:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 8003456:	4a80      	ldr	r2, [pc, #512]	; (8003658 <myprintf+0x268>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d1f7      	bne.n	800344c <myprintf+0x5c>
           (threadref(cp)->hdr.pqueue.prio >= threadref(tp)->hdr.pqueue.prio));
  tp->next       = cp;
  tp->prev       = cp->prev;
 800345c:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 800345e:	6023      	str	r3, [r4, #0]
  tp->prev       = cp->prev;
 8003460:	6062      	str	r2, [r4, #4]
  tp->prev->next = tp;
 8003462:	6014      	str	r4, [r2, #0]
  cp->prev       = tp;
 8003464:	605c      	str	r4, [r3, #4]
        break;
      }

      /* Sleep on the mutex.*/
      ch_sch_prio_insert(&mp->queue, &currtp->hdr.queue);
      currtp->u.wtmtxp = mp;
 8003466:	4b7c      	ldr	r3, [pc, #496]	; (8003658 <myprintf+0x268>)
 8003468:	62a3      	str	r3, [r4, #40]	; 0x28
      chSchGoSleepS(CH_STATE_WTMTX);
 800346a:	2006      	movs	r0, #6
 800346c:	f7fe f828 	bl	80014c0 <chSchGoSleepS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003470:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 8003474:	2b00      	cmp	r3, #0
 8003476:	f040 825c 	bne.w	8003932 <myprintf+0x542>
 800347a:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 800347e:	2b00      	cmp	r3, #0
 8003480:	f340 8257 	ble.w	8003932 <myprintf+0x542>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003484:	2300      	movs	r3, #0
 8003486:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 800348a:	f383 8811 	msr	BASEPRI, r3
#else
  char tmpbuf[MAX_FILLER + 1];
#endif

  while (true) {
    c = *fmt++;
 800348e:	4648      	mov	r0, r9
  va_list ap;
  int formatted_bytes;
  chMtxLock(&mutex_bsp2);
  va_start(ap, fmt);
 8003490:	aa21      	add	r2, sp, #132	; 0x84
 8003492:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003496:	9209      	str	r2, [sp, #36]	; 0x24
  formatted_bytes = chvprintf(bsp2, fmt, ap);
 8003498:	9203      	str	r2, [sp, #12]
    if (c == 0) {
 800349a:	2900      	cmp	r1, #0
 800349c:	f000 836a 	beq.w	8003b74 <myprintf+0x784>
 80034a0:	f8df a1b8 	ldr.w	sl, [pc, #440]	; 800365c <myprintf+0x26c>
 80034a4:	461f      	mov	r7, r3
 80034a6:	e00c      	b.n	80034c2 <myprintf+0xd2>
      return n;
    }
    
    if (c != '%') {
      streamPut(chp, (uint8_t)c);
 80034a8:	f8da 3000 	ldr.w	r3, [sl]
      n++;
      continue;
 80034ac:	4681      	mov	r9, r0
      streamPut(chp, (uint8_t)c);
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	486a      	ldr	r0, [pc, #424]	; (800365c <myprintf+0x26c>)
      n++;
 80034b2:	3701      	adds	r7, #1
      streamPut(chp, (uint8_t)c);
 80034b4:	4798      	blx	r3
    c = *fmt++;
 80034b6:	4648      	mov	r0, r9
 80034b8:	f810 1b01 	ldrb.w	r1, [r0], #1
    if (c == 0) {
 80034bc:	2900      	cmp	r1, #0
 80034be:	f000 80e3 	beq.w	8003688 <myprintf+0x298>
    if (c != '%') {
 80034c2:	2925      	cmp	r1, #37	; 0x25
 80034c4:	d1f0      	bne.n	80034a8 <myprintf+0xb8>
    p = tmpbuf;
    s = tmpbuf;

    /* Alignment mode.*/
    left_align = false;
    if (*fmt == '-') {
 80034c6:	f899 3001 	ldrb.w	r3, [r9, #1]
 80034ca:	2b2d      	cmp	r3, #45	; 0x2d
      fmt++;
 80034cc:	bf06      	itte	eq
 80034ce:	f109 0002 	addeq.w	r0, r9, #2
      left_align = true;
 80034d2:	2301      	moveq	r3, #1
    left_align = false;
 80034d4:	2300      	movne	r3, #0
 80034d6:	9302      	str	r3, [sp, #8]
    }

    /* Sign mode.*/
    do_sign = false;
    if (*fmt == '+') {
 80034d8:	7803      	ldrb	r3, [r0, #0]
 80034da:	2b2b      	cmp	r3, #43	; 0x2b
      do_sign = true;
    }

    /* Filler mode.*/
    filler = ' ';
    if (*fmt == '0') {
 80034dc:	bf03      	ittte	eq
 80034de:	7843      	ldrbeq	r3, [r0, #1]
      do_sign = true;
 80034e0:	2501      	moveq	r5, #1
      fmt++;
 80034e2:	3001      	addeq	r0, #1
    do_sign = false;
 80034e4:	2500      	movne	r5, #0
    if (*fmt == '0') {
 80034e6:	2b30      	cmp	r3, #48	; 0x30
      fmt++;
 80034e8:	bf03      	ittte	eq
 80034ea:	3001      	addeq	r0, #1
      filler = '0';
 80034ec:	461e      	moveq	r6, r3
    }
    
    /* Width modifier.*/
    if ( *fmt == '*') {
 80034ee:	7803      	ldrbeq	r3, [r0, #0]
    filler = ' ';
 80034f0:	2620      	movne	r6, #32
    if ( *fmt == '*') {
 80034f2:	2b2a      	cmp	r3, #42	; 0x2a
 80034f4:	d149      	bne.n	800358a <myprintf+0x19a>
      width = va_arg(ap, int);
      ++fmt;
      c = *fmt++;
 80034f6:	7843      	ldrb	r3, [r0, #1]
      width = va_arg(ap, int);
 80034f8:	9a03      	ldr	r2, [sp, #12]
      }
    }
    
    /* Precision modifier.*/
    precision = 0;
    if (c == '.') {
 80034fa:	2b2e      	cmp	r3, #46	; 0x2e
      width = va_arg(ap, int);
 80034fc:	f852 4b04 	ldr.w	r4, [r2], #4
      c = *fmt++;
 8003500:	f100 0902 	add.w	r9, r0, #2
    if (c == '.') {
 8003504:	d057      	beq.n	80035b6 <myprintf+0x1c6>
    precision = 0;
 8003506:	f04f 0800 	mov.w	r8, #0
        }
      }
    }
    
    /* Long modifier.*/
    if (c == 'l' || c == 'L') {
 800350a:	f003 01df 	and.w	r1, r3, #223	; 0xdf
 800350e:	294c      	cmp	r1, #76	; 0x4c
 8003510:	d061      	beq.n	80035d6 <myprintf+0x1e6>
    else {
      is_long = (c >= 'A') && (c <= 'Z');
    }

    /* Command decoding.*/
    switch (c) {
 8003512:	f1a3 0144 	sub.w	r1, r3, #68	; 0x44
 8003516:	2934      	cmp	r1, #52	; 0x34
 8003518:	f200 810f 	bhi.w	800373a <myprintf+0x34a>
 800351c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003520:	010d0173 	.word	0x010d0173
 8003524:	010d010d 	.word	0x010d010d
 8003528:	0173010d 	.word	0x0173010d
 800352c:	010d010d 	.word	0x010d010d
 8003530:	010d010d 	.word	0x010d010d
 8003534:	01be010d 	.word	0x01be010d
 8003538:	010d0185 	.word	0x010d0185
 800353c:	010d010d 	.word	0x010d010d
 8003540:	01c1010d 	.word	0x01c1010d
 8003544:	010d010d 	.word	0x010d010d
 8003548:	010d0185 	.word	0x010d0185
 800354c:	010d010d 	.word	0x010d010d
 8003550:	010d010d 	.word	0x010d010d
 8003554:	010d010d 	.word	0x010d010d
 8003558:	010d010d 	.word	0x010d010d
 800355c:	01f9010d 	.word	0x01f9010d
 8003560:	010d0173 	.word	0x010d0173
 8003564:	010d01e5 	.word	0x010d01e5
 8003568:	0173010d 	.word	0x0173010d
 800356c:	010d010d 	.word	0x010d010d
 8003570:	010d010d 	.word	0x010d010d
 8003574:	01be010d 	.word	0x01be010d
 8003578:	010d0185 	.word	0x010d0185
 800357c:	01c4010d 	.word	0x01c4010d
 8003580:	01c1010d 	.word	0x01c1010d
 8003584:	010d010d 	.word	0x010d010d
 8003588:	0185      	.short	0x0185
        c = *fmt++;
 800358a:	f100 0901 	add.w	r9, r0, #1
        if (c == 0) {
 800358e:	2b00      	cmp	r3, #0
 8003590:	d07a      	beq.n	8003688 <myprintf+0x298>
      width = 0;
 8003592:	2400      	movs	r4, #0
 8003594:	e007      	b.n	80035a6 <myprintf+0x1b6>
        c = *fmt++;
 8003596:	f819 3b01 	ldrb.w	r3, [r9], #1
          width = width * 10 + c;
 800359a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800359e:	eb02 0444 	add.w	r4, r2, r4, lsl #1
        if (c == 0) {
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d070      	beq.n	8003688 <myprintf+0x298>
        if (c >= '0' && c <= '9') {
 80035a6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80035aa:	b2d2      	uxtb	r2, r2
 80035ac:	2a09      	cmp	r2, #9
 80035ae:	d9f2      	bls.n	8003596 <myprintf+0x1a6>
    if (c == '.') {
 80035b0:	2b2e      	cmp	r3, #46	; 0x2e
 80035b2:	9a03      	ldr	r2, [sp, #12]
 80035b4:	d1a7      	bne.n	8003506 <myprintf+0x116>
      c = *fmt++;
 80035b6:	f899 3000 	ldrb.w	r3, [r9]
      if (c == 0) {
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d064      	beq.n	8003688 <myprintf+0x298>
      if (c == '*') {
 80035be:	2b2a      	cmp	r3, #42	; 0x2a
 80035c0:	d150      	bne.n	8003664 <myprintf+0x274>
        c = *fmt++;
 80035c2:	f899 3001 	ldrb.w	r3, [r9, #1]
        precision = va_arg(ap, int);
 80035c6:	f852 8b04 	ldr.w	r8, [r2], #4
    if (c == 'l' || c == 'L') {
 80035ca:	f003 01df 	and.w	r1, r3, #223	; 0xdf
 80035ce:	294c      	cmp	r1, #76	; 0x4c
        c = *fmt++;
 80035d0:	f109 0902 	add.w	r9, r9, #2
    if (c == 'l' || c == 'L') {
 80035d4:	d19d      	bne.n	8003512 <myprintf+0x122>
      c = *fmt++;
 80035d6:	f819 3b01 	ldrb.w	r3, [r9], #1
      if (c == 0) {
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d054      	beq.n	8003688 <myprintf+0x298>
    switch (c) {
 80035de:	f1a3 0144 	sub.w	r1, r3, #68	; 0x44
 80035e2:	2934      	cmp	r1, #52	; 0x34
 80035e4:	f200 80a9 	bhi.w	800373a <myprintf+0x34a>
 80035e8:	e8df f011 	tbh	[pc, r1, lsl #1]
 80035ec:	00a7010d 	.word	0x00a7010d
 80035f0:	00a700a7 	.word	0x00a700a7
 80035f4:	010d00a7 	.word	0x010d00a7
 80035f8:	00a700a7 	.word	0x00a700a7
 80035fc:	00a700a7 	.word	0x00a700a7
 8003600:	015800a7 	.word	0x015800a7
 8003604:	00a7011f 	.word	0x00a7011f
 8003608:	00a700a7 	.word	0x00a700a7
 800360c:	015b00a7 	.word	0x015b00a7
 8003610:	00a700a7 	.word	0x00a700a7
 8003614:	00a7011f 	.word	0x00a7011f
 8003618:	00a700a7 	.word	0x00a700a7
 800361c:	00a700a7 	.word	0x00a700a7
 8003620:	00a700a7 	.word	0x00a700a7
 8003624:	00a700a7 	.word	0x00a700a7
 8003628:	019300a7 	.word	0x019300a7
 800362c:	00a7010d 	.word	0x00a7010d
 8003630:	00a7017f 	.word	0x00a7017f
 8003634:	010d00a7 	.word	0x010d00a7
 8003638:	00a700a7 	.word	0x00a700a7
 800363c:	00a700a7 	.word	0x00a700a7
 8003640:	015800a7 	.word	0x015800a7
 8003644:	00a7011f 	.word	0x00a7011f
 8003648:	015e00a7 	.word	0x015e00a7
 800364c:	015b00a7 	.word	0x015b00a7
 8003650:	00a700a7 	.word	0x00a700a7
 8003654:	011f      	.short	0x011f
 8003656:	bf00      	nop
 8003658:	20000d7c 	.word	0x20000d7c
 800365c:	20000934 	.word	0x20000934
 8003660:	200009f0 	.word	0x200009f0
      c = *fmt++;
 8003664:	f109 0901 	add.w	r9, r9, #1
    precision = 0;
 8003668:	f04f 0800 	mov.w	r8, #0
        while (c >= '0' && c <= '9') {
 800366c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8003670:	b2c9      	uxtb	r1, r1
 8003672:	2909      	cmp	r1, #9
 8003674:	f63f af49 	bhi.w	800350a <myprintf+0x11a>
          c = *fmt++;
 8003678:	f819 3b01 	ldrb.w	r3, [r9], #1
          precision = precision * 10 + c;
 800367c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
 8003680:	eb01 0848 	add.w	r8, r1, r8, lsl #1
          if (c == 0) {
 8003684:	2b00      	cmp	r3, #0
 8003686:	d1f1      	bne.n	800366c <myprintf+0x27c>
 8003688:	463e      	mov	r6, r7
 800368a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800368e:	2330      	movs	r3, #48	; 0x30
 8003690:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003694:	e9db 3222 	ldrd	r3, r2, [fp, #136]	; 0x88
 8003698:	431a      	orrs	r2, r3
 800369a:	d14b      	bne.n	8003734 <myprintf+0x344>
  return (bool)(qp->next != qp);
 800369c:	4da9      	ldr	r5, [pc, #676]	; (8003944 <myprintf+0x554>)
 800369e:	6828      	ldr	r0, [r5, #0]
    chDbgAssert(currtp->mtxlist == mp, "not next in list");

    /* Removes the top mutex from the thread's owned mutexes list and marks
       it as not owned. Note, it is assumed to be the same mutex passed as
       parameter of this function.*/
    currtp->mtxlist = mp->next;
 80036a0:	68eb      	ldr	r3, [r5, #12]
  oip->dbg.lock_cnt = (cnt_t)1;
 80036a2:	2401      	movs	r4, #1

    /* If a thread is waiting on the mutex then the fun part begins.*/
    if (chMtxQueueNotEmptyS(mp)) {
 80036a4:	42a8      	cmp	r0, r5
 80036a6:	f8cb 408c 	str.w	r4, [fp, #140]	; 0x8c
    currtp->mtxlist = mp->next;
 80036aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    if (chMtxQueueNotEmptyS(mp)) {
 80036ac:	f000 8173 	beq.w	8003996 <myprintf+0x5a6>
      thread_t *tp;

      /* Recalculates the optimal thread priority by scanning the owned
         mutexes list.*/
      tprio_t newprio = currtp->realprio;
 80036b0:	6c0c      	ldr	r4, [r1, #64]	; 0x40
      lmp = currtp->mtxlist;
      while (lmp != NULL) {
 80036b2:	b14b      	cbz	r3, 80036c8 <myprintf+0x2d8>
 80036b4:	681a      	ldr	r2, [r3, #0]
        /* If the highest priority thread waiting in the mutexes list has a
           greater priority than the current thread base priority then the
           final priority will have at least that priority.*/
        if (chMtxQueueNotEmptyS(lmp) &&
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d003      	beq.n	80036c2 <myprintf+0x2d2>
 80036ba:	6892      	ldr	r2, [r2, #8]
 80036bc:	4294      	cmp	r4, r2
 80036be:	bf38      	it	cc
 80036c0:	4614      	movcc	r4, r2
            ((threadref(lmp->queue.next))->hdr.pqueue.prio > newprio)) {
          newprio = (threadref(lmp->queue.next))->hdr.pqueue.prio;
        }
        lmp = lmp->next;
 80036c2:	68db      	ldr	r3, [r3, #12]
      while (lmp != NULL) {
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d1f5      	bne.n	80036b4 <myprintf+0x2c4>
      }

      /* Assigns to the current thread the highest priority among all the
         waiting threads.*/
      currtp->hdr.pqueue.prio = newprio;
 80036c8:	608c      	str	r4, [r1, #8]
  qp->next       = p->next;
 80036ca:	6803      	ldr	r3, [r0, #0]
 80036cc:	4a9d      	ldr	r2, [pc, #628]	; (8003944 <myprintf+0x554>)
  qp->next->prev = qp;
 80036ce:	605a      	str	r2, [r3, #4]
  qp->next       = p->next;
 80036d0:	6013      	str	r3, [r2, #0]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
      mp->cnt = (cnt_t)1;
#endif
      tp = threadref(ch_queue_fifo_remove(&mp->queue));
      mp->owner = tp;
      mp->next = tp->mtxlist;
 80036d2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
      tp->mtxlist = mp;
 80036d4:	63c2      	str	r2, [r0, #60]	; 0x3c
      mp->next = tp->mtxlist;
 80036d6:	e9c2 0302 	strd	r0, r3, [r2, #8]

      /* Note, not using chSchWakeupS() because that function expects the
         current thread to have the higher or equal priority than the ones
         in the ready list. This is not necessarily true here because we
         just changed priority.*/
      (void) chSchReadyI(tp);
 80036da:	f7fd fd71 	bl	80011c0 <chSchReadyI.isra.0>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80036de:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	f040 8243 	bne.w	8003b6e <myprintf+0x77e>
 80036e8:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f340 823e 	ble.w	8003b6e <myprintf+0x77e>
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 80036f2:	f8db 2000 	ldr.w	r2, [fp]
 80036f6:	f8db 300c 	ldr.w	r3, [fp, #12]
 80036fa:	6892      	ldr	r2, [r2, #8]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d90b      	bls.n	800371a <myprintf+0x32a>
    __sch_reschedule_ahead();
 8003702:	f7ff fe45 	bl	8003390 <chSchDoPreemption>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003706:	f8db 3088 	ldr.w	r3, [fp, #136]	; 0x88
 800370a:	2b00      	cmp	r3, #0
 800370c:	f040 8111 	bne.w	8003932 <myprintf+0x542>
 8003710:	f8db 308c 	ldr.w	r3, [fp, #140]	; 0x8c
 8003714:	2b00      	cmp	r3, #0
 8003716:	f340 810c 	ble.w	8003932 <myprintf+0x542>
  oip->dbg.lock_cnt = (cnt_t)0;
 800371a:	2300      	movs	r3, #0
 800371c:	f8cb 308c 	str.w	r3, [fp, #140]	; 0x8c
 8003720:	f383 8811 	msr	BASEPRI, r3
  va_end(ap);
  chMtxUnlock(&mutex_bsp2);

  return formatted_bytes;
}
 8003724:	4630      	mov	r0, r6
 8003726:	b011      	add	sp, #68	; 0x44
 8003728:	ecbd 8b06 	vpop	{d8-d10}
 800372c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003730:	b004      	add	sp, #16
 8003732:	4770      	bx	lr
    chSysHalt("SV#4");
 8003734:	4884      	ldr	r0, [pc, #528]	; (8003948 <myprintf+0x558>)
 8003736:	f7fd fa4b 	bl	8000bd0 <chSysHalt>
        l = va_arg(ap, unsigned int);
      }
      p = ch_ltoa(p, l, c);
      break;
    default:
      *p++ = c;
 800373a:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    }
    i = (int)(p - s);
    if ((width -= i) < 0) {
      width = 0;
    }
    if (left_align == false) {
 800373e:	9b02      	ldr	r3, [sp, #8]
      break;
 8003740:	9203      	str	r2, [sp, #12]
 8003742:	3c01      	subs	r4, #1
 8003744:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
    if (left_align == false) {
 8003748:	2b00      	cmp	r3, #0
 800374a:	f040 80ef 	bne.w	800392c <myprintf+0x53c>
      width = -width;
    }
    if (width < 0) {
 800374e:	9b02      	ldr	r3, [sp, #8]
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	2c00      	cmp	r4, #0
      width = -width;
 8003754:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 8003758:	f300 8120 	bgt.w	800399c <myprintf+0x5ac>
    if (left_align == false) {
 800375c:	ad0a      	add	r5, sp, #40	; 0x28
 800375e:	9b01      	ldr	r3, [sp, #4]
 8003760:	1c5c      	adds	r4, r3, #1
 8003762:	442c      	add	r4, r5
        streamPut(chp, (uint8_t)filler);
        n++;
      } while (++width != 0);
    }
    while (--i >= 0) {
      streamPut(chp, (uint8_t)*s++);
 8003764:	f8da 3000 	ldr.w	r3, [sl]
 8003768:	f815 1b01 	ldrb.w	r1, [r5], #1
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	4650      	mov	r0, sl
 8003770:	4798      	blx	r3
    while (--i >= 0) {
 8003772:	42a5      	cmp	r5, r4
 8003774:	d1f6      	bne.n	8003764 <myprintf+0x374>
      n++;
 8003776:	9b01      	ldr	r3, [sp, #4]
 8003778:	3701      	adds	r7, #1
 800377a:	443b      	add	r3, r7
 800377c:	461f      	mov	r7, r3
    }

    while (width) {
 800377e:	f1b8 0f00 	cmp.w	r8, #0
 8003782:	f43f ae98 	beq.w	80034b6 <myprintf+0xc6>
 8003786:	4644      	mov	r4, r8
      streamPut(chp, (uint8_t)filler);
 8003788:	f8da 3000 	ldr.w	r3, [sl]
 800378c:	4631      	mov	r1, r6
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4650      	mov	r0, sl
 8003792:	4798      	blx	r3
    while (width) {
 8003794:	3c01      	subs	r4, #1
 8003796:	d1f7      	bne.n	8003788 <myprintf+0x398>
      n++;
 8003798:	4447      	add	r7, r8
 800379a:	e68c      	b.n	80034b6 <myprintf+0xc6>
  p->prev->next = p->next;
 800379c:	e9d0 3200 	ldrd	r3, r2, [r0]
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 80037a0:	6a85      	ldr	r5, [r0, #40]	; 0x28
 80037a2:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80037a4:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 80037a6:	462b      	mov	r3, r5
 80037a8:	e003      	b.n	80037b2 <myprintf+0x3c2>
  } while ((cp != qp) &&
 80037aa:	6899      	ldr	r1, [r3, #8]
 80037ac:	6882      	ldr	r2, [r0, #8]
 80037ae:	4291      	cmp	r1, r2
 80037b0:	d302      	bcc.n	80037b8 <myprintf+0x3c8>
    cp = cp->next;
 80037b2:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 80037b4:	429d      	cmp	r5, r3
 80037b6:	d1f8      	bne.n	80037aa <myprintf+0x3ba>
  tp->prev       = cp->prev;
 80037b8:	685a      	ldr	r2, [r3, #4]
  tp->next       = cp;
 80037ba:	6003      	str	r3, [r0, #0]
  tp->prev       = cp->prev;
 80037bc:	6042      	str	r2, [r0, #4]
  tp->prev->next = tp;
 80037be:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 80037c0:	6058      	str	r0, [r3, #4]
}
 80037c2:	e641      	b.n	8003448 <myprintf+0x58>
  p->prev->next = p->next;
 80037c4:	e9d0 3200 	ldrd	r3, r2, [r0]
 80037c8:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80037ca:	605a      	str	r2, [r3, #4]
          (void) chSchReadyI(threadref(ch_queue_dequeue(&tp->hdr.queue)));
 80037cc:	f7fd fcf8 	bl	80011c0 <chSchReadyI.isra.0>
          break;
 80037d0:	e63a      	b.n	8003448 <myprintf+0x58>
  p->prev->next = p->next;
 80037d2:	e9d0 3200 	ldrd	r3, r2, [r0]
          ch_sch_prio_insert(&tp->u.wtmtxp->queue,
 80037d6:	6a85      	ldr	r5, [r0, #40]	; 0x28
 80037d8:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80037da:	605a      	str	r2, [r3, #4]
  ch_queue_t *cp = qp;
 80037dc:	462b      	mov	r3, r5
 80037de:	e003      	b.n	80037e8 <myprintf+0x3f8>
  } while ((cp != qp) &&
 80037e0:	6899      	ldr	r1, [r3, #8]
 80037e2:	6882      	ldr	r2, [r0, #8]
 80037e4:	4291      	cmp	r1, r2
 80037e6:	d302      	bcc.n	80037ee <myprintf+0x3fe>
    cp = cp->next;
 80037e8:	681b      	ldr	r3, [r3, #0]
  } while ((cp != qp) &&
 80037ea:	429d      	cmp	r5, r3
 80037ec:	d1f8      	bne.n	80037e0 <myprintf+0x3f0>
  tp->prev       = cp->prev;
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	6042      	str	r2, [r0, #4]
  tp->next       = cp;
 80037f2:	6003      	str	r3, [r0, #0]
  tp->prev->next = tp;
 80037f4:	6010      	str	r0, [r2, #0]
  cp->prev       = tp;
 80037f6:	6058      	str	r0, [r3, #4]
          tp = tp->u.wtmtxp->owner;
 80037f8:	68a8      	ldr	r0, [r5, #8]
      while (tp->hdr.pqueue.prio < currtp->hdr.pqueue.prio) {
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	6882      	ldr	r2, [r0, #8]
 80037fe:	4293      	cmp	r3, r2
 8003800:	f63f ae16 	bhi.w	8003430 <myprintf+0x40>
 8003804:	e620      	b.n	8003448 <myprintf+0x58>
        l = va_arg(ap, int);
 8003806:	4613      	mov	r3, r2
 8003808:	f853 1b04 	ldr.w	r1, [r3], #4
 800380c:	9303      	str	r3, [sp, #12]
      if (l < 0) {
 800380e:	2900      	cmp	r1, #0
 8003810:	f2c0 80c7 	blt.w	80039a2 <myprintf+0x5b2>
        if (do_sign) {
 8003814:	2d00      	cmp	r5, #0
 8003816:	f000 81a0 	beq.w	8003b5a <myprintf+0x76a>
          *p++ = '+';
 800381a:	232b      	movs	r3, #43	; 0x2b
 800381c:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 8003820:	ab0a      	add	r3, sp, #40	; 0x28
 8003822:	f10d 0529 	add.w	r5, sp, #41	; 0x29
 8003826:	9304      	str	r3, [sp, #16]
 8003828:	e0c3      	b.n	80039b2 <myprintf+0x5c2>
    switch (c) {
 800382a:	f04f 0c10 	mov.w	ip, #16
        l = va_arg(ap, unsigned int);
 800382e:	4613      	mov	r3, r2
  q = p + MAX_FILLER;
 8003830:	f10d 0e33 	add.w	lr, sp, #51	; 0x33
        l = va_arg(ap, unsigned int);
 8003834:	f853 1b04 	ldr.w	r1, [r3], #4
 8003838:	9303      	str	r3, [sp, #12]
  q = p + MAX_FILLER;
 800383a:	4672      	mov	r2, lr
 800383c:	e000      	b.n	8003840 <myprintf+0x450>
 800383e:	462a      	mov	r2, r5
    i = (int)(l % radix);
 8003840:	4608      	mov	r0, r1
 8003842:	fbb1 f1fc 	udiv	r1, r1, ip
 8003846:	fb0c 0511 	mls	r5, ip, r1, r0
    i += '0';
 800384a:	f105 0330 	add.w	r3, r5, #48	; 0x30
    if (i > '9') {
 800384e:	2b39      	cmp	r3, #57	; 0x39
      i += 'A' - '0' - 10;
 8003850:	bfc8      	it	gt
 8003852:	f105 0337 	addgt.w	r3, r5, #55	; 0x37
    *--q = i;
 8003856:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8003858:	4560      	cmp	r0, ip
    *--q = i;
 800385a:	f802 3c01 	strb.w	r3, [r2, #-1]
 800385e:	f102 35ff 	add.w	r5, r2, #4294967295
  } while ((ll /= radix) != 0);
 8003862:	d2ec      	bcs.n	800383e <myprintf+0x44e>
  i = (int)(p + MAX_FILLER - q);
 8003864:	a90a      	add	r1, sp, #40	; 0x28
 8003866:	ebae 0505 	sub.w	r5, lr, r5
 800386a:	9104      	str	r1, [sp, #16]
 800386c:	e001      	b.n	8003872 <myprintf+0x482>
    *p++ = *q++;
 800386e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8003872:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 8003876:	4572      	cmp	r2, lr
 8003878:	d1f9      	bne.n	800386e <myprintf+0x47e>
        i--;
 800387a:	1e6b      	subs	r3, r5, #1
    if ((width -= i) < 0) {
 800387c:	1b64      	subs	r4, r4, r5
    s = tmpbuf;
 800387e:	9d04      	ldr	r5, [sp, #16]
        i--;
 8003880:	9301      	str	r3, [sp, #4]
    if (left_align == false) {
 8003882:	9b02      	ldr	r3, [sp, #8]
 8003884:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
 8003888:	b91b      	cbnz	r3, 8003892 <myprintf+0x4a2>
    if (width < 0) {
 800388a:	2c00      	cmp	r4, #0
      width = -width;
 800388c:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 8003890:	dc5e      	bgt.n	8003950 <myprintf+0x560>
    while (--i >= 0) {
 8003892:	9b01      	ldr	r3, [sp, #4]
 8003894:	2b00      	cmp	r3, #0
 8003896:	f6bf af62 	bge.w	800375e <myprintf+0x36e>
 800389a:	e770      	b.n	800377e <myprintf+0x38e>
    switch (c) {
 800389c:	f04f 0c08 	mov.w	ip, #8
 80038a0:	e7c5      	b.n	800382e <myprintf+0x43e>
 80038a2:	f04f 0c0a 	mov.w	ip, #10
 80038a6:	e7c2      	b.n	800382e <myprintf+0x43e>
      if ((s = va_arg(ap, char *)) == 0) {
 80038a8:	4613      	mov	r3, r2
 80038aa:	f853 5b04 	ldr.w	r5, [r3], #4
 80038ae:	9303      	str	r3, [sp, #12]
 80038b0:	2d00      	cmp	r5, #0
 80038b2:	f000 8156 	beq.w	8003b62 <myprintf+0x772>
      for (p = s; *p && (--precision >= 0); p++)
 80038b6:	782a      	ldrb	r2, [r5, #0]
      if (precision == 0) {
 80038b8:	f1b8 0f00 	cmp.w	r8, #0
 80038bc:	f040 813a 	bne.w	8003b34 <myprintf+0x744>
      for (p = s; *p && (--precision >= 0); p++)
 80038c0:	2a00      	cmp	r2, #0
 80038c2:	f000 813c 	beq.w	8003b3e <myprintf+0x74e>
 80038c6:	f647 78fe 	movw	r8, #32766	; 0x7ffe
 80038ca:	462a      	mov	r2, r5
 80038cc:	e003      	b.n	80038d6 <myprintf+0x4e6>
 80038ce:	1aab      	subs	r3, r5, r2
 80038d0:	eb13 0f08 	cmn.w	r3, r8
 80038d4:	d403      	bmi.n	80038de <myprintf+0x4ee>
 80038d6:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f7      	bne.n	80038ce <myprintf+0x4de>
    i = (int)(p - s);
 80038de:	1b52      	subs	r2, r2, r5
        i--;
 80038e0:	1e53      	subs	r3, r2, #1
    if ((width -= i) < 0) {
 80038e2:	1aa4      	subs	r4, r4, r2
        i--;
 80038e4:	9301      	str	r3, [sp, #4]
      filler = ' ';
 80038e6:	2620      	movs	r6, #32
 80038e8:	e7cb      	b.n	8003882 <myprintf+0x492>
      f = (float) va_arg(ap, double);
 80038ea:	3207      	adds	r2, #7
 80038ec:	f022 0307 	bic.w	r3, r2, #7
 80038f0:	e8f3 0102 	ldrd	r0, r1, [r3], #8
 80038f4:	9303      	str	r3, [sp, #12]
 80038f6:	f7fd f8cd 	bl	8000a94 <__aeabi_d2f>
 80038fa:	ee08 0a10 	vmov	s16, r0
      if (f < 0) {
 80038fe:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8003902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003906:	d479      	bmi.n	80039fc <myprintf+0x60c>
        if (do_sign) {
 8003908:	2d00      	cmp	r5, #0
 800390a:	f000 8122 	beq.w	8003b52 <myprintf+0x762>
          *p++ = '+';
 800390e:	232b      	movs	r3, #43	; 0x2b
 8003910:	e077      	b.n	8003a02 <myprintf+0x612>
      *p++ = va_arg(ap, int);
 8003912:	f852 3b04 	ldr.w	r3, [r2], #4
 8003916:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
    if (left_align == false) {
 800391a:	9b02      	ldr	r3, [sp, #8]
      *p++ = va_arg(ap, int);
 800391c:	9203      	str	r2, [sp, #12]
 800391e:	3c01      	subs	r4, #1
      filler = ' ';
 8003920:	2620      	movs	r6, #32
    if ((width -= i) < 0) {
 8003922:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
    if (left_align == false) {
 8003926:	2b00      	cmp	r3, #0
 8003928:	f43f af11 	beq.w	800374e <myprintf+0x35e>
 800392c:	2300      	movs	r3, #0
 800392e:	9301      	str	r3, [sp, #4]
 8003930:	e714      	b.n	800375c <myprintf+0x36c>
    chSysHalt("SV#5");
 8003932:	4806      	ldr	r0, [pc, #24]	; (800394c <myprintf+0x55c>)
 8003934:	f7fd f94c 	bl	8000bd0 <chSysHalt>
    mp->next = currtp->mtxlist;
 8003938:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    mp->owner = currtp;
 800393a:	4a02      	ldr	r2, [pc, #8]	; (8003944 <myprintf+0x554>)
    currtp->mtxlist = mp;
 800393c:	63e2      	str	r2, [r4, #60]	; 0x3c
    mp->next = currtp->mtxlist;
 800393e:	e9c2 4302 	strd	r4, r3, [r2, #8]
 8003942:	e59f      	b.n	8003484 <myprintf+0x94>
 8003944:	20000d7c 	.word	0x20000d7c
 8003948:	08005080 	.word	0x08005080
 800394c:	080050a8 	.word	0x080050a8
      width = -width;
 8003950:	4644      	mov	r4, r8
      if ((*s == '-' || *s == '+') && filler == '0') {
 8003952:	7829      	ldrb	r1, [r5, #0]
 8003954:	292d      	cmp	r1, #45	; 0x2d
 8003956:	d011      	beq.n	800397c <myprintf+0x58c>
 8003958:	292b      	cmp	r1, #43	; 0x2b
 800395a:	d00f      	beq.n	800397c <myprintf+0x58c>
        streamPut(chp, (uint8_t)filler);
 800395c:	f8da 3000 	ldr.w	r3, [sl]
 8003960:	4631      	mov	r1, r6
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	4650      	mov	r0, sl
 8003966:	4798      	blx	r3
      } while (++width != 0);
 8003968:	f118 0801 	adds.w	r8, r8, #1
 800396c:	d1f6      	bne.n	800395c <myprintf+0x56c>
    while (--i >= 0) {
 800396e:	9b01      	ldr	r3, [sp, #4]
 8003970:	2b00      	cmp	r3, #0
 8003972:	eba7 0704 	sub.w	r7, r7, r4
 8003976:	f6bf aef2 	bge.w	800375e <myprintf+0x36e>
 800397a:	e59c      	b.n	80034b6 <myprintf+0xc6>
      if ((*s == '-' || *s == '+') && filler == '0') {
 800397c:	2e30      	cmp	r6, #48	; 0x30
 800397e:	d1ed      	bne.n	800395c <myprintf+0x56c>
    while (--i >= 0) {
 8003980:	9b01      	ldr	r3, [sp, #4]
        streamPut(chp, (uint8_t)*s++);
 8003982:	f8da 2000 	ldr.w	r2, [sl]
 8003986:	4882      	ldr	r0, [pc, #520]	; (8003b90 <myprintf+0x7a0>)
 8003988:	68d2      	ldr	r2, [r2, #12]
    while (--i >= 0) {
 800398a:	3b01      	subs	r3, #1
        streamPut(chp, (uint8_t)*s++);
 800398c:	3501      	adds	r5, #1
        n++;
 800398e:	3701      	adds	r7, #1
    while (--i >= 0) {
 8003990:	9301      	str	r3, [sp, #4]
        streamPut(chp, (uint8_t)*s++);
 8003992:	4790      	blx	r2
        i--;
 8003994:	e7e2      	b.n	800395c <myprintf+0x56c>
      chSchRescheduleS();
    }
    else {
      mp->owner = NULL;
 8003996:	4b7f      	ldr	r3, [pc, #508]	; (8003b94 <myprintf+0x7a4>)
 8003998:	609a      	str	r2, [r3, #8]
void __dbg_check_unlock(void) {
 800399a:	e6be      	b.n	800371a <myprintf+0x32a>
      width = -width;
 800399c:	4644      	mov	r4, r8
    if (width < 0) {
 800399e:	ad0a      	add	r5, sp, #40	; 0x28
 80039a0:	e7d7      	b.n	8003952 <myprintf+0x562>
        *p++ = '-';
 80039a2:	232d      	movs	r3, #45	; 0x2d
 80039a4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
        l = -l;
 80039a8:	ab0a      	add	r3, sp, #40	; 0x28
 80039aa:	4249      	negs	r1, r1
        *p++ = '-';
 80039ac:	f10d 0529 	add.w	r5, sp, #41	; 0x29
 80039b0:	9304      	str	r3, [sp, #16]
  q = p + MAX_FILLER;
 80039b2:	f105 030b 	add.w	r3, r5, #11
    i = (int)(l % radix);
 80039b6:	f8df e1e4 	ldr.w	lr, [pc, #484]	; 8003b9c <myprintf+0x7ac>
  q = p + MAX_FILLER;
 80039ba:	4618      	mov	r0, r3
    i = (int)(l % radix);
 80039bc:	fbae c201 	umull	ip, r2, lr, r1
 80039c0:	08d2      	lsrs	r2, r2, #3
 80039c2:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 80039c6:	4694      	mov	ip, r2
 80039c8:	eba1 0248 	sub.w	r2, r1, r8, lsl #1
    i += '0';
 80039cc:	3230      	adds	r2, #48	; 0x30
    i = (int)(l % radix);
 80039ce:	4688      	mov	r8, r1
    *--q = i;
 80039d0:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 80039d2:	f1b8 0f09 	cmp.w	r8, #9
    *--q = i;
 80039d6:	f800 2d01 	strb.w	r2, [r0, #-1]!
    l /= radix;
 80039da:	4661      	mov	r1, ip
  } while ((ll /= radix) != 0);
 80039dc:	dcee      	bgt.n	80039bc <myprintf+0x5cc>
  i = (int)(p + MAX_FILLER - q);
 80039de:	1a1b      	subs	r3, r3, r0
 80039e0:	442b      	add	r3, r5
 80039e2:	e001      	b.n	80039e8 <myprintf+0x5f8>
    *p++ = *q++;
 80039e4:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80039e8:	f805 2b01 	strb.w	r2, [r5], #1
  while (--i);
 80039ec:	42ab      	cmp	r3, r5
 80039ee:	d1f9      	bne.n	80039e4 <myprintf+0x5f4>
    i = (int)(p - s);
 80039f0:	9d04      	ldr	r5, [sp, #16]
 80039f2:	1b5b      	subs	r3, r3, r5
    if ((width -= i) < 0) {
 80039f4:	1ae4      	subs	r4, r4, r3
        i--;
 80039f6:	3b01      	subs	r3, #1
 80039f8:	9301      	str	r3, [sp, #4]
 80039fa:	e742      	b.n	8003882 <myprintf+0x492>
        f = -f;
 80039fc:	eeb1 8a48 	vneg.f32	s16, s16
        *p++ = '-';
 8003a00:	232d      	movs	r3, #45	; 0x2d
          *p++ = '+';
 8003a02:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
 8003a06:	f10d 0329 	add.w	r3, sp, #41	; 0x29
 8003a0a:	9301      	str	r3, [sp, #4]
 8003a0c:	ab0a      	add	r3, sp, #40	; 0x28
 8003a0e:	9304      	str	r3, [sp, #16]
      p = ftoa(p, f, precision);
 8003a10:	ee18 0a10 	vmov	r0, s16
 8003a14:	f7fc ffbe 	bl	8000994 <__aeabi_f2d>
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 8003a18:	f108 38ff 	add.w	r8, r8, #4294967295
 8003a1c:	f1b8 0f08 	cmp.w	r8, #8
      p = ftoa(p, f, precision);
 8003a20:	ec41 0b19 	vmov	d9, r0, r1
  if ((precision == 0) || (precision > FLOAT_PRECISION)) {
 8003a24:	d87c      	bhi.n	8003b20 <myprintf+0x730>
  precision = pow10[precision - 1];
 8003a26:	4b5c      	ldr	r3, [pc, #368]	; (8003b98 <myprintf+0x7a8>)
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 8003a28:	4d5c      	ldr	r5, [pc, #368]	; (8003b9c <myprintf+0x7ac>)
  precision = pow10[precision - 1];
 8003a2a:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003a2e:	9307      	str	r3, [sp, #28]
  l = (long)((num - l) * precision);
 8003a30:	4618      	mov	r0, r3
 8003a32:	4698      	mov	r8, r3
 8003a34:	f7fc ff8c 	bl	8000950 <__aeabi_ui2d>
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 8003a38:	4643      	mov	r3, r8
 8003a3a:	fba5 3503 	umull	r3, r5, r5, r3
  l = (long)((num - l) * precision);
 8003a3e:	ec41 0b1a 	vmov	d10, r0, r1
  return long_to_string_with_divisor(p, l, 10, precision / 10);
 8003a42:	08ed      	lsrs	r5, r5, #3
  l = (long)num;
 8003a44:	eefd 7ac8 	vcvt.s32.f32	s15, s16
  q = p + MAX_FILLER;
 8003a48:	9b01      	ldr	r3, [sp, #4]
    i = (int)(l % radix);
 8003a4a:	f8df c150 	ldr.w	ip, [pc, #336]	; 8003b9c <myprintf+0x7ac>
  l = (long)num;
 8003a4e:	edcd 7a05 	vstr	s15, [sp, #20]
  q = p + MAX_FILLER;
 8003a52:	f103 0e0b 	add.w	lr, r3, #11
  l = num;
 8003a56:	ee17 1a90 	vmov	r1, s15
  q = p + MAX_FILLER;
 8003a5a:	4672      	mov	r2, lr
    i = (int)(l % radix);
 8003a5c:	fbac 0301 	umull	r0, r3, ip, r1
 8003a60:	08db      	lsrs	r3, r3, #3
 8003a62:	eb03 0883 	add.w	r8, r3, r3, lsl #2
 8003a66:	4618      	mov	r0, r3
 8003a68:	eba1 0348 	sub.w	r3, r1, r8, lsl #1
    i += '0';
 8003a6c:	3330      	adds	r3, #48	; 0x30
    i = (int)(l % radix);
 8003a6e:	4688      	mov	r8, r1
    *--q = i;
 8003a70:	b2db      	uxtb	r3, r3
  } while ((ll /= radix) != 0);
 8003a72:	f1b8 0f09 	cmp.w	r8, #9
    *--q = i;
 8003a76:	f802 3d01 	strb.w	r3, [r2, #-1]!
    l /= radix;
 8003a7a:	4601      	mov	r1, r0
  } while ((ll /= radix) != 0);
 8003a7c:	d8ee      	bhi.n	8003a5c <myprintf+0x66c>
  i = (int)(p + MAX_FILLER - q);
 8003a7e:	9901      	ldr	r1, [sp, #4]
 8003a80:	ebae 0e02 	sub.w	lr, lr, r2
 8003a84:	eb01 000e 	add.w	r0, r1, lr
 8003a88:	e001      	b.n	8003a8e <myprintf+0x69e>
    *p++ = *q++;
 8003a8a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8003a8e:	f801 3b01 	strb.w	r3, [r1], #1
  while (--i);
 8003a92:	4281      	cmp	r1, r0
 8003a94:	d1f9      	bne.n	8003a8a <myprintf+0x69a>
 8003a96:	9b01      	ldr	r3, [sp, #4]
  l = (long)((num - l) * precision);
 8003a98:	9805      	ldr	r0, [sp, #20]
 8003a9a:	f10e 3eff 	add.w	lr, lr, #4294967295
  *p++ = '.';
 8003a9e:	4473      	add	r3, lr
 8003aa0:	460a      	mov	r2, r1
 8003aa2:	9306      	str	r3, [sp, #24]
 8003aa4:	232e      	movs	r3, #46	; 0x2e
 8003aa6:	f802 3b0c 	strb.w	r3, [r2], #12
 8003aaa:	9201      	str	r2, [sp, #4]
  l = (long)((num - l) * precision);
 8003aac:	f7fc ff60 	bl	8000970 <__aeabi_i2d>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	ec51 0b19 	vmov	r0, r1, d9
 8003ab8:	f7fc fe0c 	bl	80006d4 <__aeabi_dsub>
 8003abc:	ec53 2b1a 	vmov	r2, r3, d10
 8003ac0:	f7fc fcda 	bl	8000478 <__aeabi_dmul>
 8003ac4:	f7fc ffbe 	bl	8000a44 <__aeabi_d2iz>
    ll = num;
 8003ac8:	9907      	ldr	r1, [sp, #28]
  *p++ = '.';
 8003aca:	9b06      	ldr	r3, [sp, #24]
    i = (int)(l % radix);
 8003acc:	f8df e0cc 	ldr.w	lr, [pc, #204]	; 8003b9c <myprintf+0x7ac>
    ll = num;
 8003ad0:	2909      	cmp	r1, #9
 8003ad2:	bf98      	it	ls
 8003ad4:	4605      	movls	r5, r0
  q = p + MAX_FILLER;
 8003ad6:	9901      	ldr	r1, [sp, #4]
  *p++ = '.';
 8003ad8:	3302      	adds	r3, #2
    i = (int)(l % radix);
 8003ada:	fbae c200 	umull	ip, r2, lr, r0
 8003ade:	08d2      	lsrs	r2, r2, #3
 8003ae0:	eb02 0882 	add.w	r8, r2, r2, lsl #2
 8003ae4:	4694      	mov	ip, r2
 8003ae6:	eba0 0248 	sub.w	r2, r0, r8, lsl #1
    i += '0';
 8003aea:	3230      	adds	r2, #48	; 0x30
    l /= radix;
 8003aec:	4660      	mov	r0, ip
  } while ((ll /= radix) != 0);
 8003aee:	46ac      	mov	ip, r5
    *--q = i;
 8003af0:	b2d2      	uxtb	r2, r2
  } while ((ll /= radix) != 0);
 8003af2:	fbae 8505 	umull	r8, r5, lr, r5
 8003af6:	f1bc 0f09 	cmp.w	ip, #9
    *--q = i;
 8003afa:	f801 2d01 	strb.w	r2, [r1, #-1]!
  } while ((ll /= radix) != 0);
 8003afe:	ea4f 05d5 	mov.w	r5, r5, lsr #3
 8003b02:	d8ea      	bhi.n	8003ada <myprintf+0x6ea>
  i = (int)(p + MAX_FILLER - q);
 8003b04:	9801      	ldr	r0, [sp, #4]
 8003b06:	9d06      	ldr	r5, [sp, #24]
 8003b08:	1a40      	subs	r0, r0, r1
 8003b0a:	3002      	adds	r0, #2
 8003b0c:	4405      	add	r5, r0
 8003b0e:	4628      	mov	r0, r5
 8003b10:	e001      	b.n	8003b16 <myprintf+0x726>
    *p++ = *q++;
 8003b12:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8003b16:	f803 2b01 	strb.w	r2, [r3], #1
  while (--i);
 8003b1a:	4283      	cmp	r3, r0
 8003b1c:	d1f9      	bne.n	8003b12 <myprintf+0x722>
 8003b1e:	e767      	b.n	80039f0 <myprintf+0x600>
 8003b20:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8003b88 <myprintf+0x798>
 8003b24:	4b1e      	ldr	r3, [pc, #120]	; (8003ba0 <myprintf+0x7b0>)
 8003b26:	4d1f      	ldr	r5, [pc, #124]	; (8003ba4 <myprintf+0x7b4>)
 8003b28:	9307      	str	r3, [sp, #28]
 8003b2a:	eeb0 aa47 	vmov.f32	s20, s14
 8003b2e:	eef0 aa67 	vmov.f32	s21, s15
 8003b32:	e787      	b.n	8003a44 <myprintf+0x654>
      for (p = s; *p && (--precision >= 0); p++)
 8003b34:	b11a      	cbz	r2, 8003b3e <myprintf+0x74e>
 8003b36:	f1b8 0801 	subs.w	r8, r8, #1
 8003b3a:	f57f aec6 	bpl.w	80038ca <myprintf+0x4da>
    if (left_align == false) {
 8003b3e:	9b02      	ldr	r3, [sp, #8]
 8003b40:	ea24 78e4 	bic.w	r8, r4, r4, asr #31
 8003b44:	b91b      	cbnz	r3, 8003b4e <myprintf+0x75e>
    if (width < 0) {
 8003b46:	2c00      	cmp	r4, #0
      width = -width;
 8003b48:	f1c8 0800 	rsb	r8, r8, #0
    if (width < 0) {
 8003b4c:	dc14      	bgt.n	8003b78 <myprintf+0x788>
    if (left_align == false) {
 8003b4e:	2620      	movs	r6, #32
 8003b50:	e615      	b.n	800377e <myprintf+0x38e>
    p = tmpbuf;
 8003b52:	ab0a      	add	r3, sp, #40	; 0x28
 8003b54:	9304      	str	r3, [sp, #16]
 8003b56:	9301      	str	r3, [sp, #4]
 8003b58:	e75a      	b.n	8003a10 <myprintf+0x620>
 8003b5a:	ab0a      	add	r3, sp, #40	; 0x28
 8003b5c:	9304      	str	r3, [sp, #16]
 8003b5e:	461d      	mov	r5, r3
 8003b60:	e727      	b.n	80039b2 <myprintf+0x5c2>
        s = "(null)";
 8003b62:	4d11      	ldr	r5, [pc, #68]	; (8003ba8 <myprintf+0x7b8>)
      if (precision == 0) {
 8003b64:	f1b8 0f00 	cmp.w	r8, #0
 8003b68:	f43f aead 	beq.w	80038c6 <myprintf+0x4d6>
 8003b6c:	e7e3      	b.n	8003b36 <myprintf+0x746>
    chSysHalt("SV#11");
 8003b6e:	480f      	ldr	r0, [pc, #60]	; (8003bac <myprintf+0x7bc>)
 8003b70:	f7fd f82e 	bl	8000bd0 <chSysHalt>
  int n = 0;
 8003b74:	460e      	mov	r6, r1
 8003b76:	e588      	b.n	800368a <myprintf+0x29a>
    if (width < 0) {
 8003b78:	f04f 33ff 	mov.w	r3, #4294967295
      width = -width;
 8003b7c:	4644      	mov	r4, r8
    if (width < 0) {
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	2620      	movs	r6, #32
 8003b82:	e6e6      	b.n	8003952 <myprintf+0x562>
 8003b84:	f3af 8000 	nop.w
 8003b88:	00000000 	.word	0x00000000
 8003b8c:	41cdcd65 	.word	0x41cdcd65
 8003b90:	20000934 	.word	0x20000934
 8003b94:	20000d7c 	.word	0x20000d7c
 8003b98:	080054ec 	.word	0x080054ec
 8003b9c:	cccccccd 	.word	0xcccccccd
 8003ba0:	3b9aca00 	.word	0x3b9aca00
 8003ba4:	05f5e100 	.word	0x05f5e100
 8003ba8:	080050c8 	.word	0x080050c8
 8003bac:	08005090 	.word	0x08005090

08003bb0 <ThdSerial>:



/* Serial Manager thread. */
static THD_WORKING_AREA(waThdSerial, 2000); //256
static THD_FUNCTION(ThdSerial, arg) {
 8003bb0:	b508      	push	{r3, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 8003bb2:	4b0d      	ldr	r3, [pc, #52]	; (8003be8 <ThdSerial+0x38>)
 8003bb4:	4a0d      	ldr	r2, [pc, #52]	; (8003bec <ThdSerial+0x3c>)
 8003bb6:	68db      	ldr	r3, [r3, #12]
   230400,
   0,
   USART_CR2_STOP1_BITS,
   0
  };
  sdStart(&SD2, &my_config);
 8003bb8:	490d      	ldr	r1, [pc, #52]	; (8003bf0 <ThdSerial+0x40>)
 8003bba:	480e      	ldr	r0, [pc, #56]	; (8003bf4 <ThdSerial+0x44>)
 8003bbc:	61da      	str	r2, [r3, #28]
 8003bbe:	f7fe fa1f 	bl	8002000 <sdStart.isra.0>

  myprintf("ThdSerial\n");
 8003bc2:	480d      	ldr	r0, [pc, #52]	; (8003bf8 <ThdSerial+0x48>)

  while(true) {


    // Getting data from Serial Driver with a timeout.
    msg_t tkn = sdGetTimeout(&SD2, TIME_MS2I(100));
 8003bc4:	4d0d      	ldr	r5, [pc, #52]	; (8003bfc <ThdSerial+0x4c>)
    // Checking if a timeout has occurred.
    if(tkn != MSG_TIMEOUT)
      sdPut(&SD1, tkn);    // Not a timeout-> forward to GNSS
 8003bc6:	4c0e      	ldr	r4, [pc, #56]	; (8003c00 <ThdSerial+0x50>)
  myprintf("ThdSerial\n");
 8003bc8:	f7ff fc12 	bl	80033f0 <myprintf>
    msg_t tkn = sdGetTimeout(&SD2, TIME_MS2I(100));
 8003bcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	f7fd fdf5 	bl	80017c0 <iqGetTimeout>
    if(tkn != MSG_TIMEOUT)
 8003bd6:	1c43      	adds	r3, r0, #1
      sdPut(&SD1, tkn);    // Not a timeout-> forward to GNSS
 8003bd8:	b2c1      	uxtb	r1, r0
 8003bda:	f04f 32ff 	mov.w	r2, #4294967295
 8003bde:	4620      	mov	r0, r4
    if(tkn != MSG_TIMEOUT)
 8003be0:	d0f4      	beq.n	8003bcc <ThdSerial+0x1c>
      sdPut(&SD1, tkn);    // Not a timeout-> forward to GNSS
 8003be2:	f7fd fe55 	bl	8001890 <oqPutTimeout>
 8003be6:	e7f1      	b.n	8003bcc <ThdSerial+0x1c>
 8003be8:	200009f0 	.word	0x200009f0
 8003bec:	080050d0 	.word	0x080050d0
 8003bf0:	080054c8 	.word	0x080054c8
 8003bf4:	20000934 	.word	0x20000934
 8003bf8:	080050e0 	.word	0x080050e0
 8003bfc:	20000940 	.word	0x20000940
 8003c00:	200008e4 	.word	0x200008e4
	...

08003c10 <ThdBlinker>:

/*
 * Green LED blinker thread, times are in milliseconds.
 */
static THD_WORKING_AREA(waThdBlinker, 128);
static THD_FUNCTION(ThdBlinker, arg) {
 8003c10:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8003c14:	4ca8      	ldr	r4, [pc, #672]	; (8003eb8 <ThdBlinker+0x2a8>)
 8003c16:	4aa9      	ldr	r2, [pc, #676]	; (8003ebc <ThdBlinker+0x2ac>)
 8003c18:	68e3      	ldr	r3, [r4, #12]
  (void)arg;
  chRegSetThreadName("blinker");
  chThdSleepMilliseconds(100);
  myprintf("ThdBlinker\n");

  for(float i=150; i>30; i=i*0.9){
 8003c1a:	4da9      	ldr	r5, [pc, #676]	; (8003ec0 <ThdBlinker+0x2b0>)
 8003c1c:	61da      	str	r2, [r3, #28]
static THD_FUNCTION(ThdBlinker, arg) {
 8003c1e:	b083      	sub	sp, #12
  chThdSleepMilliseconds(100);
 8003c20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003c24:	f7fd ff54 	bl	8001ad0 <chThdSleep>
  myprintf("ThdBlinker\n");
 8003c28:	48a6      	ldr	r0, [pc, #664]	; (8003ec4 <ThdBlinker+0x2b4>)
    palSetPad(GPIOB, GPIOB_LED1);
 8003c2a:	f8df b2b0 	ldr.w	fp, [pc, #688]	; 8003edc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003c2e:	f8df a29c 	ldr.w	sl, [pc, #668]	; 8003ecc <ThdBlinker+0x2bc>
  myprintf("ThdBlinker\n");
 8003c32:	f7ff fbdd 	bl	80033f0 <myprintf>
    palSetPad(GPIOB, GPIOB_LED1);
 8003c36:	f44f 4880 	mov.w	r8, #16384	; 0x4000
  myprintf("ThdBlinker\n");
 8003c3a:	2310      	movs	r3, #16
 8003c3c:	9301      	str	r3, [sp, #4]
    palSetPad(GPIOB, GPIOB_LED1);
 8003c3e:	4647      	mov	r7, r8
    chThdSleepMilliseconds(i);
 8003c40:	f240 36e7 	movw	r6, #999	; 0x3e7
    palSetPad(GPIOB, GPIOB_LED1);
 8003c44:	f8ab 7018 	strh.w	r7, [fp, #24]
    chThdSleepMilliseconds(i);
 8003c48:	4628      	mov	r0, r5
    palClearPad(GPIOC, GPIOC_LED2);
 8003c4a:	f8aa 701a 	strh.w	r7, [sl, #26]
    chThdSleepMilliseconds(i);
 8003c4e:	f001 f88b 	bl	8004d68 <__aeabi_f2ulz>
 8003c52:	0082      	lsls	r2, r0, #2
 8003c54:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 8003c58:	1813      	adds	r3, r2, r0
 8003c5a:	ea4c 7c90 	orr.w	ip, ip, r0, lsr #30
 8003c5e:	eb41 020c 	adc.w	r2, r1, ip
 8003c62:	00d2      	lsls	r2, r2, #3
 8003c64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c68:	00db      	lsls	r3, r3, #3
 8003c6a:	1a1b      	subs	r3, r3, r0
 8003c6c:	eb62 0201 	sbc.w	r2, r2, r1
 8003c70:	0112      	lsls	r2, r2, #4
 8003c72:	ea42 7213 	orr.w	r2, r2, r3, lsr #28
 8003c76:	011b      	lsls	r3, r3, #4
 8003c78:	1818      	adds	r0, r3, r0
 8003c7a:	eb41 0102 	adc.w	r1, r1, r2
 8003c7e:	0103      	lsls	r3, r0, #4
 8003c80:	0109      	lsls	r1, r1, #4
 8003c82:	ea41 7110 	orr.w	r1, r1, r0, lsr #28
 8003c86:	1998      	adds	r0, r3, r6
 8003c88:	f141 0100 	adc.w	r1, r1, #0
 8003c8c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c90:	2300      	movs	r3, #0
 8003c92:	f7fc ff4f 	bl	8000b34 <__aeabi_uldivmod>
 8003c96:	f04f 0930 	mov.w	r9, #48	; 0x30
 8003c9a:	4601      	mov	r1, r0
 8003c9c:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003ca0:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	f040 80f6 	bne.w	8003e96 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003caa:	2301      	movs	r3, #1
 8003cac:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	f000 80f3 	beq.w	8003e9c <ThdBlinker+0x28c>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003cb6:	9000      	str	r0, [sp, #0]
 8003cb8:	2008      	movs	r0, #8
 8003cba:	f7fd fc31 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003cbe:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
 8003cc2:	9900      	ldr	r1, [sp, #0]
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	2a00      	cmp	r2, #0
 8003cc8:	f040 80e2 	bne.w	8003e90 <ThdBlinker+0x280>
 8003ccc:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	f340 80dd 	ble.w	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003cd6:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
 8003cda:	f382 8811 	msr	BASEPRI, r2
    palClearPad(GPIOB, GPIOB_LED1);
 8003cde:	f8ab 801a 	strh.w	r8, [fp, #26]
    palSetPad(GPIOC, GPIOC_LED2);
 8003ce2:	f8aa 8018 	strh.w	r8, [sl, #24]
 8003ce6:	f389 8811 	msr	BASEPRI, r9
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003cea:	e9d4 2022 	ldrd	r2, r0, [r4, #136]	; 0x88
 8003cee:	4302      	orrs	r2, r0
 8003cf0:	f040 80d1 	bne.w	8003e96 <ThdBlinker+0x286>
 8003cf4:	2008      	movs	r0, #8
  oip->dbg.lock_cnt = (cnt_t)1;
 8003cf6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003cfa:	f7fd fc11 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003cfe:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f040 80c4 	bne.w	8003e90 <ThdBlinker+0x280>
 8003d08:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003d0c:	2a00      	cmp	r2, #0
 8003d0e:	f340 80bf 	ble.w	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003d12:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003d16:	f383 8811 	msr	BASEPRI, r3
  for(float i=150; i>30; i=i*0.9){
 8003d1a:	4628      	mov	r0, r5
 8003d1c:	f7fc fe3a 	bl	8000994 <__aeabi_f2d>
 8003d20:	a361      	add	r3, pc, #388	; (adr r3, 8003ea8 <ThdBlinker+0x298>)
 8003d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d26:	f7fc fba7 	bl	8000478 <__aeabi_dmul>
 8003d2a:	f7fc feb3 	bl	8000a94 <__aeabi_d2f>
 8003d2e:	9b01      	ldr	r3, [sp, #4]
 8003d30:	3b01      	subs	r3, #1
 8003d32:	4605      	mov	r5, r0
 8003d34:	9301      	str	r3, [sp, #4]
 8003d36:	d185      	bne.n	8003c44 <ThdBlinker+0x34>
    chThdSleepMilliseconds(i);
  }
  for(float i=30; i<150; i=i*1.1){
    palSetPad(GPIOB, GPIOB_LED1);
 8003d38:	f44f 4980 	mov.w	r9, #16384	; 0x4000
 8003d3c:	2311      	movs	r3, #17
 8003d3e:	f8df a19c 	ldr.w	sl, [pc, #412]	; 8003edc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003d42:	f8df b188 	ldr.w	fp, [pc, #392]	; 8003ecc <ThdBlinker+0x2bc>
  for(float i=30; i<150; i=i*1.1){
 8003d46:	4e60      	ldr	r6, [pc, #384]	; (8003ec8 <ThdBlinker+0x2b8>)
 8003d48:	9300      	str	r3, [sp, #0]
    palSetPad(GPIOB, GPIOB_LED1);
 8003d4a:	46c8      	mov	r8, r9
    chThdSleepMilliseconds(i);
 8003d4c:	f242 7510 	movw	r5, #10000	; 0x2710
    palSetPad(GPIOB, GPIOB_LED1);
 8003d50:	f8aa 8018 	strh.w	r8, [sl, #24]
    chThdSleepMilliseconds(i);
 8003d54:	4630      	mov	r0, r6
    palClearPad(GPIOC, GPIOC_LED2);
 8003d56:	f8ab 801a 	strh.w	r8, [fp, #26]
    chThdSleepMilliseconds(i);
 8003d5a:	f001 f805 	bl	8004d68 <__aeabi_f2ulz>
 8003d5e:	fba0 0305 	umull	r0, r3, r0, r5
 8003d62:	fb05 3101 	mla	r1, r5, r1, r3
 8003d66:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003d6a:	18c0      	adds	r0, r0, r3
 8003d6c:	f141 0100 	adc.w	r1, r1, #0
 8003d70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003d74:	2300      	movs	r3, #0
 8003d76:	f7fc fedd 	bl	8000b34 <__aeabi_uldivmod>
 8003d7a:	2730      	movs	r7, #48	; 0x30
 8003d7c:	4601      	mov	r1, r0
 8003d7e:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003d82:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003d86:	4313      	orrs	r3, r2
 8003d88:	f040 8085 	bne.w	8003e96 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003d92:	2800      	cmp	r0, #0
 8003d94:	f000 8082 	beq.w	8003e9c <ThdBlinker+0x28c>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8003d98:	9001      	str	r0, [sp, #4]
 8003d9a:	2008      	movs	r0, #8
 8003d9c:	f7fd fbc0 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003da0:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d173      	bne.n	8003e90 <ThdBlinker+0x280>
 8003da8:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003dac:	2a00      	cmp	r2, #0
 8003dae:	dd6f      	ble.n	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003db0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003db4:	f383 8811 	msr	BASEPRI, r3
    palClearPad(GPIOB, GPIOB_LED1);
 8003db8:	f8aa 901a 	strh.w	r9, [sl, #26]
    palSetPad(GPIOC, GPIOC_LED2);
 8003dbc:	f8ab 9018 	strh.w	r9, [fp, #24]
 8003dc0:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003dc4:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	d164      	bne.n	8003e96 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	9901      	ldr	r1, [sp, #4]
 8003dd0:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003dd4:	2008      	movs	r0, #8
 8003dd6:	f7fd fba3 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003dda:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d156      	bne.n	8003e90 <ThdBlinker+0x280>
 8003de2:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003de6:	2a00      	cmp	r2, #0
 8003de8:	dd52      	ble.n	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003dea:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003dee:	f383 8811 	msr	BASEPRI, r3
  for(float i=30; i<150; i=i*1.1){
 8003df2:	4630      	mov	r0, r6
 8003df4:	f7fc fdce 	bl	8000994 <__aeabi_f2d>
 8003df8:	a32d      	add	r3, pc, #180	; (adr r3, 8003eb0 <ThdBlinker+0x2a0>)
 8003dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dfe:	f7fc fb3b 	bl	8000478 <__aeabi_dmul>
 8003e02:	f7fc fe47 	bl	8000a94 <__aeabi_d2f>
 8003e06:	9b00      	ldr	r3, [sp, #0]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	4606      	mov	r6, r0
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	d19f      	bne.n	8003d50 <ThdBlinker+0x140>
    chThdSleepMilliseconds(i);
  }

  while (true) {
    palSetPad(GPIOB, GPIOB_LED1);
 8003e10:	f44f 4580 	mov.w	r5, #16384	; 0x4000
 8003e14:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 8003edc <ThdBlinker+0x2cc>
    palClearPad(GPIOC, GPIOC_LED2);
 8003e18:	4e2c      	ldr	r6, [pc, #176]	; (8003ecc <ThdBlinker+0x2bc>)
    palSetPad(GPIOB, GPIOB_LED1);
 8003e1a:	46a9      	mov	r9, r5
 8003e1c:	f8a8 9018 	strh.w	r9, [r8, #24]
    palClearPad(GPIOC, GPIOC_LED2);
 8003e20:	f8a6 901a 	strh.w	r9, [r6, #26]
 8003e24:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e28:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	d132      	bne.n	8003e96 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003e30:	2301      	movs	r3, #1
 8003e32:	f242 7110 	movw	r1, #10000	; 0x2710
 8003e36:	2008      	movs	r0, #8
 8003e38:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003e3c:	f7fd fb70 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e40:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003e44:	bb23      	cbnz	r3, 8003e90 <ThdBlinker+0x280>
 8003e46:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003e4a:	2a00      	cmp	r2, #0
 8003e4c:	dd20      	ble.n	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003e4e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003e52:	f383 8811 	msr	BASEPRI, r3
    chThdSleepMilliseconds(1000);
    palClearPad(GPIOB, GPIOC_LED2);
 8003e56:	f8a8 501a 	strh.w	r5, [r8, #26]
    palSetPad(GPIOC, GPIOB_LED1);
 8003e5a:	8335      	strh	r5, [r6, #24]
 8003e5c:	f387 8811 	msr	BASEPRI, r7
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e60:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8003e64:	4313      	orrs	r3, r2
 8003e66:	d116      	bne.n	8003e96 <ThdBlinker+0x286>
  oip->dbg.lock_cnt = (cnt_t)1;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	f242 7110 	movw	r1, #10000	; 0x2710
 8003e6e:	2008      	movs	r0, #8
 8003e70:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003e74:	f7fd fb54 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003e78:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8003e7c:	b943      	cbnz	r3, 8003e90 <ThdBlinker+0x280>
 8003e7e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8003e82:	2a00      	cmp	r2, #0
 8003e84:	dd04      	ble.n	8003e90 <ThdBlinker+0x280>
  oip->dbg.lock_cnt = (cnt_t)0;
 8003e86:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8003e8a:	f383 8811 	msr	BASEPRI, r3
}
 8003e8e:	e7c5      	b.n	8003e1c <ThdBlinker+0x20c>
    chSysHalt("SV#5");
 8003e90:	480f      	ldr	r0, [pc, #60]	; (8003ed0 <ThdBlinker+0x2c0>)
 8003e92:	f7fc fe9d 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#4");
 8003e96:	480f      	ldr	r0, [pc, #60]	; (8003ed4 <ThdBlinker+0x2c4>)
 8003e98:	f7fc fe9a 	bl	8000bd0 <chSysHalt>
  chDbgCheck(ticks != TIME_IMMEDIATE);
 8003e9c:	480e      	ldr	r0, [pc, #56]	; (8003ed8 <ThdBlinker+0x2c8>)
 8003e9e:	f7fc fe97 	bl	8000bd0 <chSysHalt>
 8003ea2:	bf00      	nop
 8003ea4:	f3af 8000 	nop.w
 8003ea8:	cccccccd 	.word	0xcccccccd
 8003eac:	3feccccc 	.word	0x3feccccc
 8003eb0:	9999999a 	.word	0x9999999a
 8003eb4:	3ff19999 	.word	0x3ff19999
 8003eb8:	200009f0 	.word	0x200009f0
 8003ebc:	080050ec 	.word	0x080050ec
 8003ec0:	43160000 	.word	0x43160000
 8003ec4:	080050f4 	.word	0x080050f4
 8003ec8:	41f00000 	.word	0x41f00000
 8003ecc:	40020800 	.word	0x40020800
 8003ed0:	080050a8 	.word	0x080050a8
 8003ed4:	08005080 	.word	0x08005080
 8003ed8:	08005338 	.word	0x08005338
 8003edc:	40020400 	.word	0x40020400

08003ee0 <ThdGNSS>:
 8003ee0:	4e57      	ldr	r6, [pc, #348]	; (8004040 <ThdGNSS+0x160>)
 8003ee2:	4a58      	ldr	r2, [pc, #352]	; (8004044 <ThdGNSS+0x164>)
 */
static THD_WORKING_AREA(waThdGNSS, 128);
static THD_FUNCTION(ThdGNSS, arg) {
  (void)arg;
  chRegSetThreadName("GNSS");
  myprintf("ThdGNSS\n");
 8003ee4:	4858      	ldr	r0, [pc, #352]	; (8004048 <ThdGNSS+0x168>)
 8003ee6:	4c59      	ldr	r4, [pc, #356]	; (800404c <ThdGNSS+0x16c>)
static THD_FUNCTION(ThdGNSS, arg) {
 8003ee8:	b508      	push	{r3, lr}
 8003eea:	68f3      	ldr	r3, [r6, #12]
 8003eec:	61da      	str	r2, [r3, #28]
  myprintf("ThdGNSS\n");
 8003eee:	f7ff fa7f 	bl	80033f0 <myprintf>
  CONFSEND(NMEA_PUBX_VTG_DISABLE);
}

void gnssInit(void){
  static const SerialConfig my_config = {9600,0,USART_CR2_STOP1_BITS,0};
  sdStart(&SD1, &my_config);
 8003ef2:	4957      	ldr	r1, [pc, #348]	; (8004050 <ThdGNSS+0x170>)
 8003ef4:	4855      	ldr	r0, [pc, #340]	; (800404c <ThdGNSS+0x16c>)
 8003ef6:	f7fe f883 	bl	8002000 <sdStart.isra.0>

  chThdSleepMilliseconds(5000);
 8003efa:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003efe:	f7fd fde7 	bl	8001ad0 <chThdSleep>
  msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(200)); //dummy read
 8003f02:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003f06:	4853      	ldr	r0, [pc, #332]	; (8004054 <ThdGNSS+0x174>)
 8003f08:	f7fd fc5a 	bl	80017c0 <iqGetTimeout>
  myprintf("ThdGNSS wait for GNSS ready\n");
 8003f0c:	4852      	ldr	r0, [pc, #328]	; (8004058 <ThdGNSS+0x178>)
 8003f0e:	f7ff fa6f 	bl	80033f0 <myprintf>
  do {
    tkn = sdGetTimeout(&SD1, TIME_MS2I(200));
 8003f12:	f104 050c 	add.w	r5, r4, #12
 8003f16:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003f1a:	4628      	mov	r0, r5
 8003f1c:	f7fd fc50 	bl	80017c0 <iqGetTimeout>
  }while(tkn != MSG_TIMEOUT); //wait until GNSS sends something -> is ready
 8003f20:	3001      	adds	r0, #1
 8003f22:	d1f8      	bne.n	8003f16 <ThdGNSS+0x36>
  myprintf("ThdGNSS GNSS ready!?\n");
 8003f24:	484d      	ldr	r0, [pc, #308]	; (800405c <ThdGNSS+0x17c>)
 8003f26:	f7ff fa63 	bl	80033f0 <myprintf>

  myprintf("ThdGNSS change GNSS baudrate to 230400\n");
 8003f2a:	484d      	ldr	r0, [pc, #308]	; (8004060 <ThdGNSS+0x180>)
 8003f2c:	f7ff fa60 	bl	80033f0 <myprintf>
  CONFSEND(CFG_BAUD230400);
 8003f30:	2114      	movs	r1, #20
 8003f32:	484c      	ldr	r0, [pc, #304]	; (8004064 <ThdGNSS+0x184>)
 8003f34:	f7fd fd14 	bl	8001960 <configSend>

  myprintf("ThdGNSS change GNSS baudrate to 230400\n");
 8003f38:	4849      	ldr	r0, [pc, #292]	; (8004060 <ThdGNSS+0x180>)
 8003f3a:	f7ff fa59 	bl	80033f0 <myprintf>
  CONFSEND(CFG_BAUD230400);
 8003f3e:	2114      	movs	r1, #20
 8003f40:	4848      	ldr	r0, [pc, #288]	; (8004064 <ThdGNSS+0x184>)
 8003f42:	f7fd fd0d 	bl	8001960 <configSend>
#warning why ist two times programming necessary?


  myprintf("ThdGNSS change mcu baudrate to 230400\n");
 8003f46:	4848      	ldr	r0, [pc, #288]	; (8004068 <ThdGNSS+0x188>)
 8003f48:	f7ff fa52 	bl	80033f0 <myprintf>
 8003f4c:	2330      	movs	r3, #48	; 0x30
 8003f4e:	f383 8811 	msr	BASEPRI, r3
  __dbg_check_lock();
 8003f52:	f7fd ffbd 	bl	8001ed0 <__dbg_check_lock>
  if (sdp->state == SD_READY) {
 8003f56:	7a23      	ldrb	r3, [r4, #8]
 8003f58:	2b02      	cmp	r3, #2
 8003f5a:	d05d      	beq.n	8004018 <ThdGNSS+0x138>
  sdp->state = SD_STOP;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	7223      	strb	r3, [r4, #8]
  osalDbgCheckClassI();
 8003f60:	f7fc ff46 	bl	8000df0 <chDbgCheckClassI>
  oqp->q_counter = qSizeX(oqp);
 8003f64:	e9d4 230f 	ldrd	r2, r3, [r4, #60]	; 0x3c
  chThdDequeueAllI(tqp, msg);
 8003f68:	4840      	ldr	r0, [pc, #256]	; (800406c <ThdGNSS+0x18c>)
 8003f6a:	1a9b      	subs	r3, r3, r2
  oqp->q_wrptr = oqp->q_buffer;
 8003f6c:	e9c4 2211 	strd	r2, r2, [r4, #68]	; 0x44
  oqp->q_counter = qSizeX(oqp);
 8003f70:	63a3      	str	r3, [r4, #56]	; 0x38
 8003f72:	f7fd f8f5 	bl	8001160 <chThdDequeueAllI.constprop.0>
  osalDbgCheckClassI();
 8003f76:	f7fc ff3b 	bl	8000df0 <chDbgCheckClassI>
  iqp->q_rdptr = iqp->q_buffer;
 8003f7a:	69a3      	ldr	r3, [r4, #24]
 8003f7c:	4835      	ldr	r0, [pc, #212]	; (8004054 <ThdGNSS+0x174>)
  iqp->q_counter = 0;
 8003f7e:	2200      	movs	r2, #0
  iqp->q_wrptr = iqp->q_buffer;
 8003f80:	e9c4 3308 	strd	r3, r3, [r4, #32]
  iqp->q_counter = 0;
 8003f84:	6162      	str	r2, [r4, #20]
 8003f86:	f7fd f8eb 	bl	8001160 <chThdDequeueAllI.constprop.0>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8003f8a:	f8d6 3088 	ldr.w	r3, [r6, #136]	; 0x88
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d152      	bne.n	8004038 <ThdGNSS+0x158>
 8003f92:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	dd4e      	ble.n	8004038 <ThdGNSS+0x158>
  if (likely(firstprio(&oip->rlist.pqueue) > tp->hdr.pqueue.prio)) {
 8003f9a:	6832      	ldr	r2, [r6, #0]
 8003f9c:	68f3      	ldr	r3, [r6, #12]
 8003f9e:	6892      	ldr	r2, [r2, #8]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d901      	bls.n	8003faa <ThdGNSS+0xca>
    __sch_reschedule_ahead();
 8003fa6:	f7ff f9f3 	bl	8003390 <chSchDoPreemption>
  __dbg_check_unlock();
 8003faa:	f7fd ff79 	bl	8001ea0 <__dbg_check_unlock>
 8003fae:	2300      	movs	r3, #0
 8003fb0:	f383 8811 	msr	BASEPRI, r3
  sdStop(&SD1);
  static const SerialConfig my_config2 = {230400,0,USART_CR2_STOP1_BITS,0};
  sdStart(&SD1, &my_config2);
 8003fb4:	492e      	ldr	r1, [pc, #184]	; (8004070 <ThdGNSS+0x190>)
 8003fb6:	4825      	ldr	r0, [pc, #148]	; (800404c <ThdGNSS+0x16c>)



  while(true){
    /* Getting data from Serial Driver with a timeout. */
    msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(100));
 8003fb8:	4c26      	ldr	r4, [pc, #152]	; (8004054 <ThdGNSS+0x174>)
    /* Checking if a timeout has occurred. */
    if(tkn != MSG_TIMEOUT) {
      /* Not a timeout-> forward*/
      sdPut(&SD2, tkn);
 8003fba:	4d2e      	ldr	r5, [pc, #184]	; (8004074 <ThdGNSS+0x194>)
 8003fbc:	f7fe f820 	bl	8002000 <sdStart.isra.0>

  chThdSleepMilliseconds(10);
 8003fc0:	2064      	movs	r0, #100	; 0x64
 8003fc2:	f7fd fd85 	bl	8001ad0 <chThdSleep>
  CONFSEND(NMEA_PUBX_GSA_DISABLE);
 8003fc6:	482c      	ldr	r0, [pc, #176]	; (8004078 <ThdGNSS+0x198>)
 8003fc8:	211d      	movs	r1, #29
 8003fca:	f7fd fcc9 	bl	8001960 <configSend>
  CONFSEND(NMEA_PUBX_GLL_DISABLE);
 8003fce:	482b      	ldr	r0, [pc, #172]	; (800407c <ThdGNSS+0x19c>)
 8003fd0:	211d      	movs	r1, #29
 8003fd2:	f7fd fcc5 	bl	8001960 <configSend>
  CONFSEND(NMEA_PUBX_GGA_DISABLE);
 8003fd6:	482a      	ldr	r0, [pc, #168]	; (8004080 <ThdGNSS+0x1a0>)
 8003fd8:	211d      	movs	r1, #29
 8003fda:	f7fd fcc1 	bl	8001960 <configSend>
  CONFSEND(NMEA_PUBX_RMC_DISABLE);
 8003fde:	4829      	ldr	r0, [pc, #164]	; (8004084 <ThdGNSS+0x1a4>)
 8003fe0:	211d      	movs	r1, #29
 8003fe2:	f7fd fcbd 	bl	8001960 <configSend>
  CONFSEND(NMEA_PUBX_VTG_DISABLE);
 8003fe6:	4828      	ldr	r0, [pc, #160]	; (8004088 <ThdGNSS+0x1a8>)
 8003fe8:	211d      	movs	r1, #29
 8003fea:	f7fd fcb9 	bl	8001960 <configSend>
    msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(100));
 8003fee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	f7fd fbe4 	bl	80017c0 <iqGetTimeout>
    if(tkn != MSG_TIMEOUT) {
 8003ff8:	1c43      	adds	r3, r0, #1
 8003ffa:	d0f8      	beq.n	8003fee <ThdGNSS+0x10e>
      sdPut(&SD2, tkn);
 8003ffc:	b2c1      	uxtb	r1, r0
 8003ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8004002:	4628      	mov	r0, r5
 8004004:	f7fd fc44 	bl	8001890 <oqPutTimeout>
    msg_t tkn = sdGetTimeout(&SD1, TIME_MS2I(100));
 8004008:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800400c:	4620      	mov	r0, r4
 800400e:	f7fd fbd7 	bl	80017c0 <iqGetTimeout>
    if(tkn != MSG_TIMEOUT) {
 8004012:	1c43      	adds	r3, r0, #1
 8004014:	d0eb      	beq.n	8003fee <ThdGNSS+0x10e>
 8004016:	e7f1      	b.n	8003ffc <ThdGNSS+0x11c>
    usart_deinit(sdp->usart);
 8004018:	6f62      	ldr	r2, [r4, #116]	; 0x74
      rccDisableUSART1();
 800401a:	4b1c      	ldr	r3, [pc, #112]	; (800408c <ThdGNSS+0x1ac>)
  u->CR1 = 0;
 800401c:	2100      	movs	r1, #0
 800401e:	60d1      	str	r1, [r2, #12]
  u->CR2 = 0;
 8004020:	6111      	str	r1, [r2, #16]
  u->CR3 = 0;
 8004022:	6151      	str	r1, [r2, #20]
      rccDisableUSART1();
 8004024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004026:	f022 0210 	bic.w	r2, r2, #16
 800402a:	645a      	str	r2, [r3, #68]	; 0x44
 800402c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800402e:	f022 0210 	bic.w	r2, r2, #16
 8004032:	665a      	str	r2, [r3, #100]	; 0x64
 8004034:	6e5b      	ldr	r3, [r3, #100]	; 0x64
      return;
 8004036:	e791      	b.n	8003f5c <ThdGNSS+0x7c>
    chSysHalt("SV#11");
 8004038:	4815      	ldr	r0, [pc, #84]	; (8004090 <ThdGNSS+0x1b0>)
 800403a:	f7fc fdc9 	bl	8000bd0 <chSysHalt>
 800403e:	bf00      	nop
 8004040:	200009f0 	.word	0x200009f0
 8004044:	08005100 	.word	0x08005100
 8004048:	08005108 	.word	0x08005108
 800404c:	200008b4 	.word	0x200008b4
 8004050:	080054d4 	.word	0x080054d4
 8004054:	200008c0 	.word	0x200008c0
 8004058:	08005114 	.word	0x08005114
 800405c:	08005134 	.word	0x08005134
 8004060:	0800514c 	.word	0x0800514c
 8004064:	08005268 	.word	0x08005268
 8004068:	08005174 	.word	0x08005174
 800406c:	200008e4 	.word	0x200008e4
 8004070:	080054e0 	.word	0x080054e0
 8004074:	20000964 	.word	0x20000964
 8004078:	080052bc 	.word	0x080052bc
 800407c:	0800529c 	.word	0x0800529c
 8004080:	0800527c 	.word	0x0800527c
 8004084:	080052dc 	.word	0x080052dc
 8004088:	080052fc 	.word	0x080052fc
 800408c:	40023800 	.word	0x40023800
 8004090:	08005090 	.word	0x08005090
	...

080040a0 <ThdBeeper>:
/*
 * Piezo beeper
 */

static THD_WORKING_AREA(waThdBeeper, 128);
static THD_FUNCTION(ThdBeeper, arg) {
 80040a0:	b580      	push	{r7, lr}
  (void)arg;
  myprintf("ThdBeeper\n");
 80040a2:	483b      	ldr	r0, [pc, #236]	; (8004190 <ThdBeeper+0xf0>)
 80040a4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80041a8 <ThdBeeper+0x108>
 80040a8:	f8df 8100 	ldr.w	r8, [pc, #256]	; 80041ac <ThdBeeper+0x10c>
void heater_disable(void){
  palClearPad(GPIOA, GPIOA_heater_enable);
}

void piezo_toggle(void){
  palTogglePad(GPIOC, GPIOC_PIEZO_A);
 80040ac:	4d39      	ldr	r5, [pc, #228]	; (8004194 <ThdBeeper+0xf4>)
 80040ae:	f7ff f99f 	bl	80033f0 <myprintf>

  while(true){

    if(beep_ms){
 80040b2:	f8d9 3000 	ldr.w	r3, [r9]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d046      	beq.n	8004148 <ThdBeeper+0xa8>
      systime_t start = chVTGetSystemTimeX();
      systime_t end = chTimeAddX(start, TIME_MS2I(beep_ms));
 80040ba:	f242 7210 	movw	r2, #10000	; 0x2710
 80040be:	f240 30e7 	movw	r0, #999	; 0x3e7
 80040c2:	2100      	movs	r1, #0
 80040c4:	fbe3 0102 	umlal	r0, r1, r3, r2
 80040c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80040cc:	2300      	movs	r3, #0
 80040ce:	f7fc fd31 	bl	8000b34 <__aeabi_uldivmod>
 80040d2:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 80040d6:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 80040da:	b2bf      	uxth	r7, r7
 80040dc:	d255      	bcs.n	800418a <ThdBeeper+0xea>
 80040de:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 80040e2:	4c2d      	ldr	r4, [pc, #180]	; (8004198 <ThdBeeper+0xf8>)
 */
static inline bool chTimeIsInRangeX(systime_t time,
                                    systime_t start,
                                    systime_t end) {

  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 80040e4:	1bdb      	subs	r3, r3, r7
  return systime + (systime_t)interval;
 80040e6:	b286      	uxth	r6, r0
      while (chTimeIsInRangeX(chVTGetSystemTimeX(), start, end)) {
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	42b3      	cmp	r3, r6
 80040ec:	bf38      	it	cc
 80040ee:	f04f 0a30 	movcc.w	sl, #48	; 0x30
 80040f2:	d225      	bcs.n	8004140 <ThdBeeper+0xa0>
 80040f4:	696b      	ldr	r3, [r5, #20]
 80040f6:	f483 6380 	eor.w	r3, r3, #1024	; 0x400
 80040fa:	616b      	str	r3, [r5, #20]
  palTogglePad(GPIOC, GPIOC_PIEZO_B);
 80040fc:	696b      	ldr	r3, [r5, #20]
 80040fe:	f483 6300 	eor.w	r3, r3, #2048	; 0x800
 8004102:	616b      	str	r3, [r5, #20]
 8004104:	f38a 8811 	msr	BASEPRI, sl
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004108:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 800410c:	4313      	orrs	r3, r2
 800410e:	d136      	bne.n	800417e <ThdBeeper+0xde>
  oip->dbg.lock_cnt = (cnt_t)1;
 8004110:	2301      	movs	r3, #1
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004112:	210a      	movs	r1, #10
 8004114:	2008      	movs	r0, #8
 8004116:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 800411a:	f7fd fa01 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 800411e:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8004122:	bb7b      	cbnz	r3, 8004184 <ThdBeeper+0xe4>
 8004124:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8004128:	2a00      	cmp	r2, #0
 800412a:	dd2b      	ble.n	8004184 <ThdBeeper+0xe4>
  oip->dbg.lock_cnt = (cnt_t)0;
 800412c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004130:	f383 8811 	msr	BASEPRI, r3
 8004134:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
  return (bool)((systime_t)((systime_t)time - (systime_t)start) <
 8004138:	1bdb      	subs	r3, r3, r7
 800413a:	b29b      	uxth	r3, r3
 800413c:	429e      	cmp	r6, r3
 800413e:	d8d9      	bhi.n	80040f4 <ThdBeeper+0x54>
        piezo_toggle();
        chThdSleepMilliseconds(1);
      }
      beep_ms = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	f8c9 3000 	str.w	r3, [r9]
 8004146:	e000      	b.n	800414a <ThdBeeper+0xaa>
 8004148:	4c13      	ldr	r4, [pc, #76]	; (8004198 <ThdBeeper+0xf8>)
 800414a:	2330      	movs	r3, #48	; 0x30
 800414c:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004150:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8004154:	4313      	orrs	r3, r2
 8004156:	d112      	bne.n	800417e <ThdBeeper+0xde>
  oip->dbg.lock_cnt = (cnt_t)1;
 8004158:	2301      	movs	r3, #1
 800415a:	2164      	movs	r1, #100	; 0x64
 800415c:	2008      	movs	r0, #8
 800415e:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004162:	f7fd f9dd 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004166:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800416a:	b95b      	cbnz	r3, 8004184 <ThdBeeper+0xe4>
 800416c:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8004170:	2a00      	cmp	r2, #0
 8004172:	dd07      	ble.n	8004184 <ThdBeeper+0xe4>
  oip->dbg.lock_cnt = (cnt_t)0;
 8004174:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004178:	f383 8811 	msr	BASEPRI, r3
 800417c:	e799      	b.n	80040b2 <ThdBeeper+0x12>
    chSysHalt("SV#4");
 800417e:	4807      	ldr	r0, [pc, #28]	; (800419c <ThdBeeper+0xfc>)
 8004180:	f7fc fd26 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8004184:	4806      	ldr	r0, [pc, #24]	; (80041a0 <ThdBeeper+0x100>)
 8004186:	f7fc fd23 	bl	8000bd0 <chSysHalt>
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
 800418a:	4806      	ldr	r0, [pc, #24]	; (80041a4 <ThdBeeper+0x104>)
 800418c:	f7fc fd20 	bl	8000bd0 <chSysHalt>
 8004190:	0800519c 	.word	0x0800519c
 8004194:	40020800 	.word	0x40020800
 8004198:	200009f0 	.word	0x200009f0
 800419c:	08005080 	.word	0x08005080
 80041a0:	080050a8 	.word	0x080050a8
 80041a4:	08005358 	.word	0x08005358
 80041a8:	20000800 	.word	0x20000800
 80041ac:	40014800 	.word	0x40014800

080041b0 <ThdCntr>:
    chThdSleepMilliseconds(10);
  }
}

static THD_WORKING_AREA(waThdCntr, 128);
static THD_FUNCTION(ThdCntr, arg) {
 80041b0:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
}



void ThdCntrFunc(void) {
  myprintf("ThdCntr\n");
 80041b4:	4865      	ldr	r0, [pc, #404]	; (800434c <ThdCntr+0x19c>)
  SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST); //assert reset
  CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST); //deassert reset -> registers should be at power up defaults

  //TIM1->CR2 = 0; //defaults
  //TIM1->SMCR = 0; // Reset the SMCR register
  TIM1->DIER = TIM_DIER_UIE; //Update interrupt enable
 80041b6:	4d66      	ldr	r5, [pc, #408]	; (8004350 <ThdCntr+0x1a0>)
  TIM1->CCER |= TIM_CCER_CC4E; //CC4 enabled
  //TIM1->CR1 = 0;//upcounter, continuous
  TIM1->CR1 = TIM_CR1_CEN; //enable
  TIM1->SR = ~TIM_SR_CC4IF; //Clear event flag

  tim1_overflows = 0;
 80041b8:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 800439c <ThdCntr+0x1ec>
  tim1_cc4_previous = 0;
 80041bc:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 80043a0 <ThdCntr+0x1f0>
  tim1_cc4_current = 0;
 80041c0:	4f64      	ldr	r7, [pc, #400]	; (8004354 <ThdCntr+0x1a4>)
 80041c2:	f7ff f915 	bl	80033f0 <myprintf>
  palSetPadMode(GPIOA, GPIOA_CNT_IN, PAL_MODE_ALTERNATE(2) | PAL_MODE_INPUT); //setting alternate function in board.h didn't work
 80041c6:	f44f 7181 	mov.w	r1, #258	; 0x102
 80041ca:	2001      	movs	r0, #1
 80041cc:	f7fc fd48 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 80041d0:	4a61      	ldr	r2, [pc, #388]	; (8004358 <ThdCntr+0x1a8>)
  TIM5->CR2 = 0; //defaults
 80041d2:	4b62      	ldr	r3, [pc, #392]	; (800435c <ThdCntr+0x1ac>)
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 80041d4:	6c11      	ldr	r1, [r2, #64]	; 0x40
  TIM5->EGR = TIM_EGR_UG; //update (load ARR, prescaler)
 80041d6:	2401      	movs	r4, #1
  TIM5->CR2 = 0; //defaults
 80041d8:	2600      	movs	r6, #0
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 80041da:	f041 0108 	orr.w	r1, r1, #8
  TIM5->ARR = 0xFFFFFFFF; //auto reload (period) set to max
 80041de:	f04f 30ff 	mov.w	r0, #4294967295
  SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system)
 80041e2:	6411      	str	r1, [r2, #64]	; 0x40
  TIM5->CR2 = 0; //defaults
 80041e4:	605e      	str	r6, [r3, #4]
  TIM5->SMCR = 0; // Reset the SMCR register
 80041e6:	609e      	str	r6, [r3, #8]
  TIM5->ARR = 0xFFFFFFFF; //auto reload (period) set to max
 80041e8:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIM5->PSC = 0; //prescaler 1
 80041ea:	629e      	str	r6, [r3, #40]	; 0x28
  TIM5->EGR = TIM_EGR_UG; //update (load ARR, prescaler)
 80041ec:	615c      	str	r4, [r3, #20]
  TIM5->CCER = 0; //all CC channels off
 80041ee:	621e      	str	r6, [r3, #32]
  TIM5->CCMR1 = 0;
 80041f0:	619e      	str	r6, [r3, #24]
  TIM5->CCMR1 |= TIM_CCMR1_CC1S_0; //CC1 channel is configured as input, IC1 is mapped on TI1
 80041f2:	6999      	ldr	r1, [r3, #24]

  TIM5_init();
  tim1_overflows = 0;
  TIM1_init();

  myprintf("tim1_overflows: %u\n", (uint32_t)tim1_overflows);
 80041f4:	485a      	ldr	r0, [pc, #360]	; (8004360 <ThdCntr+0x1b0>)
 80041f6:	4321      	orrs	r1, r4
 80041f8:	6199      	str	r1, [r3, #24]
  TIM5->CCER |= TIM_CCER_CC1E; //CC1 enabled
 80041fa:	6a19      	ldr	r1, [r3, #32]
 80041fc:	4321      	orrs	r1, r4
 80041fe:	6219      	str	r1, [r3, #32]
  TIM5->CR1 = 0;//upcounter, continuous
 8004200:	601e      	str	r6, [r3, #0]
  TIM5->CR1 |= TIM_CR1_CEN; //enable
 8004202:	6819      	ldr	r1, [r3, #0]
 8004204:	4321      	orrs	r1, r4
 8004206:	6019      	str	r1, [r3, #0]
  TIM5->SR = ~TIM_SR_CC1IF; //Clear event flag
 8004208:	f06f 0102 	mvn.w	r1, #2
 800420c:	6119      	str	r1, [r3, #16]
  SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN); //enable peripheral clock (should be handled by mcuconf in chibi hal system?)
 800420e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004210:	4323      	orrs	r3, r4
 8004212:	6453      	str	r3, [r2, #68]	; 0x44
  SET_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST); //assert reset
 8004214:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8004216:	4323      	orrs	r3, r4
 8004218:	6253      	str	r3, [r2, #36]	; 0x24
  CLEAR_BIT(RCC->APB2RSTR, RCC_APB2RSTR_TIM1RST); //deassert reset -> registers should be at power up defaults
 800421a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800421c:	f023 0301 	bic.w	r3, r3, #1
 8004220:	6253      	str	r3, [r2, #36]	; 0x24
  TIM1->ARR = 0xFFFF; //auto reload (period) set to max (16bit)
 8004222:	f64f 73ff 	movw	r3, #65535	; 0xffff
  TIM1->DIER = TIM_DIER_UIE; //Update interrupt enable
 8004226:	60ec      	str	r4, [r5, #12]
  TIM1->ARR = 0xFFFF; //auto reload (period) set to max (16bit)
 8004228:	62eb      	str	r3, [r5, #44]	; 0x2c
  TIM1->EGR = TIM_EGR_UG; //update (load ARR, prescaler)
 800422a:	616c      	str	r4, [r5, #20]
  TIM1->CCMR2 |= TIM_CCMR2_CC4S_0; //CC4 channel is configured as input, IC4 is mapped on TI4
 800422c:	69eb      	ldr	r3, [r5, #28]
 800422e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004232:	61eb      	str	r3, [r5, #28]
  TIM1->CCER |= TIM_CCER_CC4E; //CC4 enabled
 8004234:	6a2b      	ldr	r3, [r5, #32]
 8004236:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800423a:	622b      	str	r3, [r5, #32]
  TIM1->SR = ~TIM_SR_CC4IF; //Clear event flag
 800423c:	f06f 0310 	mvn.w	r3, #16
  TIM1->CR1 = TIM_CR1_CEN; //enable
 8004240:	602c      	str	r4, [r5, #0]
  TIM1->SR = ~TIM_SR_CC4IF; //Clear event flag
 8004242:	612b      	str	r3, [r5, #16]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004244:	4b47      	ldr	r3, [pc, #284]	; (8004364 <ThdCntr+0x1b4>)
  tim1_overflows = 0;
 8004246:	f04f 0a00 	mov.w	sl, #0
 800424a:	f04f 0b00 	mov.w	fp, #0
 800424e:	2270      	movs	r2, #112	; 0x70
 8004250:	e9c9 ab00 	strd	sl, fp, [r9]
  tim1_cc4_previous = 0;
 8004254:	e9c8 ab00 	strd	sl, fp, [r8]
  tim1_cc4_current = 0;
 8004258:	e9c7 ab00 	strd	sl, fp, [r7]
 800425c:	f883 2319 	strb.w	r2, [r3, #793]	; 0x319
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004260:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004264:	601a      	str	r2, [r3, #0]
 8004266:	4631      	mov	r1, r6
 8004268:	f7ff f8c2 	bl	80033f0 <myprintf>

  uint64_t test = 0;
  myprintf("a: %u\n", test);
 800426c:	465b      	mov	r3, fp
 800426e:	4652      	mov	r2, sl
 8004270:	483d      	ldr	r0, [pc, #244]	; (8004368 <ThdCntr+0x1b8>)
   // TIM5->SR = ~TIM_SR_CC1IF;
   // TIM5->EGR |= TIM_EGR_CC1G; //generate capture event by software, this seems to work
    //myprintf("ccr1: %u, cnt: %u, cc1F: %u\n", TIM5->CCR1, TIM5->CNT, (TIM5->SR & TIM_SR_CC1IF));
    //myprintf("sr: %u\n", TIM5->SR);

    myprintf("TIM1 cnt: %u\n", TIM1->CNT);
 8004272:	f8df b130 	ldr.w	fp, [pc, #304]	; 80043a4 <ThdCntr+0x1f4>
    myprintf("tim1_cc4_previous: %u, tim1_cc4_current: %u\n", (uint32_t)tim1_cc4_previous, (uint32_t)tim1_cc4_current);
 8004276:	f8df a130 	ldr.w	sl, [pc, #304]	; 80043a8 <ThdCntr+0x1f8>
  myprintf("a: %u\n", test);
 800427a:	f7ff f8b9 	bl	80033f0 <myprintf>
  myprintf("b: %u, c:%u\n", (uint32_t)test, (uint32_t)(test>>32));
 800427e:	4632      	mov	r2, r6
 8004280:	4621      	mov	r1, r4
 8004282:	483a      	ldr	r0, [pc, #232]	; (800436c <ThdCntr+0x1bc>)
 8004284:	4c3a      	ldr	r4, [pc, #232]	; (8004370 <ThdCntr+0x1c0>)
 8004286:	f7ff f8b3 	bl	80033f0 <myprintf>
  myprintf("b: %lu, c:%u\n", (uint32_t)test);
 800428a:	2102      	movs	r1, #2
 800428c:	4839      	ldr	r0, [pc, #228]	; (8004374 <ThdCntr+0x1c4>)
 800428e:	f7ff f8af 	bl	80033f0 <myprintf>
  myprintf("b: %lu, c:%u\n", test);
 8004292:	2203      	movs	r2, #3
 8004294:	2300      	movs	r3, #0
 8004296:	4837      	ldr	r0, [pc, #220]	; (8004374 <ThdCntr+0x1c4>)
 8004298:	f7ff f8aa 	bl	80033f0 <myprintf>
  myprintf("calModeGnssEnabled\n");
 800429c:	4836      	ldr	r0, [pc, #216]	; (8004378 <ThdCntr+0x1c8>)
 800429e:	f7ff f8a7 	bl	80033f0 <myprintf>
  palSetPad(GPIOA, GPIOA_CAL_EN);
 80042a2:	4a36      	ldr	r2, [pc, #216]	; (800437c <ThdCntr+0x1cc>)
  palClearPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 80042a4:	4b36      	ldr	r3, [pc, #216]	; (8004380 <ThdCntr+0x1d0>)
  palSetPad(GPIOA, GPIOA_CAL_EN);
 80042a6:	2040      	movs	r0, #64	; 0x40
 80042a8:	8310      	strh	r0, [r2, #24]
  palClearPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 80042aa:	2210      	movs	r2, #16
  palSetPadMode(GPIOA, GPIOA_MCO_1, PAL_MODE_INPUT);
 80042ac:	4631      	mov	r1, r6
  palClearPad(GPIOB, GPIOB_CAL_SOUR_SEL);
 80042ae:	835a      	strh	r2, [r3, #26]
  palSetPadMode(GPIOA, GPIOA_MCO_1, PAL_MODE_INPUT);
 80042b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80042b4:	f7fc fcd4 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
  palSetPad(GPIOC, GPIOC_GPS_RESETn); //ensure MCO_1 is high-z before this
 80042b8:	4b32      	ldr	r3, [pc, #200]	; (8004384 <ThdCntr+0x1d4>)
 80042ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80042be:	831a      	strh	r2, [r3, #24]

  //R4 -----------------------------------------------------------
  //default: all 0

  //Programming sequence R4,R3,..,R0 (write to R0 transfers double buffered settings)
  adf_write_reg(ADF4156_reg[4]);
 80042c0:	2004      	movs	r0, #4
 80042c2:	f7fd fc35 	bl	8001b30 <adf_write_reg>
  adf_write_reg(ADF4156_reg[3]);
 80042c6:	2013      	movs	r0, #19
 80042c8:	f7fd fc32 	bl	8001b30 <adf_write_reg>
  adf_write_reg(ADF4156_reg[2]);
 80042cc:	482e      	ldr	r0, [pc, #184]	; (8004388 <ThdCntr+0x1d8>)
 80042ce:	f7fd fc2f 	bl	8001b30 <adf_write_reg>
  adf_write_reg(ADF4156_reg[1]);
 80042d2:	2009      	movs	r0, #9
 80042d4:	f7fd fc2c 	bl	8001b30 <adf_write_reg>
  adf_write_reg(ADF4156_reg[0]);
 80042d8:	482c      	ldr	r0, [pc, #176]	; (800438c <ThdCntr+0x1dc>)
 80042da:	f7fd fc29 	bl	8001b30 <adf_write_reg>
    myprintf("TIM1 cnt: %u\n", TIM1->CNT);
 80042de:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80042e0:	4658      	mov	r0, fp
 80042e2:	f7ff f885 	bl	80033f0 <myprintf>
    myprintf("tim1_cc4_previous: %u, tim1_cc4_current: %u\n", (uint32_t)tim1_cc4_previous, (uint32_t)tim1_cc4_current);
 80042e6:	683a      	ldr	r2, [r7, #0]
 80042e8:	f8d8 1000 	ldr.w	r1, [r8]
 80042ec:	4650      	mov	r0, sl
 80042ee:	f7ff f87f 	bl	80033f0 <myprintf>
    myprintf("period: %u\n", (uint32_t)(tim1_cc4_current - tim1_cc4_previous));
 80042f2:	f8d8 3000 	ldr.w	r3, [r8]
 80042f6:	6839      	ldr	r1, [r7, #0]
 80042f8:	4825      	ldr	r0, [pc, #148]	; (8004390 <ThdCntr+0x1e0>)
 80042fa:	1ac9      	subs	r1, r1, r3
 80042fc:	f7ff f878 	bl	80033f0 <myprintf>



#warning myprintf only supports 32bit integers todo extend to 64bit
    myprintf("tim1_overflows: %u\n", (uint32_t)tim1_overflows);
 8004300:	f8d9 1000 	ldr.w	r1, [r9]
 8004304:	4816      	ldr	r0, [pc, #88]	; (8004360 <ThdCntr+0x1b0>)
 8004306:	f7ff f873 	bl	80033f0 <myprintf>
 800430a:	2330      	movs	r3, #48	; 0x30
 800430c:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004310:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8004314:	4313      	orrs	r3, r2
 8004316:	d113      	bne.n	8004340 <ThdCntr+0x190>
  oip->dbg.lock_cnt = (cnt_t)1;
 8004318:	2301      	movs	r3, #1
 800431a:	f241 3188 	movw	r1, #5000	; 0x1388
 800431e:	2008      	movs	r0, #8
 8004320:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004324:	f7fd f8fc 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004328:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 800432c:	b95b      	cbnz	r3, 8004346 <ThdCntr+0x196>
 800432e:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8004332:	2a00      	cmp	r2, #0
 8004334:	dd07      	ble.n	8004346 <ThdCntr+0x196>
  oip->dbg.lock_cnt = (cnt_t)0;
 8004336:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 800433a:	f383 8811 	msr	BASEPRI, r3
 800433e:	e7ce      	b.n	80042de <ThdCntr+0x12e>
    chSysHalt("SV#4");
 8004340:	4814      	ldr	r0, [pc, #80]	; (8004394 <ThdCntr+0x1e4>)
 8004342:	f7fc fc45 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#5");
 8004346:	4814      	ldr	r0, [pc, #80]	; (8004398 <ThdCntr+0x1e8>)
 8004348:	f7fc fc42 	bl	8000bd0 <chSysHalt>
 800434c:	080051a8 	.word	0x080051a8
 8004350:	40010000 	.word	0x40010000
 8004354:	20000d90 	.word	0x20000d90
 8004358:	40023800 	.word	0x40023800
 800435c:	40000c00 	.word	0x40000c00
 8004360:	080051b4 	.word	0x080051b4
 8004364:	e000e100 	.word	0xe000e100
 8004368:	080051c8 	.word	0x080051c8
 800436c:	080051d0 	.word	0x080051d0
 8004370:	200009f0 	.word	0x200009f0
 8004374:	080051e0 	.word	0x080051e0
 8004378:	080051f0 	.word	0x080051f0
 800437c:	40020000 	.word	0x40020000
 8004380:	40020400 	.word	0x40020400
 8004384:	40020800 	.word	0x40020800
 8004388:	00108012 	.word	0x00108012
 800438c:	70fa0000 	.word	0x70fa0000
 8004390:	08005244 	.word	0x08005244
 8004394:	08005080 	.word	0x08005080
 8004398:	080050a8 	.word	0x080050a8
 800439c:	20000da0 	.word	0x20000da0
 80043a0:	20000d98 	.word	0x20000d98
 80043a4:	08005204 	.word	0x08005204
 80043a8:	08005214 	.word	0x08005214
 80043ac:	00000000 	.word	0x00000000

080043b0 <chThdExit>:
void chThdExit(msg_t msg) {
 80043b0:	b538      	push	{r3, r4, r5, lr}
 80043b2:	2330      	movs	r3, #48	; 0x30
 80043b4:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 80043b8:	4b15      	ldr	r3, [pc, #84]	; (8004410 <chThdExit+0x60>)
 80043ba:	e9d3 2122 	ldrd	r2, r1, [r3, #136]	; 0x88
 80043be:	430a      	orrs	r2, r1
 80043c0:	d11a      	bne.n	80043f8 <chThdExit+0x48>
  return __sch_get_currthread();
 80043c2:	68dc      	ldr	r4, [r3, #12]
  return (bool)(lp->next != lp);
 80043c4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80043c6:	f104 052c 	add.w	r5, r4, #44	; 0x2c
  oip->dbg.lock_cnt = (cnt_t)1;
 80043ca:	2101      	movs	r1, #1
 80043cc:	4295      	cmp	r5, r2
 80043ce:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  currtp->u.exitcode = msg;
 80043d2:	62a0      	str	r0, [r4, #40]	; 0x28
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80043d4:	d107      	bne.n	80043e6 <chThdExit+0x36>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80043d6:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80043da:	b183      	cbz	r3, 80043fe <chThdExit+0x4e>
}
 80043dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 80043e0:	200f      	movs	r0, #15
 80043e2:	f7fd b86d 	b.w	80014c0 <chSchGoSleepS>
  lp->next = p->next;
 80043e6:	6813      	ldr	r3, [r2, #0]
 80043e8:	62e3      	str	r3, [r4, #44]	; 0x2c
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80043ea:	4610      	mov	r0, r2
 80043ec:	f7fc fee8 	bl	80011c0 <chSchReadyI.isra.0>
  return (bool)(lp->next != lp);
 80043f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80043f2:	42aa      	cmp	r2, r5
 80043f4:	d0ef      	beq.n	80043d6 <chThdExit+0x26>
 80043f6:	e7f6      	b.n	80043e6 <chThdExit+0x36>
    chSysHalt("SV#4");
 80043f8:	4806      	ldr	r0, [pc, #24]	; (8004414 <chThdExit+0x64>)
 80043fa:	f7fc fbe9 	bl	8000bd0 <chSysHalt>
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 80043fe:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 8004402:	079b      	lsls	r3, r3, #30
 8004404:	d1ea      	bne.n	80043dc <chThdExit+0x2c>
  p->prev->next = p->next;
 8004406:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800440a:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 800440c:	605a      	str	r2, [r3, #4]
  return p;
 800440e:	e7e5      	b.n	80043dc <chThdExit+0x2c>
 8004410:	200009f0 	.word	0x200009f0
 8004414:	08005080 	.word	0x08005080
	...

08004420 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004420:	f3ef 8309 	mrs	r3, PSP
    FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 8004424:	4905      	ldr	r1, [pc, #20]	; (800443c <SVC_Handler+0x1c>)
 8004426:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8004428:	f022 0201 	bic.w	r2, r2, #1
    psp += sizeof (struct port_extctx);
 800442c:	3368      	adds	r3, #104	; 0x68
    FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 800442e:	634a      	str	r2, [r1, #52]	; 0x34
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004430:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004434:	2300      	movs	r3, #0
 8004436:	f383 8811 	msr	BASEPRI, r3
}
 800443a:	4770      	bx	lr
 800443c:	e000ef00 	.word	0xe000ef00

08004440 <__early_init>:

static void stm32_gpio_init(void) {

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004440:	4b5d      	ldr	r3, [pc, #372]	; (80045b8 <__early_init+0x178>)
  gpiop->OTYPER  = config->otyper;
 8004442:	495e      	ldr	r1, [pc, #376]	; (80045bc <__early_init+0x17c>)
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004444:	691a      	ldr	r2, [r3, #16]
  gpiop->PUPDR   = config->pupdr;
 8004446:	f8df c1bc 	ldr.w	ip, [pc, #444]	; 8004604 <__early_init+0x1c4>
  rccResetAHB1(STM32_GPIO_EN_MASK);
 800444a:	f042 0287 	orr.w	r2, r2, #135	; 0x87
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 800444e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004452:	611a      	str	r2, [r3, #16]
 8004454:	6918      	ldr	r0, [r3, #16]
  gpiop->OTYPER  = config->otyper;
 8004456:	4c5a      	ldr	r4, [pc, #360]	; (80045c0 <__early_init+0x180>)
  gpiop->PUPDR   = config->pupdr;
 8004458:	4f5a      	ldr	r7, [pc, #360]	; (80045c4 <__early_init+0x184>)
  gpiop->MODER   = config->moder;
 800445a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8004608 <__early_init+0x1c8>
  gpiop->PUPDR   = config->pupdr;
 800445e:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800460c <__early_init+0x1cc>
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
#endif

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 8004462:	4e59      	ldr	r6, [pc, #356]	; (80045c8 <__early_init+0x188>)
  gpiop->MODER   = config->moder;
 8004464:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8004610 <__early_init+0x1d0>
  rccResetAHB1(STM32_GPIO_EN_MASK);
 8004468:	f020 0087 	bic.w	r0, r0, #135	; 0x87
 800446c:	6118      	str	r0, [r3, #16]
 800446e:	6918      	ldr	r0, [r3, #16]
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 8004470:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004472:	f040 0087 	orr.w	r0, r0, #135	; 0x87
 8004476:	6318      	str	r0, [r3, #48]	; 0x30
 8004478:	6d18      	ldr	r0, [r3, #80]	; 0x50
 800447a:	f040 0087 	orr.w	r0, r0, #135	; 0x87
 800447e:	6518      	str	r0, [r3, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 8004480:	2200      	movs	r2, #0
  gpiop->OSPEEDR = config->ospeedr;
 8004482:	4852      	ldr	r0, [pc, #328]	; (80045cc <__early_init+0x18c>)
  rccEnableAHB1(STM32_GPIO_EN_MASK, true);
 8004484:	6d1d      	ldr	r5, [r3, #80]	; 0x50
  gpiop->OTYPER  = config->otyper;
 8004486:	604a      	str	r2, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8004488:	6088      	str	r0, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800448a:	4851      	ldr	r0, [pc, #324]	; (80045d0 <__early_init+0x190>)
 800448c:	60c8      	str	r0, [r1, #12]
  gpiop->ODR     = config->odr;
 800448e:	2002      	movs	r0, #2
 8004490:	6148      	str	r0, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8004492:	f247 7002 	movw	r0, #30466	; 0x7702
 8004496:	6208      	str	r0, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8004498:	f241 7070 	movw	r0, #6000	; 0x1770
 800449c:	6248      	str	r0, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800449e:	484d      	ldr	r0, [pc, #308]	; (80045d4 <__early_init+0x194>)
 80044a0:	6008      	str	r0, [r1, #0]
  gpiop->ODR     = config->odr;
 80044a2:	f44f 5a81 	mov.w	sl, #4128	; 0x1020
  gpiop->OTYPER  = config->otyper;
 80044a6:	484c      	ldr	r0, [pc, #304]	; (80045d8 <__early_init+0x198>)
  gpiop->OSPEEDR = config->ospeedr;
 80044a8:	494c      	ldr	r1, [pc, #304]	; (80045dc <__early_init+0x19c>)
  gpiop->OTYPER  = config->otyper;
 80044aa:	6062      	str	r2, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044ac:	f04f 3555 	mov.w	r5, #1431655765	; 0x55555555
 80044b0:	60a1      	str	r1, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 80044b2:	60e7      	str	r7, [r4, #12]
  gpiop->OTYPER  = config->otyper;
 80044b4:	494a      	ldr	r1, [pc, #296]	; (80045e0 <__early_init+0x1a0>)
  gpiop->ODR     = config->odr;
 80044b6:	f8c4 a014 	str.w	sl, [r4, #20]
  gpiop->AFRL    = config->afrl;
 80044ba:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 80044bc:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044be:	f8c4 9000 	str.w	r9, [r4]
  gpiop->ODR     = config->odr;
 80044c2:	f44f 6400 	mov.w	r4, #2048	; 0x800
  gpiop->OTYPER  = config->otyper;
 80044c6:	6042      	str	r2, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044c8:	6085      	str	r5, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 80044ca:	f8c0 800c 	str.w	r8, [r0, #12]
  gpiop->ODR     = config->odr;
 80044ce:	6144      	str	r4, [r0, #20]
  gpiop->AFRL    = config->afrl;
 80044d0:	f44f 1440 	mov.w	r4, #3145728	; 0x300000
 80044d4:	6204      	str	r4, [r0, #32]
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCAPBEN;
 80044d6:	4f43      	ldr	r7, [pc, #268]	; (80045e4 <__early_init+0x1a4>)
  gpiop->AFRH    = config->afrh;
 80044d8:	6242      	str	r2, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044da:	f8c0 e000 	str.w	lr, [r0]
  gpiop->OTYPER  = config->otyper;
 80044de:	604a      	str	r2, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80044e0:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 80044e2:	f8c1 c00c 	str.w	ip, [r1, #12]
  gpiop->ODR     = config->odr;
 80044e6:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 80044e8:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 80044ea:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80044ec:	600a      	str	r2, [r1, #0]
  PWR->CR = STM32_VOS;
 80044ee:	f44f 4240 	mov.w	r2, #49152	; 0xc000
  RCC->APB1ENR = RCC_APB1ENR_PWREN | RCC_APB1ENR_RTCAPBEN;
 80044f2:	641f      	str	r7, [r3, #64]	; 0x40
  PWR->CR = STM32_VOS;
 80044f4:	6032      	str	r2, [r6, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	f042 0201 	orr.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	0794      	lsls	r4, r2, #30
 8004502:	d5fc      	bpl.n	80044fe <__early_init+0xbe>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 8004504:	6899      	ldr	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8004506:	4a2c      	ldr	r2, [pc, #176]	; (80045b8 <__early_init+0x178>)
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW, selecting HSI.     */
 8004508:	f021 0103 	bic.w	r1, r1, #3
 800450c:	6099      	str	r1, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800450e:	6893      	ldr	r3, [r2, #8]
 8004510:	f013 030c 	ands.w	r3, r3, #12
 8004514:	d1fb      	bne.n	800450e <__early_init+0xce>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 8004516:	6810      	ldr	r0, [r2, #0]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8004518:	4927      	ldr	r1, [pc, #156]	; (80045b8 <__early_init+0x178>)
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 800451a:	f000 00f9 	and.w	r0, r0, #249	; 0xf9
 800451e:	6010      	str	r0, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 8004520:	6093      	str	r3, [r2, #8]
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 8004522:	6813      	ldr	r3, [r2, #0]
 8004524:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004528:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800452a:	680b      	ldr	r3, [r1, #0]
 800452c:	0398      	lsls	r0, r3, #14
 800452e:	d5fc      	bpl.n	800452a <__early_init+0xea>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 8004530:	4b2d      	ldr	r3, [pc, #180]	; (80045e8 <__early_init+0x1a8>)
 8004532:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 8004534:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 8004536:	4a24      	ldr	r2, [pc, #144]	; (80045c8 <__early_init+0x188>)
  RCC->CR |= RCC_CR_PLLON;
 8004538:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800453c:	600b      	str	r3, [r1, #0]
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800453e:	6853      	ldr	r3, [r2, #4]
 8004540:	0459      	lsls	r1, r3, #17
 8004542:	d5fc      	bpl.n	800453e <__early_init+0xfe>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 8004544:	4a1c      	ldr	r2, [pc, #112]	; (80045b8 <__early_init+0x178>)
 8004546:	6813      	ldr	r3, [r2, #0]
 8004548:	019b      	lsls	r3, r3, #6
 800454a:	d5fc      	bpl.n	8004546 <__early_init+0x106>

  /* Flash setup.*/
#if !defined(STM32_REMOVE_REVISION_A_FIX)
  /* Some old revisions of F4x MCUs randomly crashes with compiler
     optimizations enabled AND flash caches enabled. */
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 800454c:	4b27      	ldr	r3, [pc, #156]	; (80045ec <__early_init+0x1ac>)
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 800454e:	4c28      	ldr	r4, [pc, #160]	; (80045f0 <__early_init+0x1b0>)
 8004550:	6094      	str	r4, [r2, #8]
    RCC->DCKCFGR = dckcfgr |
 8004552:	2003      	movs	r0, #3
  RCC->DCKCFGR2 = STM32_CK48MSEL;
 8004554:	2100      	movs	r1, #0
    RCC->DCKCFGR = dckcfgr |
 8004556:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
  RCC->DCKCFGR2 = STM32_CK48MSEL;
 800455a:	f8c2 1094 	str.w	r1, [r2, #148]	; 0x94
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	4b24      	ldr	r3, [pc, #144]	; (80045f4 <__early_init+0x1b4>)
 8004562:	429a      	cmp	r2, r3
 8004564:	d01e      	beq.n	80045a4 <__early_init+0x164>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 8004566:	4b24      	ldr	r3, [pc, #144]	; (80045f8 <__early_init+0x1b8>)
 8004568:	f240 7203 	movw	r2, #1795	; 0x703
 800456c:	601a      	str	r2, [r3, #0]
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif
  while ((FLASH->ACR & FLASH_ACR_LATENCY_Msk) !=
 800456e:	4a22      	ldr	r2, [pc, #136]	; (80045f8 <__early_init+0x1b8>)
 8004570:	6813      	ldr	r3, [r2, #0]
 8004572:	f003 030f 	and.w	r3, r3, #15
 8004576:	2b03      	cmp	r3, #3
 8004578:	d1fa      	bne.n	8004570 <__early_init+0x130>
         (STM32_FLASHBITS & FLASH_ACR_LATENCY_Msk)) {
  }

  /* Switching to the configured clock source if it is different from HSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800457a:	4a0f      	ldr	r2, [pc, #60]	; (80045b8 <__early_init+0x178>)
 800457c:	6893      	ldr	r3, [r2, #8]
 800457e:	f043 0302 	orr.w	r3, r3, #2
 8004582:	6093      	str	r3, [r2, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 8004584:	6893      	ldr	r3, [r2, #8]
 8004586:	f003 030c 	and.w	r3, r3, #12
 800458a:	2b08      	cmp	r3, #8
 800458c:	d1fa      	bne.n	8004584 <__early_init+0x144>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, true);
 800458e:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8004590:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004594:	6453      	str	r3, [r2, #68]	; 0x44
 8004596:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8004598:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800459c:	6653      	str	r3, [r2, #100]	; 0x64
 800459e:	6e53      	ldr	r3, [r2, #100]	; 0x64

  stm32_gpio_init();
  stm32_clock_init();
}
 80045a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if ((DBGMCU->IDCODE == 0x20006411) && (SCB->CPUID == 0x410FC241))
 80045a4:	4a15      	ldr	r2, [pc, #84]	; (80045fc <__early_init+0x1bc>)
 80045a6:	4b16      	ldr	r3, [pc, #88]	; (8004600 <__early_init+0x1c0>)
 80045a8:	6812      	ldr	r2, [r2, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d1db      	bne.n	8004566 <__early_init+0x126>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
 80045ae:	4b12      	ldr	r3, [pc, #72]	; (80045f8 <__early_init+0x1b8>)
 80045b0:	f240 1203 	movw	r2, #259	; 0x103
 80045b4:	601a      	str	r2, [r3, #0]
 80045b6:	e7da      	b.n	800456e <__early_init+0x12e>
 80045b8:	40023800 	.word	0x40023800
 80045bc:	40020000 	.word	0x40020000
 80045c0:	40020400 	.word	0x40020400
 80045c4:	00aaa0a8 	.word	0x00aaa0a8
 80045c8:	40007000 	.word	0x40007000
 80045cc:	556b75a5 	.word	0x556b75a5
 80045d0:	a8000a02 	.word	0xa8000a02
 80045d4:	29a8d0a4 	.word	0x29a8d0a4
 80045d8:	40020800 	.word	0x40020800
 80045dc:	9a555555 	.word	0x9a555555
 80045e0:	40021c00 	.word	0x40021c00
 80045e4:	10000400 	.word	0x10000400
 80045e8:	04401818 	.word	0x04401818
 80045ec:	e0042000 	.word	0xe0042000
 80045f0:	38881000 	.word	0x38881000
 80045f4:	20006411 	.word	0x20006411
 80045f8:	40023c00 	.word	0x40023c00
 80045fc:	e000ed00 	.word	0xe000ed00
 8004600:	410fc241 	.word	0x410fc241
 8004604:	aaaaaaa0 	.word	0xaaaaaaa0
 8004608:	55000581 	.word	0x55000581
 800460c:	880aaa82 	.word	0x880aaa82
 8004610:	11500034 	.word	0x11500034
	...

08004620 <VectorA4>:

//interrupt vector names defined in os/hal/ports/STM32/STM32F4xx/stm32_isr.h
//priorities?
//use update handler and also check capture flag
CH_IRQ_HANDLER(STM32_TIM1_UP_TIM10_HANDLER)
{
 8004620:	b570      	push	{r4, r5, r6, lr}
 8004622:	2330      	movs	r3, #48	; 0x30
 8004624:	f383 8811 	msr	BASEPRI, r3
  if (unlikely((oip->dbg.isr_cnt < (cnt_t)0) ||
 8004628:	4b29      	ldr	r3, [pc, #164]	; (80046d0 <VectorA4+0xb0>)
 800462a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800462e:	2a00      	cmp	r2, #0
 8004630:	db43      	blt.n	80046ba <VectorA4+0x9a>
 8004632:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8004636:	2900      	cmp	r1, #0
 8004638:	d13f      	bne.n	80046ba <VectorA4+0x9a>
  oip->dbg.isr_cnt++;
 800463a:	3201      	adds	r2, #1
 800463c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004640:	f381 8811 	msr	BASEPRI, r1
  CH_IRQ_PROLOGUE();

  uint32_t sr = TIM1->SR;
 8004644:	4823      	ldr	r0, [pc, #140]	; (80046d4 <VectorA4+0xb4>)
 8004646:	6902      	ldr	r2, [r0, #16]
  TIM1->SR = 0; //clear all
 8004648:	6101      	str	r1, [r0, #16]

  if(sr & TIM_SR_CC4IF){ //capture event
 800464a:	06d2      	lsls	r2, r2, #27
 800464c:	d420      	bmi.n	8004690 <VectorA4+0x70>
    tim1_cc4_previous = tim1_cc4_current;
    tim1_cc4_current = TIM1->CCR4 + (tim1_overflows<<16);
 800464e:	4922      	ldr	r1, [pc, #136]	; (80046d8 <VectorA4+0xb8>)
 8004650:	e9d1 2000 	ldrd	r2, r0, [r1]
  }

  tim1_overflows++;
 8004654:	3201      	adds	r2, #1
 8004656:	f140 0000 	adc.w	r0, r0, #0
 800465a:	e9c1 2000 	strd	r2, r0, [r1]
 800465e:	2130      	movs	r1, #48	; 0x30
 8004660:	f381 8811 	msr	BASEPRI, r1
  if (unlikely((oip->dbg.isr_cnt <= (cnt_t)0) ||
 8004664:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004668:	2a00      	cmp	r2, #0
 800466a:	dd29      	ble.n	80046c0 <VectorA4+0xa0>
 800466c:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8004670:	bb30      	cbnz	r0, 80046c0 <VectorA4+0xa0>
  oip->dbg.isr_cnt--;
 8004672:	3a01      	subs	r2, #1
 8004674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8004678:	f380 8811 	msr	BASEPRI, r0
 800467c:	f381 8811 	msr	BASEPRI, r1
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 8004680:	4b16      	ldr	r3, [pc, #88]	; (80046dc <VectorA4+0xbc>)
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8004688:	d11d      	bne.n	80046c6 <VectorA4+0xa6>
 800468a:	f383 8811 	msr	BASEPRI, r3
  CH_IRQ_EPILOGUE();
}
 800468e:	bd70      	pop	{r4, r5, r6, pc}
    tim1_cc4_previous = tim1_cc4_current;
 8004690:	4d13      	ldr	r5, [pc, #76]	; (80046e0 <VectorA4+0xc0>)
 8004692:	4a14      	ldr	r2, [pc, #80]	; (80046e4 <VectorA4+0xc4>)
    tim1_cc4_current = TIM1->CCR4 + (tim1_overflows<<16);
 8004694:	4910      	ldr	r1, [pc, #64]	; (80046d8 <VectorA4+0xb8>)
 8004696:	6c06      	ldr	r6, [r0, #64]	; 0x40
 8004698:	6848      	ldr	r0, [r1, #4]
    tim1_cc4_previous = tim1_cc4_current;
 800469a:	ed95 7b00 	vldr	d7, [r5]
 800469e:	ed82 7b00 	vstr	d7, [r2]
    tim1_cc4_current = TIM1->CCR4 + (tim1_overflows<<16);
 80046a2:	680a      	ldr	r2, [r1, #0]
 80046a4:	ea4f 4c00 	mov.w	ip, r0, lsl #16
 80046a8:	0414      	lsls	r4, r2, #16
 80046aa:	19a4      	adds	r4, r4, r6
 80046ac:	ea4c 4c12 	orr.w	ip, ip, r2, lsr #16
 80046b0:	602c      	str	r4, [r5, #0]
 80046b2:	f14c 0400 	adc.w	r4, ip, #0
 80046b6:	606c      	str	r4, [r5, #4]
 80046b8:	e7cc      	b.n	8004654 <VectorA4+0x34>
    chSysHalt("SV#8");
 80046ba:	480b      	ldr	r0, [pc, #44]	; (80046e8 <VectorA4+0xc8>)
 80046bc:	f7fc fa88 	bl	8000bd0 <chSysHalt>
    chSysHalt("SV#9");
 80046c0:	480a      	ldr	r0, [pc, #40]	; (80046ec <VectorA4+0xcc>)
 80046c2:	f7fc fa85 	bl	8000bd0 <chSysHalt>
}
 80046c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046ca:	f7fd bb71 	b.w	8001db0 <__port_irq_epilogue.part.0>
 80046ce:	bf00      	nop
 80046d0:	200009f0 	.word	0x200009f0
 80046d4:	40010000 	.word	0x40010000
 80046d8:	20000da0 	.word	0x20000da0
 80046dc:	e000ed00 	.word	0xe000ed00
 80046e0:	20000d90 	.word	0x20000d90
 80046e4:	20000d98 	.word	0x20000d98
 80046e8:	080050b8 	.word	0x080050b8
 80046ec:	080050c0 	.word	0x080050c0

080046f0 <main>:
  rccResetAHB1(~STM32_GPIO_EN_MASK);
 80046f0:	4b21      	ldr	r3, [pc, #132]	; (8004778 <main+0x88>)
 80046f2:	691a      	ldr	r2, [r3, #16]
 80046f4:	f062 0287 	orn	r2, r2, #135	; 0x87


/*
 * Application entry point.
 */
int main(void) {
 80046f8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80046fc:	611a      	str	r2, [r3, #16]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	f002 0287 	and.w	r2, r2, #135	; 0x87
 8004704:	611a      	str	r2, [r3, #16]
 8004706:	691a      	ldr	r2, [r3, #16]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 8004708:	6a1a      	ldr	r2, [r3, #32]
 800470a:	f062 5280 	orn	r2, r2, #268435456	; 0x10000000
 800470e:	621a      	str	r2, [r3, #32]
 8004710:	6a1a      	ldr	r2, [r3, #32]
 8004712:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8004716:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 8004718:	f04f 30ff 	mov.w	r0, #4294967295
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800471c:	6a1a      	ldr	r2, [r3, #32]
  rccResetAPB2(~0);
 800471e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004720:	6258      	str	r0, [r3, #36]	; 0x24
 8004722:	2100      	movs	r1, #0
 8004724:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004726:	6259      	str	r1, [r3, #36]	; 0x24
 8004728:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  rccEnablePWRInterface(true);
 800472a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  PWR->CR |= PWR_CR_DBP;
 800472c:	4813      	ldr	r0, [pc, #76]	; (800477c <main+0x8c>)
  rccEnablePWRInterface(true);
 800472e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004732:	641a      	str	r2, [r3, #64]	; 0x40
 8004734:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004736:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800473a:	661a      	str	r2, [r3, #96]	; 0x60
 800473c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
  PWR->CR |= PWR_CR_DBP;
 800473e:	6802      	ldr	r2, [r0, #0]
 8004740:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004744:	6002      	str	r2, [r0, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8004746:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004748:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800474c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004750:	b087      	sub	sp, #28
 8004752:	d003      	beq.n	800475c <main+0x6c>
    RCC->BDCR = RCC_BDCR_BDRST;
 8004754:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004758:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800475a:	6719      	str	r1, [r3, #112]	; 0x70
  PWR->CSR &= ~PWR_CSR_BRE;
 800475c:	4807      	ldr	r0, [pc, #28]	; (800477c <main+0x8c>)
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 800475e:	4a08      	ldr	r2, [pc, #32]	; (8004780 <main+0x90>)
 8004760:	6841      	ldr	r1, [r0, #4]
 8004762:	4b08      	ldr	r3, [pc, #32]	; (8004784 <main+0x94>)
 8004764:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8004768:	2400      	movs	r4, #0
 800476a:	6041      	str	r1, [r0, #4]
 800476c:	4906      	ldr	r1, [pc, #24]	; (8004788 <main+0x98>)
 800476e:	6014      	str	r4, [r2, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004770:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 8004774:	e00c      	b.n	8004790 <main+0xa0>
 8004776:	bf00      	nop
 8004778:	40023800 	.word	0x40023800
 800477c:	40007000 	.word	0x40007000
 8004780:	20000cf8 	.word	0x20000cf8
 8004784:	080053b0 	.word	0x080053b0
 8004788:	40026010 	.word	0x40026010
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800478c:	f853 1c0c 	ldr.w	r1, [r3, #-12]
 8004790:	600c      	str	r4, [r1, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004792:	330c      	adds	r3, #12
 8004794:	4283      	cmp	r3, r0
 8004796:	f102 0208 	add.w	r2, r2, #8
    dma.streams[i].func = NULL;
 800479a:	f842 4c04 	str.w	r4, [r2, #-4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 800479e:	d1f5      	bne.n	800478c <main+0x9c>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80047a0:	4bc4      	ldr	r3, [pc, #784]	; (8004ab4 <main+0x3c4>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 80047a2:	49c5      	ldr	r1, [pc, #788]	; (8004ab8 <main+0x3c8>)
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80047a4:	4ac5      	ldr	r2, [pc, #788]	; (8004abc <main+0x3cc>)
  rccResetADC();
 80047a6:	4dc6      	ldr	r5, [pc, #792]	; (8004ac0 <main+0x3d0>)
 *
 * @init
 */
void dacObjectInit(DACDriver *dacp) {

  dacp->state = DAC_STOP;
 80047a8:	4ec6      	ldr	r6, [pc, #792]	; (8004ac4 <main+0x3d4>)
  sdObjectInit(&SD1, NULL, notify1);
 80047aa:	f8df a3a8 	ldr.w	sl, [pc, #936]	; 8004b54 <main+0x464>
  sdObjectInit(&SD2, NULL, notify2);
 80047ae:	f8df b3a8 	ldr.w	fp, [pc, #936]	; 8004b58 <main+0x468>
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {

  spip->state           = SPI_STOP;
 80047b2:	4fc5      	ldr	r7, [pc, #788]	; (8004ac8 <main+0x3d8>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 80047b4:	f04f 38ff 	mov.w	r8, #4294967295
 80047b8:	f8c3 8008 	str.w	r8, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 80047bc:	f8c3 800c 	str.w	r8, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 80047c0:	f8c1 8008 	str.w	r8, [r1, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 80047c4:	f8c1 800c 	str.w	r8, [r1, #12]
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {

  adcp->state    = ADC_STOP;
 80047c8:	49c0      	ldr	r1, [pc, #768]	; (8004acc <main+0x3dc>)
 80047ca:	2370      	movs	r3, #112	; 0x70
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80047cc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80047d0:	f882 331a 	strb.w	r3, [r2, #794]	; 0x31a
  adcp->config   = NULL;
  adcp->samples  = NULL;
 80047d4:	e9c1 4401 	strd	r4, r4, [r1, #4]
  adcp->depth    = 0;
  adcp->grpp     = NULL;
 80047d8:	e9c1 4403 	strd	r4, r4, [r1, #12]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 80047dc:	614c      	str	r4, [r1, #20]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80047de:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80047e2:	6010      	str	r0, [r2, #0]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80047e4:	f882 3336 	strb.w	r3, [r2, #822]	; 0x336
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80047e8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80047ec:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
 80047f0:	2020      	movs	r0, #32
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80047f2:	6053      	str	r3, [r2, #4]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80047f4:	23c0      	movs	r3, #192	; 0xc0
 80047f6:	f882 3325 	strb.w	r3, [r2, #805]	; 0x325
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80047fa:	f8c2 0184 	str.w	r0, [r2, #388]	; 0x184
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 80047fe:	6050      	str	r0, [r2, #4]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004800:	f882 3326 	strb.w	r3, [r2, #806]	; 0x326
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004804:	2340      	movs	r3, #64	; 0x40
  adcp->state    = ADC_STOP;
 8004806:	f04f 0901 	mov.w	r9, #1
 800480a:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800480e:	f101 0018 	add.w	r0, r1, #24
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004812:	6053      	str	r3, [r2, #4]
 8004814:	f881 9000 	strb.w	r9, [r1]
 8004818:	f7fc fb8a 	bl	8000f30 <chMtxObjectInit>
 800481c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  ADCD1.dmastp  = NULL;
 800481e:	62cc      	str	r4, [r1, #44]	; 0x2c
  rccResetADC();
 8004820:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004824:	626b      	str	r3, [r5, #36]	; 0x24
 8004826:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800482c:	626b      	str	r3, [r5, #36]	; 0x24
 800482e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8004830:	2060      	movs	r0, #96	; 0x60
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8004832:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  dacp->config = NULL;
#if DAC_USE_WAIT
  dacp->thread = NULL;
 8004836:	e9c6 4404 	strd	r4, r4, [r6, #16]
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800483a:	f882 0312 	strb.w	r0, [r2, #786]	; 0x312
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800483e:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8004842:	6013      	str	r3, [r2, #0]
  ADCD1.adc     = ADC1;
 8004844:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004848:	f5a3 3338 	sub.w	r3, r3, #188416	; 0x2e000
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800484c:	4aa0      	ldr	r2, [pc, #640]	; (8004ad0 <main+0x3e0>)
 800484e:	628b      	str	r3, [r1, #40]	; 0x28
 8004850:	f106 0018 	add.w	r0, r6, #24
  ADCD1.dmamode = STM32_DMA_CR_CHSEL(ADC1_DMA_CHANNEL) |
 8004854:	4b9f      	ldr	r3, [pc, #636]	; (8004ad4 <main+0x3e4>)
 8004856:	630b      	str	r3, [r1, #48]	; 0x30
  dacp->state = DAC_STOP;
 8004858:	f886 9000 	strb.w	r9, [r6]
  DACD1.params  = &dac1_ch1_params;
 800485c:	499e      	ldr	r1, [pc, #632]	; (8004ad8 <main+0x3e8>)
 800485e:	f7fc fb67 	bl	8000f30 <chMtxObjectInit>
  GPTD6.tim = STM32_TIM6;
 8004862:	4b9e      	ldr	r3, [pc, #632]	; (8004adc <main+0x3ec>)
 8004864:	62b1      	str	r1, [r6, #40]	; 0x28
 8004866:	f102 000c 	add.w	r0, r2, #12
 800486a:	499d      	ldr	r1, [pc, #628]	; (8004ae0 <main+0x3f0>)
 800486c:	f882 9000 	strb.w	r9, [r2]
  i2cp->config = NULL;
 8004870:	6054      	str	r4, [r2, #4]
 8004872:	60d9      	str	r1, [r3, #12]
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 8004874:	f883 9000 	strb.w	r9, [r3]
  sdObjectInit(&SD1, NULL, notify1);
 8004878:	499a      	ldr	r1, [pc, #616]	; (8004ae4 <main+0x3f4>)
  gptp->config = NULL;
 800487a:	605c      	str	r4, [r3, #4]
  DACD1.dma = NULL;
 800487c:	62f4      	str	r4, [r6, #44]	; 0x2c
 800487e:	f7fc fb57 	bl	8000f30 <chMtxObjectInit>
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
 8004882:	4b99      	ldr	r3, [pc, #612]	; (8004ae8 <main+0x3f8>)
 8004884:	6353      	str	r3, [r2, #52]	; 0x34
 8004886:	4650      	mov	r0, sl
  I2CD2.dmarx  = NULL;
  I2CD2.dmatx  = NULL;
 8004888:	e9c2 440b 	strd	r4, r4, [r2, #44]	; 0x2c
  I2CD2.thread = NULL;
 800488c:	61d4      	str	r4, [r2, #28]
 800488e:	f7fc fa6f 	bl	8000d70 <sdObjectInit.constprop.0>
  SD1.clock = STM32_PCLK2;
 8004892:	4b96      	ldr	r3, [pc, #600]	; (8004aec <main+0x3fc>)
 8004894:	4996      	ldr	r1, [pc, #600]	; (8004af0 <main+0x400>)
  sdObjectInit(&SD2, NULL, notify2);
 8004896:	4658      	mov	r0, fp
  SD1.clock = STM32_PCLK2;
 8004898:	e9ca 131d 	strd	r1, r3, [sl, #116]	; 0x74
  sdObjectInit(&SD2, NULL, notify2);
 800489c:	4995      	ldr	r1, [pc, #596]	; (8004af4 <main+0x404>)
 800489e:	f7fc fa67 	bl	8000d70 <sdObjectInit.constprop.0>
  SD2.clock = STM32_PCLK1;
 80048a2:	4b95      	ldr	r3, [pc, #596]	; (8004af8 <main+0x408>)
 80048a4:	f8df c2b4 	ldr.w	ip, [pc, #692]	; 8004b5c <main+0x46c>
 80048a8:	f887 9000 	strb.w	r9, [r7]
 80048ac:	f107 000c 	add.w	r0, r7, #12
 80048b0:	e9cb c31d 	strd	ip, r3, [fp, #116]	; 0x74
  spip->config          = NULL;
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 80048b4:	e9c7 4401 	strd	r4, r4, [r7, #4]
 80048b8:	f7fc fb3a 	bl	8000f30 <chMtxObjectInit>
  ST_ENABLE_CLOCK();
 80048bc:	6c6b      	ldr	r3, [r5, #68]	; 0x44
  ST_ENABLE_STOP();
 80048be:	498f      	ldr	r1, [pc, #572]	; (8004afc <main+0x40c>)
  ST_ENABLE_CLOCK();
 80048c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
  SPID2.spi       = SPI2;
  SPID2.dmarx     = NULL;
  SPID2.dmatx     = NULL;
 80048c4:	e9c7 4408 	strd	r4, r4, [r7, #32]
 80048c8:	646b      	str	r3, [r5, #68]	; 0x44
 80048ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80048cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048d0:	666b      	str	r3, [r5, #100]	; 0x64
 80048d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  ST_ENABLE_STOP();
 80048d4:	68ca      	ldr	r2, [r1, #12]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80048d6:	4b8a      	ldr	r3, [pc, #552]	; (8004b00 <main+0x410>)
  ST_ENABLE_STOP();
 80048d8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80048dc:	60ca      	str	r2, [r1, #12]
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 80048de:	f242 720e 	movw	r2, #9998	; 0x270e
 80048e2:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 80048e4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e8:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 80048ea:	619c      	str	r4, [r3, #24]
  tmp->cumulative = (rttime_t)0;
 80048ec:	2200      	movs	r2, #0
  STM32_ST_TIM->CCR[0] = 0;
 80048ee:	635c      	str	r4, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 80048f0:	60dc      	str	r4, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 80048f2:	605c      	str	r4, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80048f4:	f8c3 9014 	str.w	r9, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80048f8:	f8c3 9000 	str.w	r9, [r3]
 80048fc:	2300      	movs	r3, #0
 80048fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
  SPID2.spi       = SPI2;
 8004902:	4b80      	ldr	r3, [pc, #512]	; (8004b04 <main+0x414>)
 8004904:	61fb      	str	r3, [r7, #28]
  SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_CHANNEL) |
 8004906:	4b80      	ldr	r3, [pc, #512]	; (8004b08 <main+0x418>)
 8004908:	62bb      	str	r3, [r7, #40]	; 0x28
  tmp->worst      = (rtcnt_t)0;
 800490a:	e9cd 8400 	strd	r8, r4, [sp]
  tmp->n          = (ucnt_t)0;
 800490e:	e9cd 4402 	strd	r4, r4, [sp, #8]
  ch_system.state = ch_sys_initializing;
 8004912:	f8df 824c 	ldr.w	r8, [pc, #588]	; 8004b60 <main+0x470>
                    STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_CHANNEL) |
 8004916:	3330      	adds	r3, #48	; 0x30
}
 8004918:	2504      	movs	r5, #4
 800491a:	f888 9000 	strb.w	r9, [r8]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 800491e:	f8c8 4008 	str.w	r4, [r8, #8]
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
  chTMObjectInit(&tm);
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8004924:	4668      	mov	r0, sp
 8004926:	f7fc f96b 	bl	8000c00 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800492a:	f7fc f971 	bl	8000c10 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 800492e:	3d01      	subs	r5, #1
 8004930:	d1f8      	bne.n	8004924 <main+0x234>
  tcp->offset = tm.best;
 8004932:	9a00      	ldr	r2, [sp, #0]
  ch_memcore.basemem = __heap_base__;
 8004934:	4b75      	ldr	r3, [pc, #468]	; (8004b0c <main+0x41c>)
 8004936:	f8c8 2008 	str.w	r2, [r8, #8]
 800493a:	4a75      	ldr	r2, [pc, #468]	; (8004b10 <main+0x420>)
 800493c:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 800493e:	4a75      	ldr	r2, [pc, #468]	; (8004b14 <main+0x424>)
 8004940:	605a      	str	r2, [r3, #4]
 *
 * @notapi
 */
void __heap_init(void) {

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004942:	4b75      	ldr	r3, [pc, #468]	; (8004b18 <main+0x428>)
 8004944:	4a75      	ldr	r2, [pc, #468]	; (8004b1c <main+0x42c>)
 8004946:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
  H_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8004948:	f103 000c 	add.w	r0, r3, #12
  H_PAGES(&default_heap.header) = 0;
 800494c:	e9c3 5501 	strd	r5, r5, [r3, #4]
  chMtxObjectInit(&default_heap.mtx);
 8004950:	f7fc faee 	bl	8000f30 <chMtxObjectInit>
 * @init
 */
void __factory_init(void) {

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8004954:	4872      	ldr	r0, [pc, #456]	; (8004b20 <main+0x430>)
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8004956:	4c73      	ldr	r4, [pc, #460]	; (8004b24 <main+0x434>)
 8004958:	f7fc faea 	bl	8000f30 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 800495c:	f100 0310 	add.w	r3, r0, #16
 8004960:	6103      	str	r3, [r0, #16]
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
  mp->object_size = size;
  mp->align = align;
 8004962:	2214      	movs	r2, #20
 8004964:	2304      	movs	r3, #4
 8004966:	e9c0 2306 	strd	r2, r3, [r0, #24]
 800496a:	6343      	str	r3, [r0, #52]	; 0x34
 800496c:	f100 033c 	add.w	r3, r0, #60	; 0x3c
 8004970:	63c3      	str	r3, [r0, #60]	; 0x3c
 8004972:	f100 0340 	add.w	r3, r0, #64	; 0x40
 8004976:	6403      	str	r3, [r0, #64]	; 0x40
 8004978:	f100 0344 	add.w	r3, r0, #68	; 0x44
 800497c:	6443      	str	r3, [r0, #68]	; 0x44
  mp->provider = provider;
 800497e:	4b6a      	ldr	r3, [pc, #424]	; (8004b28 <main+0x438>)
 8004980:	6203      	str	r3, [r0, #32]
 8004982:	6383      	str	r3, [r0, #56]	; 0x38

  /* Core associated to this instance.*/
  oip->core_id = core_id;

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8004984:	4b69      	ldr	r3, [pc, #420]	; (8004b2c <main+0x43c>)
 8004986:	63a3      	str	r3, [r4, #56]	; 0x38
 8004988:	f100 0324 	add.w	r3, r0, #36	; 0x24
 800498c:	6243      	str	r3, [r0, #36]	; 0x24
 800498e:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8004992:	6283      	str	r3, [r0, #40]	; 0x28
  mp->object_size = size;
 8004994:	231c      	movs	r3, #28
  mp->next = NULL;
 8004996:	6145      	str	r5, [r0, #20]
 8004998:	62c5      	str	r5, [r0, #44]	; 0x2c
  ch_system.instances[core_id] = oip;
 800499a:	f8c8 4004 	str.w	r4, [r8, #4]
  oip->core_id = core_id;
 800499e:	6325      	str	r5, [r4, #48]	; 0x30
  mp->object_size = size;
 80049a0:	6303      	str	r3, [r0, #48]	; 0x30
 80049a2:	f04f 0930 	mov.w	r9, #48	; 0x30
 80049a6:	f389 8811 	msr	BASEPRI, r9
  __ASM volatile ("cpsie i" : : : "memory");
 80049aa:	b662      	cpsie	i
  pqp->prio = (tprio_t)0;
 80049ac:	e9c4 4501 	strd	r4, r5, [r4, #4]
  tp->epending          = (eventmask_t)0;
 80049b0:	e9c4 551d 	strd	r5, r5, [r4, #116]	; 0x74
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80049b4:	4b5e      	ldr	r3, [pc, #376]	; (8004b30 <main+0x440>)
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 80049b6:	6365      	str	r5, [r4, #52]	; 0x34

  sdp->panic_msg = NULL;

#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
 80049b8:	f8c4 5088 	str.w	r5, [r4, #136]	; 0x88
 80049bc:	68d9      	ldr	r1, [r3, #12]

  ch_dlist_init(&vtlp->dlist);
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80049be:	83a5      	strh	r5, [r4, #28]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80049c0:	f64f 02ff 	movw	r2, #63743	; 0xf8ff
 80049c4:	4011      	ands	r1, r2
  reg_value  =  (reg_value                                   |
 80049c6:	4a5b      	ldr	r2, [pc, #364]	; (8004b34 <main+0x444>)
  tp->owner             = oip;
 80049c8:	6564      	str	r4, [r4, #84]	; 0x54
 80049ca:	430a      	orrs	r2, r1
  SCB->AIRCR =  reg_value;
 80049cc:	60da      	str	r2, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80049ce:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80049d2:	4959      	ldr	r1, [pc, #356]	; (8004b38 <main+0x448>)
 80049d4:	484a      	ldr	r0, [pc, #296]	; (8004b00 <main+0x410>)
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80049d6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80049da:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80049de:	680a      	ldr	r2, [r1, #0]
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049e0:	f04f 0b20 	mov.w	fp, #32
 80049e4:	f042 0201 	orr.w	r2, r2, #1
 80049e8:	600a      	str	r2, [r1, #0]
 80049ea:	f883 b01f 	strb.w	fp, [r3, #31]
 80049ee:	f883 9022 	strb.w	r9, [r3, #34]	; 0x22
  dlhp->next  = dlhp;
 80049f2:	f104 0310 	add.w	r3, r4, #16
 80049f6:	f8d0 e024 	ldr.w	lr, [r0, #36]	; 0x24
  pqp->next = pqp;
 80049fa:	6024      	str	r4, [r4, #0]
  dlhp->prev  = dlhp;
 80049fc:	e9c4 3304 	strd	r3, r3, [r4, #16]
  tp->hdr.pqueue.prio   = prio;
 8004a00:	2380      	movs	r3, #128	; 0x80
 8004a02:	6463      	str	r3, [r4, #68]	; 0x44
  tp->realprio          = prio;
 8004a04:	67e3      	str	r3, [r4, #124]	; 0x7c
  tp->name              = name;
 8004a06:	4b4d      	ldr	r3, [pc, #308]	; (8004b3c <main+0x44c>)
 8004a08:	65a3      	str	r3, [r4, #88]	; 0x58
  dlhp->delta = (sysinterval_t)-1;
 8004a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a0e:	61a3      	str	r3, [r4, #24]
  lp->next = lp;
 8004a10:	f104 0368 	add.w	r3, r4, #104	; 0x68
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 8004a14:	fa1f f28e 	uxth.w	r2, lr
 8004a18:	66a3      	str	r3, [r4, #104]	; 0x68
 8004a1a:	462b      	mov	r3, r5
  sdp->lock_cnt = (cnt_t)1;
 8004a1c:	2701      	movs	r7, #1
 8004a1e:	e9c4 2308 	strd	r2, r3, [r4, #32]
  p->next       = qp;
 8004a22:	f104 0128 	add.w	r1, r4, #40	; 0x28
  qp->next = qp;
 8004a26:	f104 006c 	add.w	r0, r4, #108	; 0x6c
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004a2a:	4b45      	ldr	r3, [pc, #276]	; (8004b40 <main+0x450>)
 8004a2c:	f8c4 708c 	str.w	r7, [r4, #140]	; 0x8c
  p->prev->next = p;
 8004a30:	f104 0a4c 	add.w	sl, r4, #76	; 0x4c
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004a34:	f104 0c3c 	add.w	ip, r4, #60	; 0x3c
  p->prev       = qp->prev;
 8004a38:	e9c4 1113 	strd	r1, r1, [r4, #76]	; 0x4c
  qp->prev      = p;
 8004a3c:	e9c4 aa0a 	strd	sl, sl, [r4, #40]	; 0x28
  sdp->panic_msg = NULL;
 8004a40:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
  qp->prev = qp;
 8004a44:	e9c4 001b 	strd	r0, r0, [r4, #108]	; 0x6c
  oip->rlist.current->wabase = oicp->mainthread_base;
 8004a48:	65e3      	str	r3, [r4, #92]	; 0x5c
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004a4a:	f8a4 7060 	strh.w	r7, [r4, #96]	; 0x60
  tp->refs              = (trefs_t)1;
 8004a4e:	f884 7062 	strb.w	r7, [r4, #98]	; 0x62
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 8004a52:	f8c4 c00c 	str.w	ip, [r4, #12]
  chDbgCheckClassI();
 8004a56:	f7fc f9cb 	bl	8000df0 <chDbgCheckClassI>
  tp->wabase = tdp->wbase;
 8004a5a:	4b3a      	ldr	r3, [pc, #232]	; (8004b44 <main+0x454>)
  tp->state             = CH_STATE_WTSTART;
 8004a5c:	f04f 0202 	mov.w	r2, #2
 8004a60:	f8a3 21dc 	strh.w	r2, [r3, #476]	; 0x1dc
  p->prev->next = p;
 8004a64:	f503 72e4 	add.w	r2, r3, #456	; 0x1c8
 8004a68:	64e2      	str	r2, [r4, #76]	; 0x4c
  qp->prev      = p;
 8004a6a:	62e2      	str	r2, [r4, #44]	; 0x2c
  qp->next = qp;
 8004a6c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
  qp->prev = qp;
 8004a70:	e9c3 227a 	strd	r2, r2, [r3, #488]	; 0x1e8
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004a74:	f503 72aa 	add.w	r2, r3, #340	; 0x154
 8004a78:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
  lp->next = lp;
 8004a7c:	f503 72f2 	add.w	r2, r3, #484	; 0x1e4
 8004a80:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
 8004a84:	4a30      	ldr	r2, [pc, #192]	; (8004b48 <main+0x458>)
 8004a86:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
 8004a8a:	4a30      	ldr	r2, [pc, #192]	; (8004b4c <main+0x45c>)
 8004a8c:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
  p->next       = qp;
 8004a90:	f104 0128 	add.w	r1, r4, #40	; 0x28
  tp->name              = name;
 8004a94:	4a2e      	ldr	r2, [pc, #184]	; (8004b50 <main+0x460>)
 8004a96:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
  p->prev       = qp->prev;
 8004a9a:	e9c3 1a72 	strd	r1, sl, [r3, #456]	; 0x1c8
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004a9e:	f503 70dc 	add.w	r0, r3, #440	; 0x1b8
  tp->epending          = (eventmask_t)0;
 8004aa2:	e9c3 557c 	strd	r5, r5, [r3, #496]	; 0x1f0
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8004aa6:	f8c3 5198 	str.w	r5, [r3, #408]	; 0x198
  tp->hdr.pqueue.prio   = prio;
 8004aaa:	f8c3 71c0 	str.w	r7, [r3, #448]	; 0x1c0
  tp->owner             = oip;
 8004aae:	f8c3 41d0 	str.w	r4, [r3, #464]	; 0x1d0
 8004ab2:	e057      	b.n	8004b64 <main+0x474>
 8004ab4:	40026000 	.word	0x40026000
 8004ab8:	40026400 	.word	0x40026400
 8004abc:	e000e100 	.word	0xe000e100
 8004ac0:	40023800 	.word	0x40023800
 8004ac4:	2000083c 	.word	0x2000083c
 8004ac8:	200009b4 	.word	0x200009b4
 8004acc:	20000808 	.word	0x20000808
 8004ad0:	2000087c 	.word	0x2000087c
 8004ad4:	00022c16 	.word	0x00022c16
 8004ad8:	080054a4 	.word	0x080054a4
 8004adc:	2000086c 	.word	0x2000086c
 8004ae0:	40001000 	.word	0x40001000
 8004ae4:	08000bb1 	.word	0x08000bb1
 8004ae8:	40005800 	.word	0x40005800
 8004aec:	05f5e0f0 	.word	0x05f5e0f0
 8004af0:	40011000 	.word	0x40011000
 8004af4:	08000bc1 	.word	0x08000bc1
 8004af8:	02faf078 	.word	0x02faf078
 8004afc:	e0042000 	.word	0xe0042000
 8004b00:	40014800 	.word	0x40014800
 8004b04:	40003800 	.word	0x40003800
 8004b08:	00010016 	.word	0x00010016
 8004b0c:	20000cc8 	.word	0x20000cc8
 8004b10:	20002038 	.word	0x20002038
 8004b14:	20008000 	.word	0x20008000
 8004b18:	20000cdc 	.word	0x20000cdc
 8004b1c:	08000ff1 	.word	0x08000ff1
 8004b20:	20000c80 	.word	0x20000c80
 8004b24:	200009f0 	.word	0x200009f0
 8004b28:	08001071 	.word	0x08001071
 8004b2c:	08005464 	.word	0x08005464
 8004b30:	e000ed00 	.word	0xe000ed00
 8004b34:	05fa0300 	.word	0x05fa0300
 8004b38:	e0001000 	.word	0xe0001000
 8004b3c:	08005478 	.word	0x08005478
 8004b40:	20000400 	.word	0x20000400
 8004b44:	20000a80 	.word	0x20000a80
 8004b48:	08000bf1 	.word	0x08000bf1
 8004b4c:	0800031d 	.word	0x0800031d
 8004b50:	08005250 	.word	0x08005250
 8004b54:	200008b4 	.word	0x200008b4
 8004b58:	20000934 	.word	0x20000934
 8004b5c:	40004400 	.word	0x40004400
 8004b60:	20000cd0 	.word	0x20000cd0
  tp->realprio          = prio;
 8004b64:	f8c3 71f8 	str.w	r7, [r3, #504]	; 0x1f8
  tp->refs              = (trefs_t)1;
 8004b68:	f883 71de 	strb.w	r7, [r3, #478]	; 0x1de
  tp->wabase = tdp->wbase;
 8004b6c:	f8c3 31d8 	str.w	r3, [r3, #472]	; 0x1d8
  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8004b70:	f7fc fb26 	bl	80011c0 <chSchReadyI.isra.0>
  ch_system.state = ch_sys_running;
 8004b74:	f04f 0302 	mov.w	r3, #2
 8004b78:	f888 3000 	strb.w	r3, [r8]
 8004b7c:	f7fd f990 	bl	8001ea0 <__dbg_check_unlock>
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004b80:	f385 8811 	msr	BASEPRI, r5
   *   RTOS is active.
   */
  halInit();
  chSysInit();

  chMtxObjectInit(&mutex_bsp2);
 8004b84:	483e      	ldr	r0, [pc, #248]	; (8004c80 <main+0x590>)
 8004b86:	f7fc f9d3 	bl	8000f30 <chMtxObjectInit>
  palSetPadMode(GPIOA, 5, PAL_MODE_INPUT_ANALOG);
 8004b8a:	2103      	movs	r1, #3
 8004b8c:	4658      	mov	r0, fp
 8004b8e:	f7fc f867 	bl	8000c60 <_pal_lld_setgroupmode.constprop.0>
 8004b92:	f389 8811 	msr	BASEPRI, r9
  __dbg_check_lock();
 8004b96:	f7fd f99b 	bl	8001ed0 <__dbg_check_lock>
  if (dacp->state == DAC_STOP) {
 8004b9a:	7833      	ldrb	r3, [r6, #0]
  osalSysLock();

  osalDbgAssert((dacp->state == DAC_STOP) || (dacp->state == DAC_READY),
                "invalid state");

  dacp->config = config;
 8004b9c:	4a39      	ldr	r2, [pc, #228]	; (8004c84 <main+0x594>)
 8004b9e:	6132      	str	r2, [r6, #16]
 8004ba0:	42bb      	cmp	r3, r7
 8004ba2:	d051      	beq.n	8004c48 <main+0x558>
#else
  dac_lld_start(dacp);
  msg = HAL_RET_SUCCESS;
#endif
  if (msg == HAL_RET_SUCCESS) {
    dacp->state = DAC_READY;
 8004ba4:	2302      	movs	r3, #2
 8004ba6:	7033      	strb	r3, [r6, #0]
  __dbg_check_unlock();
 8004ba8:	f7fd f97a 	bl	8001ea0 <__dbg_check_unlock>
 8004bac:	2300      	movs	r3, #0
 8004bae:	f383 8811 	msr	BASEPRI, r3
void dacPutChannelX(DACDriver *dacp, dacchannel_t channel, dacsample_t sample) {

  osalDbgCheck(channel < (dacchannel_t)DAC_MAX_CHANNELS);
  osalDbgAssert(dacp->state == DAC_READY, "invalid state");

  dac_lld_put_channel(dacp, channel, sample);
 8004bb2:	f640 7031 	movw	r0, #3889	; 0xf31
 8004bb6:	f7fc f8bb 	bl	8000d30 <dac_lld_put_channel.constprop.0>
  chThdSleepMilliseconds(100); //wait for opamp input to settle
 8004bba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004bbe:	f7fc ff87 	bl	8001ad0 <chThdSleep>
  palSetPad(GPIOA, GPIOA_heater_enable);
 8004bc2:	4b31      	ldr	r3, [pc, #196]	; (8004c88 <main+0x598>)

  /*
   * Create threads
   */

  chThdCreateStatic(waThdBlinker, sizeof(waThdBlinker), NORMALPRIO, ThdBlinker, NULL);
 8004bc4:	4a31      	ldr	r2, [pc, #196]	; (8004c8c <main+0x59c>)
 8004bc6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004bca:	8318      	strh	r0, [r3, #24]
 8004bcc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004bd0:	482f      	ldr	r0, [pc, #188]	; (8004c90 <main+0x5a0>)
 8004bd2:	f7fd f995 	bl	8001f00 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdSerial, sizeof(waThdSerial), NORMALPRIO, ThdSerial, NULL);
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	; (8004c94 <main+0x5a4>)
 8004bd8:	482f      	ldr	r0, [pc, #188]	; (8004c98 <main+0x5a8>)
 8004bda:	f44f 6119 	mov.w	r1, #2448	; 0x990
 8004bde:	f7fd f98f 	bl	8001f00 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdBeeper, sizeof(waThdBeeper), NORMALPRIO, ThdBeeper, NULL);
 8004be2:	4a2e      	ldr	r2, [pc, #184]	; (8004c9c <main+0x5ac>)
 8004be4:	482e      	ldr	r0, [pc, #184]	; (8004ca0 <main+0x5b0>)
 8004be6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004bea:	f7fd f989 	bl	8001f00 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdGNSS, sizeof(waThdGNSS), NORMALPRIO, ThdGNSS, NULL);
 8004bee:	4a2d      	ldr	r2, [pc, #180]	; (8004ca4 <main+0x5b4>)
 8004bf0:	482d      	ldr	r0, [pc, #180]	; (8004ca8 <main+0x5b8>)
 8004bf2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004bf6:	f7fd f983 	bl	8001f00 <chThdCreateStatic.constprop.0.isra.0>
  chThdCreateStatic(waThdCntr, sizeof(waThdCntr), NORMALPRIO, ThdCntr, NULL);
 8004bfa:	4a2c      	ldr	r2, [pc, #176]	; (8004cac <main+0x5bc>)
 8004bfc:	482c      	ldr	r0, [pc, #176]	; (8004cb0 <main+0x5c0>)
 8004bfe:	f44f 7110 	mov.w	r1, #576	; 0x240
 8004c02:	f7fd f97d 	bl	8001f00 <chThdCreateStatic.constprop.0.isra.0>

  /*
   * Normal main() thread activity, in this demo it does nothing except
   * sleeping in a loop and check the button state.
   */
  myprintf("Thdmain\n");
 8004c06:	482b      	ldr	r0, [pc, #172]	; (8004cb4 <main+0x5c4>)
 8004c08:	f7fe fbf2 	bl	80033f0 <myprintf>
 8004c0c:	2530      	movs	r5, #48	; 0x30
  oip->dbg.lock_cnt = (cnt_t)1;
 8004c0e:	2601      	movs	r6, #1
 8004c10:	f385 8811 	msr	BASEPRI, r5
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004c14:	e9d4 3222 	ldrd	r3, r2, [r4, #136]	; 0x88
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	d112      	bne.n	8004c42 <main+0x552>
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004c1c:	f241 3188 	movw	r1, #5000	; 0x1388
 8004c20:	2008      	movs	r0, #8
  oip->dbg.lock_cnt = (cnt_t)1;
 8004c22:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
 8004c26:	f7fc fc7b 	bl	8001520 <chSchGoSleepTimeoutS>
  if (unlikely((oip->dbg.isr_cnt != (cnt_t)0) ||
 8004c2a:	f8d4 3088 	ldr.w	r3, [r4, #136]	; 0x88
 8004c2e:	bb1b      	cbnz	r3, 8004c78 <main+0x588>
 8004c30:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8004c34:	2a00      	cmp	r2, #0
 8004c36:	dd1f      	ble.n	8004c78 <main+0x588>
  oip->dbg.lock_cnt = (cnt_t)0;
 8004c38:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8004c3c:	f383 8811 	msr	BASEPRI, r3
}
 8004c40:	e7e6      	b.n	8004c10 <main+0x520>
    chSysHalt("SV#4");
 8004c42:	481d      	ldr	r0, [pc, #116]	; (8004cb8 <main+0x5c8>)
 8004c44:	f7fb ffc4 	bl	8000bd0 <chSysHalt>
      rccEnableDAC1(true);
 8004c48:	4a1c      	ldr	r2, [pc, #112]	; (8004cbc <main+0x5cc>)
 8004c4a:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8004c4c:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004c50:	6411      	str	r1, [r2, #64]	; 0x40
 8004c52:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004c54:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8004c58:	6611      	str	r1, [r2, #96]	; 0x60
      cr = dacp->params->dac->CR;
 8004c5a:	6ab1      	ldr	r1, [r6, #40]	; 0x28
      rccEnableDAC1(true);
 8004c5c:	6e12      	ldr	r2, [r2, #96]	; 0x60
      cr = dacp->params->dac->CR;
 8004c5e:	6808      	ldr	r0, [r1, #0]
      cr |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
 8004c60:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8004c64:	4093      	lsls	r3, r2
      cr = dacp->params->dac->CR;
 8004c66:	6802      	ldr	r2, [r0, #0]
      cr &= dacp->params->regmask;
 8004c68:	402a      	ands	r2, r5
      cr |= (DAC_CR_EN1 | dacp->config->cr) << dacp->params->regshift;
 8004c6a:	4313      	orrs	r3, r2
      dacp->params->dac->CR = cr;
 8004c6c:	6003      	str	r3, [r0, #0]
      dac_lld_put_channel(dacp, channel, dacp->config->init);
 8004c6e:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004c72:	f7fc f85d 	bl	8000d30 <dac_lld_put_channel.constprop.0>
 8004c76:	e795      	b.n	8004ba4 <main+0x4b4>
    chSysHalt("SV#5");
 8004c78:	4811      	ldr	r0, [pc, #68]	; (8004cc0 <main+0x5d0>)
 8004c7a:	f7fb ffa9 	bl	8000bd0 <chSysHalt>
 8004c7e:	bf00      	nop
 8004c80:	20000d7c 	.word	0x20000d7c
 8004c84:	080054c0 	.word	0x080054c0
 8004c88:	40020000 	.word	0x40020000
 8004c8c:	08003c11 	.word	0x08003c11
 8004c90:	20000fe8 	.word	0x20000fe8
 8004c94:	08003bb1 	.word	0x08003bb1
 8004c98:	200016a8 	.word	0x200016a8
 8004c9c:	080040a1 	.word	0x080040a1
 8004ca0:	20000da8 	.word	0x20000da8
 8004ca4:	08003ee1 	.word	0x08003ee1
 8004ca8:	20001468 	.word	0x20001468
 8004cac:	080041b1 	.word	0x080041b1
 8004cb0:	20001228 	.word	0x20001228
 8004cb4:	08005258 	.word	0x08005258
 8004cb8:	08005080 	.word	0x08005080
 8004cbc:	40023800 	.word	0x40023800
 8004cc0:	080050a8 	.word	0x080050a8

08004cc4 <memset>:
 8004cc4:	0783      	lsls	r3, r0, #30
 8004cc6:	b530      	push	{r4, r5, lr}
 8004cc8:	d048      	beq.n	8004d5c <memset+0x98>
 8004cca:	1e54      	subs	r4, r2, #1
 8004ccc:	2a00      	cmp	r2, #0
 8004cce:	d03f      	beq.n	8004d50 <memset+0x8c>
 8004cd0:	b2ca      	uxtb	r2, r1
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	e001      	b.n	8004cda <memset+0x16>
 8004cd6:	3c01      	subs	r4, #1
 8004cd8:	d33a      	bcc.n	8004d50 <memset+0x8c>
 8004cda:	f803 2b01 	strb.w	r2, [r3], #1
 8004cde:	079d      	lsls	r5, r3, #30
 8004ce0:	d1f9      	bne.n	8004cd6 <memset+0x12>
 8004ce2:	2c03      	cmp	r4, #3
 8004ce4:	d92d      	bls.n	8004d42 <memset+0x7e>
 8004ce6:	b2cd      	uxtb	r5, r1
 8004ce8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004cec:	2c0f      	cmp	r4, #15
 8004cee:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004cf2:	d936      	bls.n	8004d62 <memset+0x9e>
 8004cf4:	f1a4 0210 	sub.w	r2, r4, #16
 8004cf8:	f022 0c0f 	bic.w	ip, r2, #15
 8004cfc:	f103 0e20 	add.w	lr, r3, #32
 8004d00:	44e6      	add	lr, ip
 8004d02:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8004d06:	f103 0210 	add.w	r2, r3, #16
 8004d0a:	e942 5504 	strd	r5, r5, [r2, #-16]
 8004d0e:	e942 5502 	strd	r5, r5, [r2, #-8]
 8004d12:	3210      	adds	r2, #16
 8004d14:	4572      	cmp	r2, lr
 8004d16:	d1f8      	bne.n	8004d0a <memset+0x46>
 8004d18:	f10c 0201 	add.w	r2, ip, #1
 8004d1c:	f014 0f0c 	tst.w	r4, #12
 8004d20:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8004d24:	f004 0c0f 	and.w	ip, r4, #15
 8004d28:	d013      	beq.n	8004d52 <memset+0x8e>
 8004d2a:	f1ac 0304 	sub.w	r3, ip, #4
 8004d2e:	f023 0303 	bic.w	r3, r3, #3
 8004d32:	3304      	adds	r3, #4
 8004d34:	4413      	add	r3, r2
 8004d36:	f842 5b04 	str.w	r5, [r2], #4
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d1fb      	bne.n	8004d36 <memset+0x72>
 8004d3e:	f00c 0403 	and.w	r4, ip, #3
 8004d42:	b12c      	cbz	r4, 8004d50 <memset+0x8c>
 8004d44:	b2c9      	uxtb	r1, r1
 8004d46:	441c      	add	r4, r3
 8004d48:	f803 1b01 	strb.w	r1, [r3], #1
 8004d4c:	429c      	cmp	r4, r3
 8004d4e:	d1fb      	bne.n	8004d48 <memset+0x84>
 8004d50:	bd30      	pop	{r4, r5, pc}
 8004d52:	4664      	mov	r4, ip
 8004d54:	4613      	mov	r3, r2
 8004d56:	2c00      	cmp	r4, #0
 8004d58:	d1f4      	bne.n	8004d44 <memset+0x80>
 8004d5a:	e7f9      	b.n	8004d50 <memset+0x8c>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	4614      	mov	r4, r2
 8004d60:	e7bf      	b.n	8004ce2 <memset+0x1e>
 8004d62:	461a      	mov	r2, r3
 8004d64:	46a4      	mov	ip, r4
 8004d66:	e7e0      	b.n	8004d2a <memset+0x66>

08004d68 <__aeabi_f2ulz>:
 8004d68:	b5d0      	push	{r4, r6, r7, lr}
 8004d6a:	f7fb fe13 	bl	8000994 <__aeabi_f2d>
 8004d6e:	4b0c      	ldr	r3, [pc, #48]	; (8004da0 <__aeabi_f2ulz+0x38>)
 8004d70:	2200      	movs	r2, #0
 8004d72:	4606      	mov	r6, r0
 8004d74:	460f      	mov	r7, r1
 8004d76:	f7fb fb7f 	bl	8000478 <__aeabi_dmul>
 8004d7a:	f7fb fef5 	bl	8000b68 <__aeabi_d2uiz>
 8004d7e:	4604      	mov	r4, r0
 8004d80:	f7fb fde6 	bl	8000950 <__aeabi_ui2d>
 8004d84:	4b07      	ldr	r3, [pc, #28]	; (8004da4 <__aeabi_f2ulz+0x3c>)
 8004d86:	2200      	movs	r2, #0
 8004d88:	f7fb fb76 	bl	8000478 <__aeabi_dmul>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4630      	mov	r0, r6
 8004d92:	4639      	mov	r1, r7
 8004d94:	f7fb fc9e 	bl	80006d4 <__aeabi_dsub>
 8004d98:	f7fb fee6 	bl	8000b68 <__aeabi_d2uiz>
 8004d9c:	4621      	mov	r1, r4
 8004d9e:	bdd0      	pop	{r4, r6, r7, pc}
 8004da0:	3df00000 	.word	0x3df00000
 8004da4:	41f00000 	.word	0x41f00000

08004da8 <__udivmoddi4>:
 8004da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dac:	9e08      	ldr	r6, [sp, #32]
 8004dae:	460d      	mov	r5, r1
 8004db0:	4604      	mov	r4, r0
 8004db2:	460f      	mov	r7, r1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d14a      	bne.n	8004e4e <__udivmoddi4+0xa6>
 8004db8:	428a      	cmp	r2, r1
 8004dba:	4694      	mov	ip, r2
 8004dbc:	d965      	bls.n	8004e8a <__udivmoddi4+0xe2>
 8004dbe:	fab2 f382 	clz	r3, r2
 8004dc2:	b143      	cbz	r3, 8004dd6 <__udivmoddi4+0x2e>
 8004dc4:	fa02 fc03 	lsl.w	ip, r2, r3
 8004dc8:	f1c3 0220 	rsb	r2, r3, #32
 8004dcc:	409f      	lsls	r7, r3
 8004dce:	fa20 f202 	lsr.w	r2, r0, r2
 8004dd2:	4317      	orrs	r7, r2
 8004dd4:	409c      	lsls	r4, r3
 8004dd6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8004dda:	fa1f f58c 	uxth.w	r5, ip
 8004dde:	fbb7 f1fe 	udiv	r1, r7, lr
 8004de2:	0c22      	lsrs	r2, r4, #16
 8004de4:	fb0e 7711 	mls	r7, lr, r1, r7
 8004de8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8004dec:	fb01 f005 	mul.w	r0, r1, r5
 8004df0:	4290      	cmp	r0, r2
 8004df2:	d90a      	bls.n	8004e0a <__udivmoddi4+0x62>
 8004df4:	eb1c 0202 	adds.w	r2, ip, r2
 8004df8:	f101 37ff 	add.w	r7, r1, #4294967295
 8004dfc:	f080 811c 	bcs.w	8005038 <__udivmoddi4+0x290>
 8004e00:	4290      	cmp	r0, r2
 8004e02:	f240 8119 	bls.w	8005038 <__udivmoddi4+0x290>
 8004e06:	3902      	subs	r1, #2
 8004e08:	4462      	add	r2, ip
 8004e0a:	1a12      	subs	r2, r2, r0
 8004e0c:	b2a4      	uxth	r4, r4
 8004e0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8004e12:	fb0e 2210 	mls	r2, lr, r0, r2
 8004e16:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004e1a:	fb00 f505 	mul.w	r5, r0, r5
 8004e1e:	42a5      	cmp	r5, r4
 8004e20:	d90a      	bls.n	8004e38 <__udivmoddi4+0x90>
 8004e22:	eb1c 0404 	adds.w	r4, ip, r4
 8004e26:	f100 32ff 	add.w	r2, r0, #4294967295
 8004e2a:	f080 8107 	bcs.w	800503c <__udivmoddi4+0x294>
 8004e2e:	42a5      	cmp	r5, r4
 8004e30:	f240 8104 	bls.w	800503c <__udivmoddi4+0x294>
 8004e34:	4464      	add	r4, ip
 8004e36:	3802      	subs	r0, #2
 8004e38:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8004e3c:	1b64      	subs	r4, r4, r5
 8004e3e:	2100      	movs	r1, #0
 8004e40:	b11e      	cbz	r6, 8004e4a <__udivmoddi4+0xa2>
 8004e42:	40dc      	lsrs	r4, r3
 8004e44:	2300      	movs	r3, #0
 8004e46:	e9c6 4300 	strd	r4, r3, [r6]
 8004e4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e4e:	428b      	cmp	r3, r1
 8004e50:	d908      	bls.n	8004e64 <__udivmoddi4+0xbc>
 8004e52:	2e00      	cmp	r6, #0
 8004e54:	f000 80ed 	beq.w	8005032 <__udivmoddi4+0x28a>
 8004e58:	2100      	movs	r1, #0
 8004e5a:	e9c6 0500 	strd	r0, r5, [r6]
 8004e5e:	4608      	mov	r0, r1
 8004e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e64:	fab3 f183 	clz	r1, r3
 8004e68:	2900      	cmp	r1, #0
 8004e6a:	d149      	bne.n	8004f00 <__udivmoddi4+0x158>
 8004e6c:	42ab      	cmp	r3, r5
 8004e6e:	d302      	bcc.n	8004e76 <__udivmoddi4+0xce>
 8004e70:	4282      	cmp	r2, r0
 8004e72:	f200 80f8 	bhi.w	8005066 <__udivmoddi4+0x2be>
 8004e76:	1a84      	subs	r4, r0, r2
 8004e78:	eb65 0203 	sbc.w	r2, r5, r3
 8004e7c:	2001      	movs	r0, #1
 8004e7e:	4617      	mov	r7, r2
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	d0e2      	beq.n	8004e4a <__udivmoddi4+0xa2>
 8004e84:	e9c6 4700 	strd	r4, r7, [r6]
 8004e88:	e7df      	b.n	8004e4a <__udivmoddi4+0xa2>
 8004e8a:	b902      	cbnz	r2, 8004e8e <__udivmoddi4+0xe6>
 8004e8c:	deff      	udf	#255	; 0xff
 8004e8e:	fab2 f382 	clz	r3, r2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f040 8090 	bne.w	8004fb8 <__udivmoddi4+0x210>
 8004e98:	1a8a      	subs	r2, r1, r2
 8004e9a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004e9e:	fa1f fe8c 	uxth.w	lr, ip
 8004ea2:	2101      	movs	r1, #1
 8004ea4:	fbb2 f5f7 	udiv	r5, r2, r7
 8004ea8:	fb07 2015 	mls	r0, r7, r5, r2
 8004eac:	0c22      	lsrs	r2, r4, #16
 8004eae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8004eb2:	fb0e f005 	mul.w	r0, lr, r5
 8004eb6:	4290      	cmp	r0, r2
 8004eb8:	d908      	bls.n	8004ecc <__udivmoddi4+0x124>
 8004eba:	eb1c 0202 	adds.w	r2, ip, r2
 8004ebe:	f105 38ff 	add.w	r8, r5, #4294967295
 8004ec2:	d202      	bcs.n	8004eca <__udivmoddi4+0x122>
 8004ec4:	4290      	cmp	r0, r2
 8004ec6:	f200 80cb 	bhi.w	8005060 <__udivmoddi4+0x2b8>
 8004eca:	4645      	mov	r5, r8
 8004ecc:	1a12      	subs	r2, r2, r0
 8004ece:	b2a4      	uxth	r4, r4
 8004ed0:	fbb2 f0f7 	udiv	r0, r2, r7
 8004ed4:	fb07 2210 	mls	r2, r7, r0, r2
 8004ed8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004edc:	fb0e fe00 	mul.w	lr, lr, r0
 8004ee0:	45a6      	cmp	lr, r4
 8004ee2:	d908      	bls.n	8004ef6 <__udivmoddi4+0x14e>
 8004ee4:	eb1c 0404 	adds.w	r4, ip, r4
 8004ee8:	f100 32ff 	add.w	r2, r0, #4294967295
 8004eec:	d202      	bcs.n	8004ef4 <__udivmoddi4+0x14c>
 8004eee:	45a6      	cmp	lr, r4
 8004ef0:	f200 80bb 	bhi.w	800506a <__udivmoddi4+0x2c2>
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	eba4 040e 	sub.w	r4, r4, lr
 8004efa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8004efe:	e79f      	b.n	8004e40 <__udivmoddi4+0x98>
 8004f00:	f1c1 0720 	rsb	r7, r1, #32
 8004f04:	408b      	lsls	r3, r1
 8004f06:	fa22 fc07 	lsr.w	ip, r2, r7
 8004f0a:	ea4c 0c03 	orr.w	ip, ip, r3
 8004f0e:	fa05 f401 	lsl.w	r4, r5, r1
 8004f12:	fa20 f307 	lsr.w	r3, r0, r7
 8004f16:	40fd      	lsrs	r5, r7
 8004f18:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8004f1c:	4323      	orrs	r3, r4
 8004f1e:	fbb5 f8f9 	udiv	r8, r5, r9
 8004f22:	fa1f fe8c 	uxth.w	lr, ip
 8004f26:	fb09 5518 	mls	r5, r9, r8, r5
 8004f2a:	0c1c      	lsrs	r4, r3, #16
 8004f2c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8004f30:	fb08 f50e 	mul.w	r5, r8, lr
 8004f34:	42a5      	cmp	r5, r4
 8004f36:	fa02 f201 	lsl.w	r2, r2, r1
 8004f3a:	fa00 f001 	lsl.w	r0, r0, r1
 8004f3e:	d90b      	bls.n	8004f58 <__udivmoddi4+0x1b0>
 8004f40:	eb1c 0404 	adds.w	r4, ip, r4
 8004f44:	f108 3aff 	add.w	sl, r8, #4294967295
 8004f48:	f080 8088 	bcs.w	800505c <__udivmoddi4+0x2b4>
 8004f4c:	42a5      	cmp	r5, r4
 8004f4e:	f240 8085 	bls.w	800505c <__udivmoddi4+0x2b4>
 8004f52:	f1a8 0802 	sub.w	r8, r8, #2
 8004f56:	4464      	add	r4, ip
 8004f58:	1b64      	subs	r4, r4, r5
 8004f5a:	b29d      	uxth	r5, r3
 8004f5c:	fbb4 f3f9 	udiv	r3, r4, r9
 8004f60:	fb09 4413 	mls	r4, r9, r3, r4
 8004f64:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8004f68:	fb03 fe0e 	mul.w	lr, r3, lr
 8004f6c:	45a6      	cmp	lr, r4
 8004f6e:	d908      	bls.n	8004f82 <__udivmoddi4+0x1da>
 8004f70:	eb1c 0404 	adds.w	r4, ip, r4
 8004f74:	f103 35ff 	add.w	r5, r3, #4294967295
 8004f78:	d26c      	bcs.n	8005054 <__udivmoddi4+0x2ac>
 8004f7a:	45a6      	cmp	lr, r4
 8004f7c:	d96a      	bls.n	8005054 <__udivmoddi4+0x2ac>
 8004f7e:	3b02      	subs	r3, #2
 8004f80:	4464      	add	r4, ip
 8004f82:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8004f86:	fba3 9502 	umull	r9, r5, r3, r2
 8004f8a:	eba4 040e 	sub.w	r4, r4, lr
 8004f8e:	42ac      	cmp	r4, r5
 8004f90:	46c8      	mov	r8, r9
 8004f92:	46ae      	mov	lr, r5
 8004f94:	d356      	bcc.n	8005044 <__udivmoddi4+0x29c>
 8004f96:	d053      	beq.n	8005040 <__udivmoddi4+0x298>
 8004f98:	b156      	cbz	r6, 8004fb0 <__udivmoddi4+0x208>
 8004f9a:	ebb0 0208 	subs.w	r2, r0, r8
 8004f9e:	eb64 040e 	sbc.w	r4, r4, lr
 8004fa2:	fa04 f707 	lsl.w	r7, r4, r7
 8004fa6:	40ca      	lsrs	r2, r1
 8004fa8:	40cc      	lsrs	r4, r1
 8004faa:	4317      	orrs	r7, r2
 8004fac:	e9c6 7400 	strd	r7, r4, [r6]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb8:	f1c3 0120 	rsb	r1, r3, #32
 8004fbc:	fa02 fc03 	lsl.w	ip, r2, r3
 8004fc0:	fa20 f201 	lsr.w	r2, r0, r1
 8004fc4:	fa25 f101 	lsr.w	r1, r5, r1
 8004fc8:	409d      	lsls	r5, r3
 8004fca:	432a      	orrs	r2, r5
 8004fcc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8004fd0:	fa1f fe8c 	uxth.w	lr, ip
 8004fd4:	fbb1 f0f7 	udiv	r0, r1, r7
 8004fd8:	fb07 1510 	mls	r5, r7, r0, r1
 8004fdc:	0c11      	lsrs	r1, r2, #16
 8004fde:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8004fe2:	fb00 f50e 	mul.w	r5, r0, lr
 8004fe6:	428d      	cmp	r5, r1
 8004fe8:	fa04 f403 	lsl.w	r4, r4, r3
 8004fec:	d908      	bls.n	8005000 <__udivmoddi4+0x258>
 8004fee:	eb1c 0101 	adds.w	r1, ip, r1
 8004ff2:	f100 38ff 	add.w	r8, r0, #4294967295
 8004ff6:	d22f      	bcs.n	8005058 <__udivmoddi4+0x2b0>
 8004ff8:	428d      	cmp	r5, r1
 8004ffa:	d92d      	bls.n	8005058 <__udivmoddi4+0x2b0>
 8004ffc:	3802      	subs	r0, #2
 8004ffe:	4461      	add	r1, ip
 8005000:	1b49      	subs	r1, r1, r5
 8005002:	b292      	uxth	r2, r2
 8005004:	fbb1 f5f7 	udiv	r5, r1, r7
 8005008:	fb07 1115 	mls	r1, r7, r5, r1
 800500c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005010:	fb05 f10e 	mul.w	r1, r5, lr
 8005014:	4291      	cmp	r1, r2
 8005016:	d908      	bls.n	800502a <__udivmoddi4+0x282>
 8005018:	eb1c 0202 	adds.w	r2, ip, r2
 800501c:	f105 38ff 	add.w	r8, r5, #4294967295
 8005020:	d216      	bcs.n	8005050 <__udivmoddi4+0x2a8>
 8005022:	4291      	cmp	r1, r2
 8005024:	d914      	bls.n	8005050 <__udivmoddi4+0x2a8>
 8005026:	3d02      	subs	r5, #2
 8005028:	4462      	add	r2, ip
 800502a:	1a52      	subs	r2, r2, r1
 800502c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8005030:	e738      	b.n	8004ea4 <__udivmoddi4+0xfc>
 8005032:	4631      	mov	r1, r6
 8005034:	4630      	mov	r0, r6
 8005036:	e708      	b.n	8004e4a <__udivmoddi4+0xa2>
 8005038:	4639      	mov	r1, r7
 800503a:	e6e6      	b.n	8004e0a <__udivmoddi4+0x62>
 800503c:	4610      	mov	r0, r2
 800503e:	e6fb      	b.n	8004e38 <__udivmoddi4+0x90>
 8005040:	4548      	cmp	r0, r9
 8005042:	d2a9      	bcs.n	8004f98 <__udivmoddi4+0x1f0>
 8005044:	ebb9 0802 	subs.w	r8, r9, r2
 8005048:	eb65 0e0c 	sbc.w	lr, r5, ip
 800504c:	3b01      	subs	r3, #1
 800504e:	e7a3      	b.n	8004f98 <__udivmoddi4+0x1f0>
 8005050:	4645      	mov	r5, r8
 8005052:	e7ea      	b.n	800502a <__udivmoddi4+0x282>
 8005054:	462b      	mov	r3, r5
 8005056:	e794      	b.n	8004f82 <__udivmoddi4+0x1da>
 8005058:	4640      	mov	r0, r8
 800505a:	e7d1      	b.n	8005000 <__udivmoddi4+0x258>
 800505c:	46d0      	mov	r8, sl
 800505e:	e77b      	b.n	8004f58 <__udivmoddi4+0x1b0>
 8005060:	3d02      	subs	r5, #2
 8005062:	4462      	add	r2, ip
 8005064:	e732      	b.n	8004ecc <__udivmoddi4+0x124>
 8005066:	4608      	mov	r0, r1
 8005068:	e70a      	b.n	8004e80 <__udivmoddi4+0xd8>
 800506a:	4464      	add	r4, ip
 800506c:	3802      	subs	r0, #2
 800506e:	e742      	b.n	8004ef6 <__udivmoddi4+0x14e>
