// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weixdS_H__
#define __myip_v1_0_HLS_weixdS_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weixdS_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weixdS_ram) {
        ram[0] = "0b10111100111010111100110100111111";
        ram[1] = "0b10111101001110111011011101011110";
        ram[2] = "0b00111110001000001111110111000001";
        ram[3] = "0b00111101101100100010011110001111";
        ram[4] = "0b10111011010111000100111010110111";
        ram[5] = "0b10111100110001110001000101000100";
        ram[6] = "0b00111110000100111111101100000011";
        ram[7] = "0b00111110000010001110010010010110";
        ram[8] = "0b10111101111110100101001111010000";
        ram[9] = "0b00111100101001011111000101001000";
        ram[10] = "0b10111011000101101110010110111011";
        ram[11] = "0b00111101110011000110110101011010";
        ram[12] = "0b10111011011011000101001011001100";
        ram[13] = "0b10111110011001110000010101101001";
        ram[14] = "0b00111110010010001001000111010011";
        ram[15] = "0b10111011101011100101110010000110";
        ram[16] = "0b10111011011000011110111001110110";
        ram[17] = "0b10111101101010110001001110100111";
        ram[18] = "0b00111100011010011000101100111011";
        ram[19] = "0b10111110000100000110100101100110";
        ram[20] = "0b10111100100100010011100101010110";
        ram[21] = "0b00111101011111111101110010110000";
        ram[22] = "0b10111110011000010000100110100001";
        ram[23] = "0b10111110101001101110000101111011";
        ram[24] = "0b00111110000100110001100110101000";
        ram[25] = "0b10111110000000011001000111100011";
        ram[26] = "0b10111101101110101110110011110110";
        ram[27] = "0b00111100101010000000011001011010";
        ram[28] = "0b00111101010011100011110000000100";
        ram[29] = "0b00111110010110110001010100001010";
        ram[30] = "0b00111101001101111111000100111110";
        ram[31] = "0b10111101110110101101000001000001";
        ram[32] = "0b10111110010110010000110001111000";
        ram[33] = "0b00111101011001001000011001010111";
        ram[34] = "0b00111110001100011010010001111101";
        ram[35] = "0b10111101100000000110111111111100";
        ram[36] = "0b00111101110110001000100000110000";
        ram[37] = "0b00111110001101101100010010111010";
        ram[38] = "0b00111110001000111000011110011011";
        ram[39] = "0b10111101011110101001000100000001";
        ram[40] = "0b10111100111100101011010011010101";
        ram[41] = "0b00111101101001111010010100011011";
        ram[42] = "0b00111101100110001101000001010011";
        ram[43] = "0b00111100101110110011100111001010";
        ram[44] = "0b10111101110010001011000011001000";
        ram[45] = "0b00111101100100110101000001011111";
        ram[46] = "0b10111101000011110111001010001101";
        ram[47] = "0b00111101101000000100100001101010";
        ram[48] = "0b10111101000000011000111111011001";
        ram[49] = "0b10111101011011100110100001100001";
        ram[50] = "0b00111110000110001010001111010011";
        ram[51] = "0b00111101000101101110001101011101";
        ram[52] = "0b10111110001010111110010001110100";
        ram[53] = "0b10111110001000100000101001111010";
        ram[54] = "0b00111101000010000101010001101111";
        ram[55] = "0b00111101011001001001101011011100";
        ram[56] = "0b10111110001101010110101000110010";
        ram[57] = "0b10111110001000100111110100111101";
        ram[58] = "0b10111101000110000010000011100111";
        ram[59] = "0b10111101010100000011100111001011";
        ram[60] = "0b00111101000111011101000000100100";
        ram[61] = "0b10111110010000000001100111001010";
        ram[62] = "0b10111101111101100111010100000111";
        ram[63] = "0b10111101111010001000111001100101";
        ram[64] = "0b00111110000010101000111000010100";
        ram[65] = "0b10111110010110111101110010101111";
        ram[66] = "0b00111101011110001000100010111000";
        ram[67] = "0b00111110010111111110001010101001";
        ram[68] = "0b10111101000110101101101010001001";
        ram[69] = "0b00111101001110011110001010100001";
        ram[70] = "0b00111100000011001111000011001000";
        ram[71] = "0b00111110000010001000001111101001";
        ram[72] = "0b00111110000010011011011110111001";
        ram[73] = "0b00111110001110100101011111000110";
        ram[74] = "0b10111110001001111011011011101110";
        ram[75] = "0b00111101001111001011011101101000";
        ram[76] = "0b10111110000100000011111100100101";
        ram[77] = "0b00111110001000011110100011011001";
        ram[78] = "0b00111101110010001111110100111001";
        ram[79] = "0b10111101111011011001100110101111";
        ram[80] = "0b00111101011101000010101011100010";
        ram[81] = "0b10111101111010111000100110000000";
        ram[82] = "0b00111101001101001110100101111011";
        ram[83] = "0b10111100110111110011111101001101";
        ram[84] = "0b00111110001011101000111111110100";
        ram[85] = "0b00111101111111000111110110110101";
        ram[86] = "0b00111100100001010010110100001000";
        ram[87] = "0b10111100011111101011011011110010";
        ram[88] = "0b00111101101000001011010010011110";
        ram[89] = "0b00111100100110100000101111000100";
        ram[90] = "0b10111101110011100001101011101110";
        ram[91] = "0b00111110001001001100100011011000";
        ram[92] = "0b00111100100110000000111010001110";
        ram[93] = "0b10111100011100001001100010011110";
        ram[94] = "0b10111110000100110001010011111111";
        ram[95] = "0b00111110010001100111100110000111";
        ram[96] = "0b10111101111001001110000001110100";
        ram[97] = "0b00111110001110001101010000011000";
        ram[98] = "0b10111100111001011010001110011111";
        ram[99] = "0b00111110001101000100100110010011";
        ram[100] = "0b00111101101001001000010111111000";
        ram[101] = "0b00111101100111101101001100110110";
        ram[102] = "0b10111110010101101011011111011000";
        ram[103] = "0b10111110001100010001101001011111";
        ram[104] = "0b10111110000010110111110111010100";
        ram[105] = "0b10111101101000100010110111000000";
        ram[106] = "0b00111101111100001011010101001100";
        ram[107] = "0b00111101110110000000001101111010";
        ram[108] = "0b10111110001100100011110101101110";
        ram[109] = "0b00111101100100110010000001000111";
        ram[110] = "0b10111110000001100110000101000101";
        ram[111] = "0b00111101100000000101001101111011";
        ram[112] = "0b00111110001011101011101110000000";
        ram[113] = "0b00111101101100111100111111000110";
        ram[114] = "0b10111110000010111010101011101000";
        ram[115] = "0b10111101111001011100011100000010";
        ram[116] = "0b00111101001010111111110011100111";
        ram[117] = "0b10111110000111011101000001111011";
        ram[118] = "0b00111110001100100011100000000011";
        ram[119] = "0b00111100000000000000111100010000";
        ram[120] = "0b00111101111000111001011011110000";
        ram[121] = "0b10111101000111111101111000110111";
        ram[122] = "0b00111110001010001001111110000010";
        ram[123] = "0b10111110100011000011111010101001";
        ram[124] = "0b00111101110101011001101000001011";
        ram[125] = "0b10111110000000110000100011100000";
        ram[126] = "0b00111100110100011001000011101101";
        ram[127] = "0b00111101110010111010100011110101";
        ram[128] = "0b10111101110111010110010010000111";
        ram[129] = "0b00111110000001010111010001100100";
        ram[130] = "0b00111101011000000100000111111110";
        ram[131] = "0b10111110001111110111100100100010";
        ram[132] = "0b00111100101100000011010110000010";
        ram[133] = "0b10111100010001001110010000001100";
        ram[134] = "0b00111110001000110001010000000001";
        ram[135] = "0b10111100010000010101010111000000";
        ram[136] = "0b10111110000000100111101100101100";
        ram[137] = "0b10111101010011100110000001001011";
        ram[138] = "0b00111101001011010100110001101010";
        ram[139] = "0b10111101111110101010001100110111";
        ram[140] = "0b00111101001101000001111110010110";
        ram[141] = "0b00111110000111001011110111010001";
        ram[142] = "0b10111101010000100101011110100001";
        ram[143] = "0b10111101010001111101101001101000";
        ram[144] = "0b10111110011011001001000111111101";
        ram[145] = "0b00111100011000011011000100011111";
        ram[146] = "0b10111101110011101001101000000111";
        ram[147] = "0b10111101100110100101111110010000";
        ram[148] = "0b00111101101000001001111000010111";
        ram[149] = "0b00111110001100100000001000111001";
        ram[150] = "0b10111101010001111111100001000000";
        ram[151] = "0b10111110000010100010100001111001";
        ram[152] = "0b10111101011111000101011001100111";
        ram[153] = "0b00111101101110000010110011101111";
        ram[154] = "0b00111101101001111001110011001000";
        ram[155] = "0b10111110001010011101000111011100";
        ram[156] = "0b10111101000010101100101110111000";
        ram[157] = "0b10111110001011011011011100011010";
        ram[158] = "0b00111101111001010100100011001110";
        ram[159] = "0b00111110000000110101011001011000";
        ram[160] = "0b10111110000110000110110000001110";
        ram[161] = "0b00111101001001010110011011000100";
        ram[162] = "0b00111110000001010010000010110101";
        ram[163] = "0b10111101110110100011110000111010";
        ram[164] = "0b10111101100110101100010000001010";
        ram[165] = "0b00111101101110011000101000011001";
        ram[166] = "0b00111101011001110010100101100111";
        ram[167] = "0b10111101100001100101110001000101";
        ram[168] = "0b00111101100111111101010100011000";
        ram[169] = "0b00111110011001010101110110010110";
        ram[170] = "0b00111101010000100101101011111011";
        ram[171] = "0b00111101101001000001000011101011";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weixdS) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weixdS_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weixdS) {
meminst = new myip_v1_0_HLS_weixdS_ram("myip_v1_0_HLS_weixdS_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weixdS() {
    delete meminst;
}


};//endmodule
#endif
