BP_RESULT_OK,VAR_0
CLOCK_SOURCE_ID_DP_DTO,VAR_1
CLOCK_SOURCE_ID_EXTERNAL,VAR_2
CONTROLLER_ID_D0,VAR_3
DCE_VERSION_11_0,VAR_4
DP_DTO0_ENABLE,VAR_5
IS_FPGA_MAXIMUS_DC,FUNC_0
MODULO,VAR_6
PHASE,VAR_7
PIXEL_RATE_CNTL,VAR_8
REG_UPDATE,FUNC_1
REG_WRITE,FUNC_2
TO_DCE110_CLK_SRC,FUNC_3
dc_is_dp_signal,FUNC_4
dce112_program_pixel_clk_resync,FUNC_5
disable_spread_spectrum,FUNC_6
stub1,FUNC_7
dce112_program_pix_clk,FUNC_8
clock_source,VAR_9
pix_clk_params,VAR_10
pll_settings,VAR_11
clk_src,VAR_12
bp_pc_params,VAR_13
