{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461267258209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461267258211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 14:34:17 2016 " "Processing started: Thu Apr 21 14:34:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461267258211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461267258211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461267258211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1461267258670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461267267105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player " "Found entity 1: Player" {  } { { "Player.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Player.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamecontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file gamecontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "GameController.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/GameController.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalprojecttoplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalprojecttoplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProjectTopLevel " "Found entity 1: finalProjectTopLevel" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper8Bit " "Found entity 1: Color_Mapper8Bit" {  } { { "Color_Mapper8Bit.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Color_Mapper8Bit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461267267136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461267267136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PlayerS Player.sv(209) " "Verilog HDL Implicit Net warning at Player.sv(209): created implicit net for \"PlayerS\"" {  } { { "Player.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Player.sv" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461267267136 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset finalProjectTopLevel.sv(35) " "Verilog HDL Implicit Net warning at finalProjectTopLevel.sv(35): created implicit net for \"Reset\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461267267136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalProjectTopLevel " "Elaborating entity \"finalProjectTopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461267267206 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "keyCur finalProjectTopLevel.sv(23) " "Verilog HDL warning at finalProjectTopLevel.sv(23): object keyCur used but never assigned" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1461267267207 "|finalProjectTopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyNext finalProjectTopLevel.sv(23) " "Verilog HDL or VHDL warning at finalProjectTopLevel.sv(23): object \"keyNext\" assigned a value but never read" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1461267267207 "|finalProjectTopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyCur.Wait 0 finalProjectTopLevel.sv(23) " "Net \"keyCur.Wait\" at finalProjectTopLevel.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267209 "|finalProjectTopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyCur.PressKey 0 finalProjectTopLevel.sv(23) " "Net \"keyCur.PressKey\" at finalProjectTopLevel.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267210 "|finalProjectTopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "keyCur.KeyRelease 0 finalProjectTopLevel.sv(23) " "Net \"keyCur.KeyRelease\" at finalProjectTopLevel.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267210 "|finalProjectTopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgasync_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgasync_instance\"" {  } { { "finalProjectTopLevel.sv" "vgasync_instance" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461267267247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper8Bit Color_Mapper8Bit:color_instance " "Elaborating entity \"Color_Mapper8Bit\" for hierarchy \"Color_Mapper8Bit:color_instance\"" {  } { { "finalProjectTopLevel.sv" "color_instance" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461267267253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:gameControllerInst " "Elaborating entity \"GameController\" for hierarchy \"GameController:gameControllerInst\"" {  } { { "finalProjectTopLevel.sv" "gameControllerInst" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461267267259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites sprites:hero_SpritesInst " "Elaborating entity \"sprites\" for hierarchy \"sprites:hero_SpritesInst\"" {  } { { "finalProjectTopLevel.sv" "hero_SpritesInst" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461267267264 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1) " "Verilog HDL assignment warning at Right.txt(1): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267277 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(2) " "Verilog HDL assignment warning at Right.txt(2): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267277 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(3) " "Verilog HDL assignment warning at Right.txt(3): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(4) " "Verilog HDL assignment warning at Right.txt(4): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(5) " "Verilog HDL assignment warning at Right.txt(5): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(6) " "Verilog HDL assignment warning at Right.txt(6): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(11) " "Verilog HDL assignment warning at Right.txt(11): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(12) " "Verilog HDL assignment warning at Right.txt(12): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(13) " "Verilog HDL assignment warning at Right.txt(13): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(14) " "Verilog HDL assignment warning at Right.txt(14): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(15) " "Verilog HDL assignment warning at Right.txt(15): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(16) " "Verilog HDL assignment warning at Right.txt(16): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(17) " "Verilog HDL assignment warning at Right.txt(17): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(18) " "Verilog HDL assignment warning at Right.txt(18): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(19) " "Verilog HDL assignment warning at Right.txt(19): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(20) " "Verilog HDL assignment warning at Right.txt(20): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(21) " "Verilog HDL assignment warning at Right.txt(21): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267278 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(22) " "Verilog HDL assignment warning at Right.txt(22): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(23) " "Verilog HDL assignment warning at Right.txt(23): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(24) " "Verilog HDL assignment warning at Right.txt(24): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(25) " "Verilog HDL assignment warning at Right.txt(25): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(26) " "Verilog HDL assignment warning at Right.txt(26): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(27) " "Verilog HDL assignment warning at Right.txt(27): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(28) " "Verilog HDL assignment warning at Right.txt(28): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(35) " "Verilog HDL assignment warning at Right.txt(35): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(36) " "Verilog HDL assignment warning at Right.txt(36): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(37) " "Verilog HDL assignment warning at Right.txt(37): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267279 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(38) " "Verilog HDL assignment warning at Right.txt(38): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(39) " "Verilog HDL assignment warning at Right.txt(39): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(40) " "Verilog HDL assignment warning at Right.txt(40): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(41) " "Verilog HDL assignment warning at Right.txt(41): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(42) " "Verilog HDL assignment warning at Right.txt(42): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(43) " "Verilog HDL assignment warning at Right.txt(43): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(44) " "Verilog HDL assignment warning at Right.txt(44): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(45) " "Verilog HDL assignment warning at Right.txt(45): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(46) " "Verilog HDL assignment warning at Right.txt(46): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(47) " "Verilog HDL assignment warning at Right.txt(47): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(48) " "Verilog HDL assignment warning at Right.txt(48): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(49) " "Verilog HDL assignment warning at Right.txt(49): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(50) " "Verilog HDL assignment warning at Right.txt(50): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(51) " "Verilog HDL assignment warning at Right.txt(51): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(60) " "Verilog HDL assignment warning at Right.txt(60): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(61) " "Verilog HDL assignment warning at Right.txt(61): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267280 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(62) " "Verilog HDL assignment warning at Right.txt(62): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(63) " "Verilog HDL assignment warning at Right.txt(63): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(64) " "Verilog HDL assignment warning at Right.txt(64): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(65) " "Verilog HDL assignment warning at Right.txt(65): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(66) " "Verilog HDL assignment warning at Right.txt(66): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(67) " "Verilog HDL assignment warning at Right.txt(67): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(68) " "Verilog HDL assignment warning at Right.txt(68): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(69) " "Verilog HDL assignment warning at Right.txt(69): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(70) " "Verilog HDL assignment warning at Right.txt(70): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(71) " "Verilog HDL assignment warning at Right.txt(71): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(72) " "Verilog HDL assignment warning at Right.txt(72): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(73) " "Verilog HDL assignment warning at Right.txt(73): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(74) " "Verilog HDL assignment warning at Right.txt(74): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(75) " "Verilog HDL assignment warning at Right.txt(75): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(84) " "Verilog HDL assignment warning at Right.txt(84): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(85) " "Verilog HDL assignment warning at Right.txt(85): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(86) " "Verilog HDL assignment warning at Right.txt(86): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267281 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(87) " "Verilog HDL assignment warning at Right.txt(87): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(88) " "Verilog HDL assignment warning at Right.txt(88): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(89) " "Verilog HDL assignment warning at Right.txt(89): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(90) " "Verilog HDL assignment warning at Right.txt(90): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(91) " "Verilog HDL assignment warning at Right.txt(91): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(92) " "Verilog HDL assignment warning at Right.txt(92): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(93) " "Verilog HDL assignment warning at Right.txt(93): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(94) " "Verilog HDL assignment warning at Right.txt(94): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(95) " "Verilog HDL assignment warning at Right.txt(95): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(96) " "Verilog HDL assignment warning at Right.txt(96): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(97) " "Verilog HDL assignment warning at Right.txt(97): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(98) " "Verilog HDL assignment warning at Right.txt(98): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(99) " "Verilog HDL assignment warning at Right.txt(99): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(100) " "Verilog HDL assignment warning at Right.txt(100): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(107) " "Verilog HDL assignment warning at Right.txt(107): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267282 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(108) " "Verilog HDL assignment warning at Right.txt(108): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(109) " "Verilog HDL assignment warning at Right.txt(109): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(110) " "Verilog HDL assignment warning at Right.txt(110): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(111) " "Verilog HDL assignment warning at Right.txt(111): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(112) " "Verilog HDL assignment warning at Right.txt(112): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(113) " "Verilog HDL assignment warning at Right.txt(113): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(114) " "Verilog HDL assignment warning at Right.txt(114): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(115) " "Verilog HDL assignment warning at Right.txt(115): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(116) " "Verilog HDL assignment warning at Right.txt(116): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(117) " "Verilog HDL assignment warning at Right.txt(117): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(118) " "Verilog HDL assignment warning at Right.txt(118): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267283 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(119) " "Verilog HDL assignment warning at Right.txt(119): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(120) " "Verilog HDL assignment warning at Right.txt(120): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(121) " "Verilog HDL assignment warning at Right.txt(121): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(122) " "Verilog HDL assignment warning at Right.txt(122): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(133) " "Verilog HDL assignment warning at Right.txt(133): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(134) " "Verilog HDL assignment warning at Right.txt(134): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(135) " "Verilog HDL assignment warning at Right.txt(135): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(136) " "Verilog HDL assignment warning at Right.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(137) " "Verilog HDL assignment warning at Right.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(138) " "Verilog HDL assignment warning at Right.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(139) " "Verilog HDL assignment warning at Right.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(140) " "Verilog HDL assignment warning at Right.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(141) " "Verilog HDL assignment warning at Right.txt(141): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(142) " "Verilog HDL assignment warning at Right.txt(142): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(143) " "Verilog HDL assignment warning at Right.txt(143): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267284 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(144) " "Verilog HDL assignment warning at Right.txt(144): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(145) " "Verilog HDL assignment warning at Right.txt(145): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(157) " "Verilog HDL assignment warning at Right.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(158) " "Verilog HDL assignment warning at Right.txt(158): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(159) " "Verilog HDL assignment warning at Right.txt(159): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(160) " "Verilog HDL assignment warning at Right.txt(160): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(161) " "Verilog HDL assignment warning at Right.txt(161): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(162) " "Verilog HDL assignment warning at Right.txt(162): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(163) " "Verilog HDL assignment warning at Right.txt(163): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(164) " "Verilog HDL assignment warning at Right.txt(164): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(165) " "Verilog HDL assignment warning at Right.txt(165): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(166) " "Verilog HDL assignment warning at Right.txt(166): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(167) " "Verilog HDL assignment warning at Right.txt(167): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(168) " "Verilog HDL assignment warning at Right.txt(168): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(182) " "Verilog HDL assignment warning at Right.txt(182): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(183) " "Verilog HDL assignment warning at Right.txt(183): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267285 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(184) " "Verilog HDL assignment warning at Right.txt(184): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(185) " "Verilog HDL assignment warning at Right.txt(185): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(186) " "Verilog HDL assignment warning at Right.txt(186): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(187) " "Verilog HDL assignment warning at Right.txt(187): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(188) " "Verilog HDL assignment warning at Right.txt(188): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(189) " "Verilog HDL assignment warning at Right.txt(189): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(190) " "Verilog HDL assignment warning at Right.txt(190): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(191) " "Verilog HDL assignment warning at Right.txt(191): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(192) " "Verilog HDL assignment warning at Right.txt(192): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(206) " "Verilog HDL assignment warning at Right.txt(206): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(207) " "Verilog HDL assignment warning at Right.txt(207): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(208) " "Verilog HDL assignment warning at Right.txt(208): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(209) " "Verilog HDL assignment warning at Right.txt(209): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(210) " "Verilog HDL assignment warning at Right.txt(210): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(211) " "Verilog HDL assignment warning at Right.txt(211): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(212) " "Verilog HDL assignment warning at Right.txt(212): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267286 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(213) " "Verilog HDL assignment warning at Right.txt(213): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(214) " "Verilog HDL assignment warning at Right.txt(214): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(215) " "Verilog HDL assignment warning at Right.txt(215): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(216) " "Verilog HDL assignment warning at Right.txt(216): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(231) " "Verilog HDL assignment warning at Right.txt(231): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(232) " "Verilog HDL assignment warning at Right.txt(232): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(233) " "Verilog HDL assignment warning at Right.txt(233): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(234) " "Verilog HDL assignment warning at Right.txt(234): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(235) " "Verilog HDL assignment warning at Right.txt(235): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(236) " "Verilog HDL assignment warning at Right.txt(236): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(237) " "Verilog HDL assignment warning at Right.txt(237): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(239) " "Verilog HDL assignment warning at Right.txt(239): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(240) " "Verilog HDL assignment warning at Right.txt(240): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(264) " "Verilog HDL assignment warning at Right.txt(264): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(289) " "Verilog HDL assignment warning at Right.txt(289): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(312) " "Verilog HDL assignment warning at Right.txt(312): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(313) " "Verilog HDL assignment warning at Right.txt(313): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267287 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(314) " "Verilog HDL assignment warning at Right.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(334) " "Verilog HDL assignment warning at Right.txt(334): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(335) " "Verilog HDL assignment warning at Right.txt(335): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(336) " "Verilog HDL assignment warning at Right.txt(336): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(337) " "Verilog HDL assignment warning at Right.txt(337): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(338) " "Verilog HDL assignment warning at Right.txt(338): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(339) " "Verilog HDL assignment warning at Right.txt(339): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(347) " "Verilog HDL assignment warning at Right.txt(347): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(348) " "Verilog HDL assignment warning at Right.txt(348): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(357) " "Verilog HDL assignment warning at Right.txt(357): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(358) " "Verilog HDL assignment warning at Right.txt(358): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(359) " "Verilog HDL assignment warning at Right.txt(359): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(360) " "Verilog HDL assignment warning at Right.txt(360): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(361) " "Verilog HDL assignment warning at Right.txt(361): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(362) " "Verilog HDL assignment warning at Right.txt(362): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(363) " "Verilog HDL assignment warning at Right.txt(363): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267288 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(371) " "Verilog HDL assignment warning at Right.txt(371): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(372) " "Verilog HDL assignment warning at Right.txt(372): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(373) " "Verilog HDL assignment warning at Right.txt(373): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(374) " "Verilog HDL assignment warning at Right.txt(374): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(375) " "Verilog HDL assignment warning at Right.txt(375): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(376) " "Verilog HDL assignment warning at Right.txt(376): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(377) " "Verilog HDL assignment warning at Right.txt(377): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(378) " "Verilog HDL assignment warning at Right.txt(378): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(379) " "Verilog HDL assignment warning at Right.txt(379): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(380) " "Verilog HDL assignment warning at Right.txt(380): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267289 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(381) " "Verilog HDL assignment warning at Right.txt(381): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(382) " "Verilog HDL assignment warning at Right.txt(382): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(383) " "Verilog HDL assignment warning at Right.txt(383): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(384) " "Verilog HDL assignment warning at Right.txt(384): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(385) " "Verilog HDL assignment warning at Right.txt(385): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(386) " "Verilog HDL assignment warning at Right.txt(386): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(387) " "Verilog HDL assignment warning at Right.txt(387): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(395) " "Verilog HDL assignment warning at Right.txt(395): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(396) " "Verilog HDL assignment warning at Right.txt(396): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(397) " "Verilog HDL assignment warning at Right.txt(397): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(398) " "Verilog HDL assignment warning at Right.txt(398): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(399) " "Verilog HDL assignment warning at Right.txt(399): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(400) " "Verilog HDL assignment warning at Right.txt(400): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(401) " "Verilog HDL assignment warning at Right.txt(401): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267290 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(402) " "Verilog HDL assignment warning at Right.txt(402): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(403) " "Verilog HDL assignment warning at Right.txt(403): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(404) " "Verilog HDL assignment warning at Right.txt(404): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(405) " "Verilog HDL assignment warning at Right.txt(405): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(406) " "Verilog HDL assignment warning at Right.txt(406): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(407) " "Verilog HDL assignment warning at Right.txt(407): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(408) " "Verilog HDL assignment warning at Right.txt(408): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(409) " "Verilog HDL assignment warning at Right.txt(409): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(410) " "Verilog HDL assignment warning at Right.txt(410): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(411) " "Verilog HDL assignment warning at Right.txt(411): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(420) " "Verilog HDL assignment warning at Right.txt(420): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(421) " "Verilog HDL assignment warning at Right.txt(421): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(422) " "Verilog HDL assignment warning at Right.txt(422): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(423) " "Verilog HDL assignment warning at Right.txt(423): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(424) " "Verilog HDL assignment warning at Right.txt(424): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(425) " "Verilog HDL assignment warning at Right.txt(425): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(426) " "Verilog HDL assignment warning at Right.txt(426): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267291 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(427) " "Verilog HDL assignment warning at Right.txt(427): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(428) " "Verilog HDL assignment warning at Right.txt(428): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(429) " "Verilog HDL assignment warning at Right.txt(429): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(430) " "Verilog HDL assignment warning at Right.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(431) " "Verilog HDL assignment warning at Right.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(432) " "Verilog HDL assignment warning at Right.txt(432): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(433) " "Verilog HDL assignment warning at Right.txt(433): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(434) " "Verilog HDL assignment warning at Right.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(435) " "Verilog HDL assignment warning at Right.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(436) " "Verilog HDL assignment warning at Right.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(445) " "Verilog HDL assignment warning at Right.txt(445): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(446) " "Verilog HDL assignment warning at Right.txt(446): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(447) " "Verilog HDL assignment warning at Right.txt(447): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267292 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(448) " "Verilog HDL assignment warning at Right.txt(448): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(449) " "Verilog HDL assignment warning at Right.txt(449): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(450) " "Verilog HDL assignment warning at Right.txt(450): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(451) " "Verilog HDL assignment warning at Right.txt(451): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(452) " "Verilog HDL assignment warning at Right.txt(452): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(453) " "Verilog HDL assignment warning at Right.txt(453): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(454) " "Verilog HDL assignment warning at Right.txt(454): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(455) " "Verilog HDL assignment warning at Right.txt(455): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(456) " "Verilog HDL assignment warning at Right.txt(456): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(457) " "Verilog HDL assignment warning at Right.txt(457): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(458) " "Verilog HDL assignment warning at Right.txt(458): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267293 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(459) " "Verilog HDL assignment warning at Right.txt(459): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(460) " "Verilog HDL assignment warning at Right.txt(460): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(469) " "Verilog HDL assignment warning at Right.txt(469): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(470) " "Verilog HDL assignment warning at Right.txt(470): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(471) " "Verilog HDL assignment warning at Right.txt(471): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(472) " "Verilog HDL assignment warning at Right.txt(472): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(473) " "Verilog HDL assignment warning at Right.txt(473): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(474) " "Verilog HDL assignment warning at Right.txt(474): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(475) " "Verilog HDL assignment warning at Right.txt(475): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(476) " "Verilog HDL assignment warning at Right.txt(476): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(477) " "Verilog HDL assignment warning at Right.txt(477): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(478) " "Verilog HDL assignment warning at Right.txt(478): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(479) " "Verilog HDL assignment warning at Right.txt(479): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(480) " "Verilog HDL assignment warning at Right.txt(480): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(481) " "Verilog HDL assignment warning at Right.txt(481): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(482) " "Verilog HDL assignment warning at Right.txt(482): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267294 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(483) " "Verilog HDL assignment warning at Right.txt(483): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(484) " "Verilog HDL assignment warning at Right.txt(484): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(494) " "Verilog HDL assignment warning at Right.txt(494): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(495) " "Verilog HDL assignment warning at Right.txt(495): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(496) " "Verilog HDL assignment warning at Right.txt(496): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(497) " "Verilog HDL assignment warning at Right.txt(497): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(498) " "Verilog HDL assignment warning at Right.txt(498): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(499) " "Verilog HDL assignment warning at Right.txt(499): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(500) " "Verilog HDL assignment warning at Right.txt(500): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267295 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(501) " "Verilog HDL assignment warning at Right.txt(501): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(502) " "Verilog HDL assignment warning at Right.txt(502): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(503) " "Verilog HDL assignment warning at Right.txt(503): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(504) " "Verilog HDL assignment warning at Right.txt(504): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(505) " "Verilog HDL assignment warning at Right.txt(505): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(506) " "Verilog HDL assignment warning at Right.txt(506): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(507) " "Verilog HDL assignment warning at Right.txt(507): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(508) " "Verilog HDL assignment warning at Right.txt(508): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267297 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(509) " "Verilog HDL assignment warning at Right.txt(509): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(517) " "Verilog HDL assignment warning at Right.txt(517): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(518) " "Verilog HDL assignment warning at Right.txt(518): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(519) " "Verilog HDL assignment warning at Right.txt(519): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(520) " "Verilog HDL assignment warning at Right.txt(520): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(521) " "Verilog HDL assignment warning at Right.txt(521): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(522) " "Verilog HDL assignment warning at Right.txt(522): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(523) " "Verilog HDL assignment warning at Right.txt(523): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(524) " "Verilog HDL assignment warning at Right.txt(524): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(525) " "Verilog HDL assignment warning at Right.txt(525): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(526) " "Verilog HDL assignment warning at Right.txt(526): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(527) " "Verilog HDL assignment warning at Right.txt(527): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(528) " "Verilog HDL assignment warning at Right.txt(528): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(529) " "Verilog HDL assignment warning at Right.txt(529): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(530) " "Verilog HDL assignment warning at Right.txt(530): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(531) " "Verilog HDL assignment warning at Right.txt(531): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267298 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(532) " "Verilog HDL assignment warning at Right.txt(532): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(533) " "Verilog HDL assignment warning at Right.txt(533): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(541) " "Verilog HDL assignment warning at Right.txt(541): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(542) " "Verilog HDL assignment warning at Right.txt(542): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(543) " "Verilog HDL assignment warning at Right.txt(543): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(544) " "Verilog HDL assignment warning at Right.txt(544): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(545) " "Verilog HDL assignment warning at Right.txt(545): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(546) " "Verilog HDL assignment warning at Right.txt(546): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(547) " "Verilog HDL assignment warning at Right.txt(547): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(548) " "Verilog HDL assignment warning at Right.txt(548): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(549) " "Verilog HDL assignment warning at Right.txt(549): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(550) " "Verilog HDL assignment warning at Right.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(551) " "Verilog HDL assignment warning at Right.txt(551): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(552) " "Verilog HDL assignment warning at Right.txt(552): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(553) " "Verilog HDL assignment warning at Right.txt(553): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(554) " "Verilog HDL assignment warning at Right.txt(554): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267299 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(555) " "Verilog HDL assignment warning at Right.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(556) " "Verilog HDL assignment warning at Right.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(564) " "Verilog HDL assignment warning at Right.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(565) " "Verilog HDL assignment warning at Right.txt(565): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(566) " "Verilog HDL assignment warning at Right.txt(566): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(567) " "Verilog HDL assignment warning at Right.txt(567): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(568) " "Verilog HDL assignment warning at Right.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(569) " "Verilog HDL assignment warning at Right.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(570) " "Verilog HDL assignment warning at Right.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(571) " "Verilog HDL assignment warning at Right.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267300 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(572) " "Verilog HDL assignment warning at Right.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(573) " "Verilog HDL assignment warning at Right.txt(573): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(574) " "Verilog HDL assignment warning at Right.txt(574): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(575) " "Verilog HDL assignment warning at Right.txt(575): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(576) " "Verilog HDL assignment warning at Right.txt(576): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(577) " "Verilog HDL assignment warning at Right.txt(577): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(578) " "Verilog HDL assignment warning at Right.txt(578): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(579) " "Verilog HDL assignment warning at Right.txt(579): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(588) " "Verilog HDL assignment warning at Right.txt(588): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(589) " "Verilog HDL assignment warning at Right.txt(589): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(590) " "Verilog HDL assignment warning at Right.txt(590): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(591) " "Verilog HDL assignment warning at Right.txt(591): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(592) " "Verilog HDL assignment warning at Right.txt(592): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(593) " "Verilog HDL assignment warning at Right.txt(593): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(594) " "Verilog HDL assignment warning at Right.txt(594): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267301 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(595) " "Verilog HDL assignment warning at Right.txt(595): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(596) " "Verilog HDL assignment warning at Right.txt(596): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(597) " "Verilog HDL assignment warning at Right.txt(597): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(598) " "Verilog HDL assignment warning at Right.txt(598): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(599) " "Verilog HDL assignment warning at Right.txt(599): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(600) " "Verilog HDL assignment warning at Right.txt(600): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(601) " "Verilog HDL assignment warning at Right.txt(601): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(602) " "Verilog HDL assignment warning at Right.txt(602): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(611) " "Verilog HDL assignment warning at Right.txt(611): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(612) " "Verilog HDL assignment warning at Right.txt(612): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(613) " "Verilog HDL assignment warning at Right.txt(613): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(614) " "Verilog HDL assignment warning at Right.txt(614): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(615) " "Verilog HDL assignment warning at Right.txt(615): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(616) " "Verilog HDL assignment warning at Right.txt(616): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(617) " "Verilog HDL assignment warning at Right.txt(617): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(618) " "Verilog HDL assignment warning at Right.txt(618): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267302 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(619) " "Verilog HDL assignment warning at Right.txt(619): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(620) " "Verilog HDL assignment warning at Right.txt(620): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(621) " "Verilog HDL assignment warning at Right.txt(621): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(622) " "Verilog HDL assignment warning at Right.txt(622): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(623) " "Verilog HDL assignment warning at Right.txt(623): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(624) " "Verilog HDL assignment warning at Right.txt(624): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(625) " "Verilog HDL assignment warning at Right.txt(625): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(634) " "Verilog HDL assignment warning at Right.txt(634): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(635) " "Verilog HDL assignment warning at Right.txt(635): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(636) " "Verilog HDL assignment warning at Right.txt(636): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(637) " "Verilog HDL assignment warning at Right.txt(637): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(638) " "Verilog HDL assignment warning at Right.txt(638): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267303 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(639) " "Verilog HDL assignment warning at Right.txt(639): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(640) " "Verilog HDL assignment warning at Right.txt(640): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(641) " "Verilog HDL assignment warning at Right.txt(641): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(642) " "Verilog HDL assignment warning at Right.txt(642): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(643) " "Verilog HDL assignment warning at Right.txt(643): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(644) " "Verilog HDL assignment warning at Right.txt(644): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(645) " "Verilog HDL assignment warning at Right.txt(645): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(646) " "Verilog HDL assignment warning at Right.txt(646): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(647) " "Verilog HDL assignment warning at Right.txt(647): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(648) " "Verilog HDL assignment warning at Right.txt(648): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(649) " "Verilog HDL assignment warning at Right.txt(649): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(658) " "Verilog HDL assignment warning at Right.txt(658): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(659) " "Verilog HDL assignment warning at Right.txt(659): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267304 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(660) " "Verilog HDL assignment warning at Right.txt(660): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(661) " "Verilog HDL assignment warning at Right.txt(661): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(662) " "Verilog HDL assignment warning at Right.txt(662): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(663) " "Verilog HDL assignment warning at Right.txt(663): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(664) " "Verilog HDL assignment warning at Right.txt(664): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(665) " "Verilog HDL assignment warning at Right.txt(665): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(666) " "Verilog HDL assignment warning at Right.txt(666): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(667) " "Verilog HDL assignment warning at Right.txt(667): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(668) " "Verilog HDL assignment warning at Right.txt(668): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(669) " "Verilog HDL assignment warning at Right.txt(669): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(670) " "Verilog HDL assignment warning at Right.txt(670): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(671) " "Verilog HDL assignment warning at Right.txt(671): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(672) " "Verilog HDL assignment warning at Right.txt(672): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(673) " "Verilog HDL assignment warning at Right.txt(673): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(674) " "Verilog HDL assignment warning at Right.txt(674): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(681) " "Verilog HDL assignment warning at Right.txt(681): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267305 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(682) " "Verilog HDL assignment warning at Right.txt(682): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(683) " "Verilog HDL assignment warning at Right.txt(683): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(684) " "Verilog HDL assignment warning at Right.txt(684): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(685) " "Verilog HDL assignment warning at Right.txt(685): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(686) " "Verilog HDL assignment warning at Right.txt(686): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(687) " "Verilog HDL assignment warning at Right.txt(687): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(688) " "Verilog HDL assignment warning at Right.txt(688): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(689) " "Verilog HDL assignment warning at Right.txt(689): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(690) " "Verilog HDL assignment warning at Right.txt(690): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(691) " "Verilog HDL assignment warning at Right.txt(691): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267306 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(692) " "Verilog HDL assignment warning at Right.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(693) " "Verilog HDL assignment warning at Right.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(694) " "Verilog HDL assignment warning at Right.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(695) " "Verilog HDL assignment warning at Right.txt(695): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(696) " "Verilog HDL assignment warning at Right.txt(696): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(697) " "Verilog HDL assignment warning at Right.txt(697): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(698) " "Verilog HDL assignment warning at Right.txt(698): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(699) " "Verilog HDL assignment warning at Right.txt(699): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(706) " "Verilog HDL assignment warning at Right.txt(706): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(707) " "Verilog HDL assignment warning at Right.txt(707): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(708) " "Verilog HDL assignment warning at Right.txt(708): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(709) " "Verilog HDL assignment warning at Right.txt(709): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(710) " "Verilog HDL assignment warning at Right.txt(710): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(711) " "Verilog HDL assignment warning at Right.txt(711): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267307 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(712) " "Verilog HDL assignment warning at Right.txt(712): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(713) " "Verilog HDL assignment warning at Right.txt(713): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(714) " "Verilog HDL assignment warning at Right.txt(714): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(715) " "Verilog HDL assignment warning at Right.txt(715): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(716) " "Verilog HDL assignment warning at Right.txt(716): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(717) " "Verilog HDL assignment warning at Right.txt(717): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(718) " "Verilog HDL assignment warning at Right.txt(718): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(719) " "Verilog HDL assignment warning at Right.txt(719): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(720) " "Verilog HDL assignment warning at Right.txt(720): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(721) " "Verilog HDL assignment warning at Right.txt(721): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(722) " "Verilog HDL assignment warning at Right.txt(722): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(723) " "Verilog HDL assignment warning at Right.txt(723): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(724) " "Verilog HDL assignment warning at Right.txt(724): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(732) " "Verilog HDL assignment warning at Right.txt(732): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(733) " "Verilog HDL assignment warning at Right.txt(733): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(734) " "Verilog HDL assignment warning at Right.txt(734): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267308 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(735) " "Verilog HDL assignment warning at Right.txt(735): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(736) " "Verilog HDL assignment warning at Right.txt(736): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(737) " "Verilog HDL assignment warning at Right.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(738) " "Verilog HDL assignment warning at Right.txt(738): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(739) " "Verilog HDL assignment warning at Right.txt(739): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(740) " "Verilog HDL assignment warning at Right.txt(740): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(741) " "Verilog HDL assignment warning at Right.txt(741): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(742) " "Verilog HDL assignment warning at Right.txt(742): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(743) " "Verilog HDL assignment warning at Right.txt(743): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267309 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(744) " "Verilog HDL assignment warning at Right.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(745) " "Verilog HDL assignment warning at Right.txt(745): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(746) " "Verilog HDL assignment warning at Right.txt(746): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(747) " "Verilog HDL assignment warning at Right.txt(747): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(748) " "Verilog HDL assignment warning at Right.txt(748): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(757) " "Verilog HDL assignment warning at Right.txt(757): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(758) " "Verilog HDL assignment warning at Right.txt(758): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(759) " "Verilog HDL assignment warning at Right.txt(759): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(760) " "Verilog HDL assignment warning at Right.txt(760): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(761) " "Verilog HDL assignment warning at Right.txt(761): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(762) " "Verilog HDL assignment warning at Right.txt(762): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(763) " "Verilog HDL assignment warning at Right.txt(763): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(764) " "Verilog HDL assignment warning at Right.txt(764): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(765) " "Verilog HDL assignment warning at Right.txt(765): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(766) " "Verilog HDL assignment warning at Right.txt(766): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(767) " "Verilog HDL assignment warning at Right.txt(767): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267310 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(768) " "Verilog HDL assignment warning at Right.txt(768): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(769) " "Verilog HDL assignment warning at Right.txt(769): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(770) " "Verilog HDL assignment warning at Right.txt(770): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(771) " "Verilog HDL assignment warning at Right.txt(771): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(772) " "Verilog HDL assignment warning at Right.txt(772): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(781) " "Verilog HDL assignment warning at Right.txt(781): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(782) " "Verilog HDL assignment warning at Right.txt(782): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(783) " "Verilog HDL assignment warning at Right.txt(783): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(784) " "Verilog HDL assignment warning at Right.txt(784): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(785) " "Verilog HDL assignment warning at Right.txt(785): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(786) " "Verilog HDL assignment warning at Right.txt(786): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(787) " "Verilog HDL assignment warning at Right.txt(787): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(788) " "Verilog HDL assignment warning at Right.txt(788): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267311 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(789) " "Verilog HDL assignment warning at Right.txt(789): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(790) " "Verilog HDL assignment warning at Right.txt(790): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(791) " "Verilog HDL assignment warning at Right.txt(791): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(792) " "Verilog HDL assignment warning at Right.txt(792): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(793) " "Verilog HDL assignment warning at Right.txt(793): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(794) " "Verilog HDL assignment warning at Right.txt(794): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(795) " "Verilog HDL assignment warning at Right.txt(795): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(796) " "Verilog HDL assignment warning at Right.txt(796): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(797) " "Verilog HDL assignment warning at Right.txt(797): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(798) " "Verilog HDL assignment warning at Right.txt(798): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(799) " "Verilog HDL assignment warning at Right.txt(799): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(800) " "Verilog HDL assignment warning at Right.txt(800): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267312 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(801) " "Verilog HDL assignment warning at Right.txt(801): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(802) " "Verilog HDL assignment warning at Right.txt(802): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(803) " "Verilog HDL assignment warning at Right.txt(803): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(804) " "Verilog HDL assignment warning at Right.txt(804): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(805) " "Verilog HDL assignment warning at Right.txt(805): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(806) " "Verilog HDL assignment warning at Right.txt(806): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(807) " "Verilog HDL assignment warning at Right.txt(807): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(808) " "Verilog HDL assignment warning at Right.txt(808): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267313 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(809) " "Verilog HDL assignment warning at Right.txt(809): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(810) " "Verilog HDL assignment warning at Right.txt(810): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(811) " "Verilog HDL assignment warning at Right.txt(811): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(812) " "Verilog HDL assignment warning at Right.txt(812): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(813) " "Verilog HDL assignment warning at Right.txt(813): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(814) " "Verilog HDL assignment warning at Right.txt(814): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(815) " "Verilog HDL assignment warning at Right.txt(815): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(816) " "Verilog HDL assignment warning at Right.txt(816): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(817) " "Verilog HDL assignment warning at Right.txt(817): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(818) " "Verilog HDL assignment warning at Right.txt(818): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(819) " "Verilog HDL assignment warning at Right.txt(819): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(820) " "Verilog HDL assignment warning at Right.txt(820): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(821) " "Verilog HDL assignment warning at Right.txt(821): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(822) " "Verilog HDL assignment warning at Right.txt(822): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(823) " "Verilog HDL assignment warning at Right.txt(823): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(824) " "Verilog HDL assignment warning at Right.txt(824): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267314 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(825) " "Verilog HDL assignment warning at Right.txt(825): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(826) " "Verilog HDL assignment warning at Right.txt(826): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(827) " "Verilog HDL assignment warning at Right.txt(827): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(828) " "Verilog HDL assignment warning at Right.txt(828): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(829) " "Verilog HDL assignment warning at Right.txt(829): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(830) " "Verilog HDL assignment warning at Right.txt(830): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(831) " "Verilog HDL assignment warning at Right.txt(831): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(832) " "Verilog HDL assignment warning at Right.txt(832): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(833) " "Verilog HDL assignment warning at Right.txt(833): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(834) " "Verilog HDL assignment warning at Right.txt(834): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267315 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(835) " "Verilog HDL assignment warning at Right.txt(835): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(836) " "Verilog HDL assignment warning at Right.txt(836): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(837) " "Verilog HDL assignment warning at Right.txt(837): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(838) " "Verilog HDL assignment warning at Right.txt(838): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(839) " "Verilog HDL assignment warning at Right.txt(839): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(840) " "Verilog HDL assignment warning at Right.txt(840): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(841) " "Verilog HDL assignment warning at Right.txt(841): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(842) " "Verilog HDL assignment warning at Right.txt(842): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(843) " "Verilog HDL assignment warning at Right.txt(843): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(844) " "Verilog HDL assignment warning at Right.txt(844): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(845) " "Verilog HDL assignment warning at Right.txt(845): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(846) " "Verilog HDL assignment warning at Right.txt(846): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(847) " "Verilog HDL assignment warning at Right.txt(847): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(848) " "Verilog HDL assignment warning at Right.txt(848): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(849) " "Verilog HDL assignment warning at Right.txt(849): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267316 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(850) " "Verilog HDL assignment warning at Right.txt(850): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(851) " "Verilog HDL assignment warning at Right.txt(851): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(852) " "Verilog HDL assignment warning at Right.txt(852): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(853) " "Verilog HDL assignment warning at Right.txt(853): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(854) " "Verilog HDL assignment warning at Right.txt(854): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(855) " "Verilog HDL assignment warning at Right.txt(855): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(856) " "Verilog HDL assignment warning at Right.txt(856): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(857) " "Verilog HDL assignment warning at Right.txt(857): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(858) " "Verilog HDL assignment warning at Right.txt(858): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(859) " "Verilog HDL assignment warning at Right.txt(859): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(860) " "Verilog HDL assignment warning at Right.txt(860): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(861) " "Verilog HDL assignment warning at Right.txt(861): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(862) " "Verilog HDL assignment warning at Right.txt(862): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(863) " "Verilog HDL assignment warning at Right.txt(863): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(864) " "Verilog HDL assignment warning at Right.txt(864): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267317 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(865) " "Verilog HDL assignment warning at Right.txt(865): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(866) " "Verilog HDL assignment warning at Right.txt(866): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(867) " "Verilog HDL assignment warning at Right.txt(867): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(868) " "Verilog HDL assignment warning at Right.txt(868): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(869) " "Verilog HDL assignment warning at Right.txt(869): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(870) " "Verilog HDL assignment warning at Right.txt(870): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(871) " "Verilog HDL assignment warning at Right.txt(871): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(872) " "Verilog HDL assignment warning at Right.txt(872): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(873) " "Verilog HDL assignment warning at Right.txt(873): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267318 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(874) " "Verilog HDL assignment warning at Right.txt(874): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(875) " "Verilog HDL assignment warning at Right.txt(875): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(876) " "Verilog HDL assignment warning at Right.txt(876): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(877) " "Verilog HDL assignment warning at Right.txt(877): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(878) " "Verilog HDL assignment warning at Right.txt(878): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(879) " "Verilog HDL assignment warning at Right.txt(879): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(880) " "Verilog HDL assignment warning at Right.txt(880): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(881) " "Verilog HDL assignment warning at Right.txt(881): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(882) " "Verilog HDL assignment warning at Right.txt(882): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(883) " "Verilog HDL assignment warning at Right.txt(883): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(884) " "Verilog HDL assignment warning at Right.txt(884): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(885) " "Verilog HDL assignment warning at Right.txt(885): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(886) " "Verilog HDL assignment warning at Right.txt(886): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(887) " "Verilog HDL assignment warning at Right.txt(887): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(888) " "Verilog HDL assignment warning at Right.txt(888): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(889) " "Verilog HDL assignment warning at Right.txt(889): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267319 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(890) " "Verilog HDL assignment warning at Right.txt(890): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(891) " "Verilog HDL assignment warning at Right.txt(891): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(892) " "Verilog HDL assignment warning at Right.txt(892): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(893) " "Verilog HDL assignment warning at Right.txt(893): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(894) " "Verilog HDL assignment warning at Right.txt(894): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(895) " "Verilog HDL assignment warning at Right.txt(895): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(896) " "Verilog HDL assignment warning at Right.txt(896): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(897) " "Verilog HDL assignment warning at Right.txt(897): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(898) " "Verilog HDL assignment warning at Right.txt(898): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(899) " "Verilog HDL assignment warning at Right.txt(899): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(900) " "Verilog HDL assignment warning at Right.txt(900): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(901) " "Verilog HDL assignment warning at Right.txt(901): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(902) " "Verilog HDL assignment warning at Right.txt(902): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267320 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(903) " "Verilog HDL assignment warning at Right.txt(903): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(904) " "Verilog HDL assignment warning at Right.txt(904): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(905) " "Verilog HDL assignment warning at Right.txt(905): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(906) " "Verilog HDL assignment warning at Right.txt(906): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(907) " "Verilog HDL assignment warning at Right.txt(907): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(908) " "Verilog HDL assignment warning at Right.txt(908): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(909) " "Verilog HDL assignment warning at Right.txt(909): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(910) " "Verilog HDL assignment warning at Right.txt(910): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(911) " "Verilog HDL assignment warning at Right.txt(911): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(912) " "Verilog HDL assignment warning at Right.txt(912): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(913) " "Verilog HDL assignment warning at Right.txt(913): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(914) " "Verilog HDL assignment warning at Right.txt(914): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267321 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(915) " "Verilog HDL assignment warning at Right.txt(915): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(916) " "Verilog HDL assignment warning at Right.txt(916): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(917) " "Verilog HDL assignment warning at Right.txt(917): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(918) " "Verilog HDL assignment warning at Right.txt(918): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(919) " "Verilog HDL assignment warning at Right.txt(919): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(920) " "Verilog HDL assignment warning at Right.txt(920): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(921) " "Verilog HDL assignment warning at Right.txt(921): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(922) " "Verilog HDL assignment warning at Right.txt(922): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(923) " "Verilog HDL assignment warning at Right.txt(923): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(924) " "Verilog HDL assignment warning at Right.txt(924): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(925) " "Verilog HDL assignment warning at Right.txt(925): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(926) " "Verilog HDL assignment warning at Right.txt(926): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(927) " "Verilog HDL assignment warning at Right.txt(927): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(928) " "Verilog HDL assignment warning at Right.txt(928): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(929) " "Verilog HDL assignment warning at Right.txt(929): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(930) " "Verilog HDL assignment warning at Right.txt(930): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267322 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(931) " "Verilog HDL assignment warning at Right.txt(931): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(932) " "Verilog HDL assignment warning at Right.txt(932): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(933) " "Verilog HDL assignment warning at Right.txt(933): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(934) " "Verilog HDL assignment warning at Right.txt(934): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(935) " "Verilog HDL assignment warning at Right.txt(935): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(936) " "Verilog HDL assignment warning at Right.txt(936): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(937) " "Verilog HDL assignment warning at Right.txt(937): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(938) " "Verilog HDL assignment warning at Right.txt(938): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(939) " "Verilog HDL assignment warning at Right.txt(939): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(940) " "Verilog HDL assignment warning at Right.txt(940): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(941) " "Verilog HDL assignment warning at Right.txt(941): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267323 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(942) " "Verilog HDL assignment warning at Right.txt(942): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(943) " "Verilog HDL assignment warning at Right.txt(943): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(944) " "Verilog HDL assignment warning at Right.txt(944): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(945) " "Verilog HDL assignment warning at Right.txt(945): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(946) " "Verilog HDL assignment warning at Right.txt(946): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(947) " "Verilog HDL assignment warning at Right.txt(947): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(948) " "Verilog HDL assignment warning at Right.txt(948): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(949) " "Verilog HDL assignment warning at Right.txt(949): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(950) " "Verilog HDL assignment warning at Right.txt(950): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(951) " "Verilog HDL assignment warning at Right.txt(951): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(952) " "Verilog HDL assignment warning at Right.txt(952): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(953) " "Verilog HDL assignment warning at Right.txt(953): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(954) " "Verilog HDL assignment warning at Right.txt(954): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(955) " "Verilog HDL assignment warning at Right.txt(955): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267324 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(956) " "Verilog HDL assignment warning at Right.txt(956): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(957) " "Verilog HDL assignment warning at Right.txt(957): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(958) " "Verilog HDL assignment warning at Right.txt(958): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(959) " "Verilog HDL assignment warning at Right.txt(959): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(960) " "Verilog HDL assignment warning at Right.txt(960): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(961) " "Verilog HDL assignment warning at Right.txt(961): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(962) " "Verilog HDL assignment warning at Right.txt(962): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(963) " "Verilog HDL assignment warning at Right.txt(963): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(964) " "Verilog HDL assignment warning at Right.txt(964): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267325 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(965) " "Verilog HDL assignment warning at Right.txt(965): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(966) " "Verilog HDL assignment warning at Right.txt(966): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(967) " "Verilog HDL assignment warning at Right.txt(967): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(968) " "Verilog HDL assignment warning at Right.txt(968): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(969) " "Verilog HDL assignment warning at Right.txt(969): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(970) " "Verilog HDL assignment warning at Right.txt(970): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(971) " "Verilog HDL assignment warning at Right.txt(971): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(972) " "Verilog HDL assignment warning at Right.txt(972): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(973) " "Verilog HDL assignment warning at Right.txt(973): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(974) " "Verilog HDL assignment warning at Right.txt(974): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(975) " "Verilog HDL assignment warning at Right.txt(975): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(976) " "Verilog HDL assignment warning at Right.txt(976): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(977) " "Verilog HDL assignment warning at Right.txt(977): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(978) " "Verilog HDL assignment warning at Right.txt(978): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(979) " "Verilog HDL assignment warning at Right.txt(979): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267326 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(980) " "Verilog HDL assignment warning at Right.txt(980): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(981) " "Verilog HDL assignment warning at Right.txt(981): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(982) " "Verilog HDL assignment warning at Right.txt(982): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(983) " "Verilog HDL assignment warning at Right.txt(983): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(984) " "Verilog HDL assignment warning at Right.txt(984): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(985) " "Verilog HDL assignment warning at Right.txt(985): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(986) " "Verilog HDL assignment warning at Right.txt(986): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(987) " "Verilog HDL assignment warning at Right.txt(987): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(988) " "Verilog HDL assignment warning at Right.txt(988): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(989) " "Verilog HDL assignment warning at Right.txt(989): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(990) " "Verilog HDL assignment warning at Right.txt(990): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(991) " "Verilog HDL assignment warning at Right.txt(991): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(992) " "Verilog HDL assignment warning at Right.txt(992): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(993) " "Verilog HDL assignment warning at Right.txt(993): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(994) " "Verilog HDL assignment warning at Right.txt(994): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267327 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(995) " "Verilog HDL assignment warning at Right.txt(995): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(996) " "Verilog HDL assignment warning at Right.txt(996): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(997) " "Verilog HDL assignment warning at Right.txt(997): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(998) " "Verilog HDL assignment warning at Right.txt(998): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(999) " "Verilog HDL assignment warning at Right.txt(999): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1000) " "Verilog HDL assignment warning at Right.txt(1000): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1001) " "Verilog HDL assignment warning at Right.txt(1001): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1002) " "Verilog HDL assignment warning at Right.txt(1002): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1003) " "Verilog HDL assignment warning at Right.txt(1003): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1004) " "Verilog HDL assignment warning at Right.txt(1004): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267328 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1005) " "Verilog HDL assignment warning at Right.txt(1005): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1006) " "Verilog HDL assignment warning at Right.txt(1006): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1007) " "Verilog HDL assignment warning at Right.txt(1007): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1008) " "Verilog HDL assignment warning at Right.txt(1008): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1009) " "Verilog HDL assignment warning at Right.txt(1009): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1010) " "Verilog HDL assignment warning at Right.txt(1010): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1011) " "Verilog HDL assignment warning at Right.txt(1011): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1012) " "Verilog HDL assignment warning at Right.txt(1012): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1013) " "Verilog HDL assignment warning at Right.txt(1013): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1014) " "Verilog HDL assignment warning at Right.txt(1014): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1015) " "Verilog HDL assignment warning at Right.txt(1015): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1016) " "Verilog HDL assignment warning at Right.txt(1016): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1017) " "Verilog HDL assignment warning at Right.txt(1017): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1018) " "Verilog HDL assignment warning at Right.txt(1018): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1019) " "Verilog HDL assignment warning at Right.txt(1019): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1020) " "Verilog HDL assignment warning at Right.txt(1020): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267329 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1021) " "Verilog HDL assignment warning at Right.txt(1021): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1022) " "Verilog HDL assignment warning at Right.txt(1022): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1023) " "Verilog HDL assignment warning at Right.txt(1023): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1024) " "Verilog HDL assignment warning at Right.txt(1024): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1025) " "Verilog HDL assignment warning at Right.txt(1025): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1026) " "Verilog HDL assignment warning at Right.txt(1026): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1026 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1027) " "Verilog HDL assignment warning at Right.txt(1027): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1028) " "Verilog HDL assignment warning at Right.txt(1028): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1028 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1029) " "Verilog HDL assignment warning at Right.txt(1029): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1030) " "Verilog HDL assignment warning at Right.txt(1030): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1031) " "Verilog HDL assignment warning at Right.txt(1031): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1032) " "Verilog HDL assignment warning at Right.txt(1032): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1033) " "Verilog HDL assignment warning at Right.txt(1033): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1034) " "Verilog HDL assignment warning at Right.txt(1034): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1035) " "Verilog HDL assignment warning at Right.txt(1035): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1036) " "Verilog HDL assignment warning at Right.txt(1036): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267330 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1037) " "Verilog HDL assignment warning at Right.txt(1037): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1038) " "Verilog HDL assignment warning at Right.txt(1038): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1039) " "Verilog HDL assignment warning at Right.txt(1039): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1039 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1040) " "Verilog HDL assignment warning at Right.txt(1040): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1041) " "Verilog HDL assignment warning at Right.txt(1041): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1042) " "Verilog HDL assignment warning at Right.txt(1042): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1043) " "Verilog HDL assignment warning at Right.txt(1043): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1044) " "Verilog HDL assignment warning at Right.txt(1044): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1045) " "Verilog HDL assignment warning at Right.txt(1045): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267331 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1046) " "Verilog HDL assignment warning at Right.txt(1046): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1047) " "Verilog HDL assignment warning at Right.txt(1047): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1048) " "Verilog HDL assignment warning at Right.txt(1048): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1049) " "Verilog HDL assignment warning at Right.txt(1049): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1050) " "Verilog HDL assignment warning at Right.txt(1050): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1051) " "Verilog HDL assignment warning at Right.txt(1051): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1051 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1052) " "Verilog HDL assignment warning at Right.txt(1052): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1053) " "Verilog HDL assignment warning at Right.txt(1053): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1054) " "Verilog HDL assignment warning at Right.txt(1054): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1055) " "Verilog HDL assignment warning at Right.txt(1055): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1056) " "Verilog HDL assignment warning at Right.txt(1056): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1057) " "Verilog HDL assignment warning at Right.txt(1057): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1058) " "Verilog HDL assignment warning at Right.txt(1058): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1059) " "Verilog HDL assignment warning at Right.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1060) " "Verilog HDL assignment warning at Right.txt(1060): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267332 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1061) " "Verilog HDL assignment warning at Right.txt(1061): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1062) " "Verilog HDL assignment warning at Right.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1063) " "Verilog HDL assignment warning at Right.txt(1063): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1064) " "Verilog HDL assignment warning at Right.txt(1064): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1065) " "Verilog HDL assignment warning at Right.txt(1065): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1065 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1066) " "Verilog HDL assignment warning at Right.txt(1066): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1067) " "Verilog HDL assignment warning at Right.txt(1067): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1068) " "Verilog HDL assignment warning at Right.txt(1068): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1069) " "Verilog HDL assignment warning at Right.txt(1069): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1070) " "Verilog HDL assignment warning at Right.txt(1070): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1071) " "Verilog HDL assignment warning at Right.txt(1071): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1071 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1072) " "Verilog HDL assignment warning at Right.txt(1072): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1072 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1073) " "Verilog HDL assignment warning at Right.txt(1073): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1073 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1074) " "Verilog HDL assignment warning at Right.txt(1074): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1075) " "Verilog HDL assignment warning at Right.txt(1075): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1076) " "Verilog HDL assignment warning at Right.txt(1076): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1077) " "Verilog HDL assignment warning at Right.txt(1077): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267333 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1078) " "Verilog HDL assignment warning at Right.txt(1078): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1078 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1079) " "Verilog HDL assignment warning at Right.txt(1079): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 Right.txt(1080) " "Verilog HDL assignment warning at Right.txt(1080): truncated value with size 8 to match size of target (5)" {  } { { "Right.txt" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/Right.txt" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "rSpriteRom: sprites.sv(38) " "Verilog HDL Display System Task info at sprites.sv(38): rSpriteRom:" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           0:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           1:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           2:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           3:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          4:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           4:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           5:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          6:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           6:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267334 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          7:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           7:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          8:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           8:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          9:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):           9:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         10:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          10:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         11:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          11:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         12:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          12:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         13:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          13:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         14:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          14:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         15:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          15:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         16:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          16:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         17:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          17:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         18:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          18:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         19:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          19:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         20:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          20:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         21:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          21:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         22:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          22:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         23:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          23:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267335 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         24:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          24:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         25:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          25:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         26:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          26:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         27:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          27:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         28:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          28:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         29:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          29:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         30:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          30:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         31:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          31:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         32:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          32:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         33:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          33:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         34:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          34:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         35:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          35:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         36:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          36:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         37:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          37:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         38:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          38:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         39:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          39:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         40:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          40:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         41:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          41:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267336 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         42:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          42:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         43:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          43:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         44:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          44:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         45:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          45:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         46:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          46:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         47:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          47:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         48:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          48:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         49:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          49:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         50:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          50:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         51:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          51:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         52:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          52:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         53:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          53:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267337 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         54:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          54:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         55:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          55:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         56:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          56:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         57:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          57:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         58:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          58:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         59:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          59:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         60:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          60:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         61:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          61:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         62:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          62:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         63:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          63:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         64:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          64:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         65:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          65:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         66:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          66:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         67:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          67:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         68:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          68:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         69:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          69:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         70:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          70:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         71:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          71:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         72:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          72:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267338 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         73:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          73:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         74:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          74:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         75:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          75:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         76:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          76:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         77:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          77:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         78:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          78:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         79:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          79:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         80:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          80:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         81:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          81:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         82:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          82:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         83:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          83:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         84:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          84:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         85:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          85:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267339 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         86:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          86:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         87:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          87:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         88:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          88:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         89:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          89:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         90:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          90:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         91:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          91:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         92:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          92:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         93:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          93:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         94:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          94:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         95:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          95:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         96:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          96:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         97:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          97:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         98:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          98:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         99:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):          99:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        100:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         100:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        101:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         101:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267340 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        102:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         102:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        103:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         103:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        104:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         104:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        105:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         105:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        106:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         106:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        107:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         107:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        108:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         108:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        109:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         109:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        110:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         110:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        111:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         111:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267341 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        112:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         112:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        113:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         113:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        114:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         114:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        115:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         115:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        116:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         116:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        117:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         117:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        118:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         118:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        119:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         119:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        120:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         120:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        121:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         121:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        122:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         122:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        123:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         123:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        124:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         124:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        125:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         125:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        126:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         126:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        127:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         127:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        128:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         128:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        129:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         129:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267342 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        130:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         130:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        131:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         131:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        132:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         132:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        133:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         133:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        134:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         134:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        135:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         135:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        136:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         136:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        137:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         137:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        138:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         138:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        139:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         139:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        140:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         140:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        141:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         141:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267343 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        142:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         142:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        143:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         143:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        144:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         144:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        145:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         145:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        146:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         146:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        147:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         147:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        148:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         148:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        149:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         149:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        150:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         150:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        151:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         151:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        152:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         152:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        153:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         153:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        154:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         154:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        155:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         155:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        156:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         156:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        157:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         157:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        158:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         158:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        159:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         159:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        160:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         160:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267344 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        161:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         161:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        162:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         162:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        163:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         163:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        164:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         164:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        165:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         165:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        166:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         166:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        167:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         167:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        168:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         168:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        169:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         169:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        170:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         170:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        171:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         171:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267345 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        172:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         172:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        173:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         173:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        174:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         174:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        175:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         175:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        176:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         176:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        177:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         177:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        178:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         178:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        179:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         179:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        180:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         180:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        181:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         181:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        182:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         182:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        183:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         183:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        184:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         184:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        185:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         185:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        186:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         186:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        187:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         187:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        188:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         188:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        189:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         189:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        190:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         190:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267346 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        191:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         191:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        192:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         192:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        193:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         193:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        194:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         194:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        195:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         195:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        196:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         196:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        197:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         197:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        198:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         198:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        199:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         199:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        200:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         200:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        201:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         201:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        202:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         202:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        203:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         203:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        204:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         204:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267347 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        205:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         205:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        206:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         206:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        207:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         207:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        208:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         208:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        209:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         209:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        210:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         210:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        211:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         211:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        212:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         212:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        213:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         213:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        214:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         214:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        215:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         215:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        216:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         216:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        217:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         217:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        218:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         218:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        219:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         219:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267348 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        220:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         220:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        221:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         221:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        222:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         222:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        223:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         223:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        224:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         224:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        225:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         225:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        226:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         226:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        227:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         227:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        228:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         228:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        229:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         229:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        230:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         230:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        231:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         231:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        232:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         232:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        233:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         233:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        234:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         234:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        235:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         235:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        236:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         236:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        237:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         237:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        238:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         238:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        239:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         239:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267349 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        240:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         240:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        241:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         241:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        242:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         242:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        243:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         243:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        244:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         244:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        245:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         245:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        246:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         246:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        247:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         247:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        248:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         248:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        249:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         249:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267350 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        250:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         250:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        251:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         251:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        252:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         252:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        253:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         253:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        254:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         254:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        255:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         255:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        256:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         256:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        257:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         257:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        258:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         258:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        259:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         259:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        260:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         260:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        261:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         261:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        262:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         262:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        263:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         263:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        264:03 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         264:03" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        265:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         265:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        266:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         266:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        267:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         267:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        268:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         268:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267351 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        269:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         269:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        270:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         270:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        271:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         271:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        272:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         272:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        273:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         273:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        274:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         274:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        275:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         275:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        276:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         276:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        277:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         277:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        278:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         278:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        279:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         279:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        280:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         280:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        281:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         281:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        282:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         282:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        283:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         283:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        284:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         284:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267352 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        285:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         285:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        286:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         286:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        287:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         287:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        288:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         288:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        289:03 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         289:03" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        290:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         290:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        291:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         291:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        292:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         292:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        293:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         293:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        294:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         294:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        295:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         295:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        296:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         296:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        297:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         297:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        298:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         298:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267353 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        299:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         299:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        300:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         300:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        301:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         301:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        302:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         302:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        303:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         303:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        304:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         304:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        305:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         305:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        306:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         306:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        307:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         307:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        308:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         308:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        309:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         309:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        310:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         310:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        311:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         311:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        312:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         312:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        313:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         313:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        314:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         314:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        315:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         315:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        316:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         316:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        317:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         317:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267354 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        318:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         318:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        319:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         319:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        320:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         320:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        321:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         321:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        322:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         322:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        323:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         323:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        324:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         324:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        325:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         325:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        326:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         326:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        327:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         327:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        328:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         328:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        329:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         329:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267355 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        330:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         330:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        331:01 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         331:01" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        332:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         332:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        333:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         333:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        334:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         334:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        335:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         335:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        336:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         336:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        337:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         337:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        338:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         338:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        339:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         339:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        340:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         340:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        341:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         341:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        342:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         342:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        343:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         343:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        344:02 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         344:02" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        345:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         345:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        346:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         346:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        347:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         347:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267356 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        348:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         348:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        349:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         349:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        350:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         350:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        351:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         351:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        352:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         352:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        353:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         353:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        354:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         354:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        355:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         355:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        356:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         356:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        357:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         357:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        358:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         358:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        359:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         359:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        360:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         360:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        361:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         361:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        362:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         362:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        363:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         363:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        364:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         364:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267357 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        365:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         365:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        366:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         366:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        367:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         367:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        368:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         368:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        369:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         369:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        370:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         370:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        371:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         371:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        372:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         372:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        373:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         373:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        374:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         374:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        375:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         375:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        376:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         376:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267358 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        377:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         377:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        378:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         378:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        379:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         379:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        380:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         380:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        381:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         381:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        382:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         382:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        383:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         383:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        384:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         384:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        385:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         385:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        386:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         386:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        387:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         387:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        388:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         388:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        389:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         389:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        390:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         390:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        391:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         391:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        392:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         392:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        393:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         393:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        394:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         394:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        395:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         395:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        396:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         396:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267359 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        397:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         397:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        398:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         398:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        399:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         399:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        400:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         400:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        401:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         401:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        402:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         402:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        403:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         403:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        404:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         404:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        405:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         405:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        406:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         406:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        407:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         407:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        408:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         408:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        409:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         409:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267360 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        410:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         410:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        411:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         411:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        412:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         412:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        413:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         413:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        414:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         414:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        415:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         415:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        416:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         416:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        417:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         417:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        418:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         418:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        419:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         419:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        420:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         420:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        421:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         421:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        422:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         422:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        423:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         423:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        424:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         424:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        425:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         425:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267361 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        426:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         426:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        427:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         427:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        428:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         428:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        429:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         429:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        430:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         430:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        431:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         431:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        432:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         432:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        433:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         433:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        434:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         434:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        435:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         435:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        436:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         436:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        437:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         437:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        438:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         438:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        439:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         439:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        440:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         440:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        441:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         441:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        442:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         442:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        443:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         443:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        444:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         444:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267362 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        445:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         445:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        446:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         446:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        447:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         447:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        448:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         448:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        449:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         449:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        450:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         450:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        451:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         451:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        452:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         452:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        453:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         453:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        454:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         454:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267363 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        455:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         455:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        456:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         456:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        457:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         457:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        458:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         458:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        459:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         459:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        460:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         460:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        461:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         461:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        462:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         462:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        463:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         463:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        464:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         464:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        465:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         465:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        466:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         466:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        467:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         467:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        468:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         468:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        469:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         469:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267364 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        470:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         470:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        471:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         471:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        472:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         472:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        473:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         473:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        474:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         474:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        475:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         475:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        476:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         476:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        477:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         477:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        478:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         478:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        479:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         479:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        480:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         480:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        481:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         481:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        482:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         482:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        483:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         483:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        484:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         484:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267365 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        485:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         485:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        486:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         486:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        487:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         487:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        488:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         488:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        489:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         489:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        490:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         490:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        491:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         491:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        492:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         492:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        493:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         493:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        494:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         494:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        495:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         495:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        496:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         496:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        497:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         497:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        498:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         498:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        499:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         499:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        500:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         500:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        501:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         501:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        502:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         502:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        503:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         503:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267366 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        504:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         504:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        505:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         505:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        506:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         506:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        507:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         507:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        508:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         508:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        509:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         509:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        510:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         510:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        511:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         511:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        512:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         512:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        513:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         513:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        514:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         514:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267367 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        515:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         515:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        516:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         516:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        517:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         517:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        518:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         518:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        519:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         519:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        520:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         520:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        521:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         521:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        522:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         522:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        523:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         523:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        524:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         524:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        525:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         525:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        526:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         526:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        527:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         527:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        528:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         528:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        529:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         529:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        530:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         530:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        531:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         531:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        532:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         532:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        533:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         533:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267368 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        534:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         534:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        535:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         535:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        536:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         536:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        537:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         537:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        538:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         538:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        539:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         539:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        540:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         540:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        541:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         541:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        542:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         542:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        543:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         543:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267369 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        544:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         544:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        545:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         545:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        546:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         546:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        547:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         547:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        548:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         548:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        549:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         549:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        550:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         550:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        551:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         551:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        552:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         552:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267374 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        553:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         553:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        554:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         554:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        555:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         555:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        556:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         556:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        557:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         557:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        558:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         558:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        559:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         559:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        560:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         560:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        561:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         561:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        562:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         562:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        563:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         563:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        564:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         564:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        565:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         565:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        566:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         566:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267375 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        567:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         567:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        568:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         568:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        569:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         569:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        570:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         570:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        571:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         571:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        572:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         572:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        573:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         573:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        574:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         574:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        575:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         575:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        576:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         576:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        577:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         577:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        578:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         578:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        579:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         579:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        580:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         580:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        581:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         581:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        582:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         582:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267376 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        583:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         583:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        584:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         584:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        585:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         585:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        586:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         586:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        587:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         587:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        588:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         588:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        589:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         589:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        590:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         590:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        591:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         591:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        592:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         592:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        593:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         593:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        594:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         594:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        595:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         595:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        596:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         596:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        597:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         597:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        598:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         598:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        599:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         599:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267377 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        600:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         600:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        601:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         601:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        602:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         602:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        603:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         603:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        604:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         604:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        605:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         605:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        606:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         606:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        607:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         607:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        608:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         608:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        609:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         609:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        610:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         610:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        611:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         611:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267378 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        612:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         612:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        613:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         613:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        614:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         614:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        615:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         615:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        616:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         616:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        617:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         617:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        618:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         618:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        619:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         619:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        620:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         620:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        621:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         621:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        622:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         622:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        623:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         623:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        624:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         624:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        625:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         625:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        626:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         626:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        627:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         627:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        628:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         628:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        629:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         629:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        630:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         630:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        631:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         631:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267379 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        632:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         632:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        633:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         633:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        634:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         634:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        635:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         635:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        636:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         636:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        637:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         637:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        638:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         638:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        639:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         639:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        640:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         640:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        641:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         641:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        642:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         642:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        643:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         643:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267380 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        644:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         644:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        645:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         645:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        646:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         646:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        647:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         647:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        648:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         648:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        649:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         649:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        650:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         650:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        651:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         651:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        652:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         652:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        653:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         653:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        654:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         654:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        655:04 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         655:04" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        656:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         656:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        657:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         657:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        658:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         658:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        659:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         659:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        660:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         660:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267381 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        661:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         661:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        662:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         662:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        663:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         663:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        664:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         664:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        665:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         665:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        666:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         666:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        667:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         667:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        668:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         668:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        669:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         669:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        670:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         670:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        671:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         671:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        672:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         672:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        673:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         673:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        674:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         674:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        675:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         675:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        676:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         676:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        677:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         677:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        678:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         678:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267382 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        679:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         679:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        680:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         680:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        681:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         681:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        682:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         682:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        683:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         683:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        684:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         684:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        685:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         685:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        686:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         686:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        687:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         687:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        688:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         688:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        689:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         689:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        690:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         690:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267383 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        691:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         691:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        692:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         692:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        693:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         693:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        694:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         694:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        695:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         695:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        696:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         696:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        697:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         697:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        698:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         698:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        699:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         699:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        700:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         700:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        701:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         701:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        702:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         702:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        703:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         703:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        704:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         704:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        705:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         705:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        706:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         706:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        707:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         707:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        708:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         708:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        709:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         709:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267384 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        710:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         710:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        711:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         711:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        712:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         712:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        713:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         713:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        714:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         714:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        715:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         715:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        716:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         716:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        717:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         717:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        718:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         718:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        719:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         719:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        720:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         720:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        721:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         721:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        722:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         722:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267385 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        723:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         723:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        724:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         724:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        725:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         725:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        726:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         726:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        727:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         727:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        728:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         728:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        729:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         729:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        730:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         730:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        731:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         731:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        732:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         732:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        733:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         733:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        734:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         734:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        735:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         735:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        736:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         736:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        737:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         737:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        738:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         738:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        739:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         739:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267386 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        740:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         740:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        741:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         741:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        742:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         742:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        743:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         743:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        744:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         744:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        745:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         745:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        746:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         746:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        747:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         747:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        748:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         748:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        749:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         749:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        750:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         750:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        751:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         751:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        752:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         752:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        753:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         753:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        754:05 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         754:05" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        755:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         755:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        756:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         756:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267387 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        757:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         757:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        758:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         758:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        759:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         759:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        760:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         760:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        761:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         761:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        762:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         762:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        763:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         763:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        764:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         764:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        765:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         765:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        766:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         766:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        767:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         767:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        768:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         768:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267388 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        769:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         769:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        770:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         770:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        771:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         771:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        772:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         772:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        773:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         773:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        774:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         774:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        775:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         775:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        776:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         776:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        777:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         777:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        778:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         778:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        779:00 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         779:00" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        780:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         780:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        781:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         781:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        782:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         782:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        783:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         783:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        784:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         784:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        785:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         785:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        786:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         786:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        787:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         787:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        788:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         788:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267389 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        789:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         789:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        790:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         790:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        791:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         791:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        792:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         792:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        793:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         793:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        794:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         794:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        795:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         795:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        796:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         796:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        797:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         797:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        798:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         798:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        799:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         799:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        800:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         800:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267390 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        801:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         801:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        802:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         802:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        803:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         803:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        804:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         804:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        805:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         805:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        806:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         806:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        807:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         807:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        808:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         808:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        809:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         809:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        810:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         810:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        811:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         811:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        812:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         812:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        813:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         813:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        814:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         814:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        815:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         815:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        816:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         816:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        817:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         817:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267391 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        818:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         818:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        819:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         819:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        820:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         820:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        821:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         821:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        822:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         822:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        823:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         823:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        824:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         824:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        825:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         825:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        826:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         826:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        827:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         827:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        828:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         828:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        829:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         829:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        830:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         830:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        831:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         831:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        832:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         832:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267392 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        833:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         833:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        834:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         834:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        835:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         835:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        836:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         836:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        837:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         837:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        838:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         838:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        839:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         839:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        840:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         840:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        841:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         841:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        842:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         842:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        843:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         843:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        844:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         844:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        845:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         845:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        846:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         846:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267393 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        847:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         847:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        848:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         848:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        849:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         849:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        850:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         850:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        851:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         851:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        852:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         852:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        853:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         853:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        854:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         854:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        855:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         855:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        856:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         856:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        857:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         857:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        858:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         858:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        859:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         859:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        860:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         860:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        861:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         861:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        862:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         862:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        863:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         863:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        864:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         864:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        865:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         865:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        866:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         866:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267394 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        867:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         867:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        868:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         868:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        869:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         869:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        870:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         870:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        871:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         871:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        872:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         872:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        873:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         873:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        874:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         874:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        875:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         875:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        876:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         876:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267395 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        877:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         877:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        878:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         878:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        879:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         879:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        880:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         880:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        881:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         881:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        882:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         882:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        883:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         883:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        884:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         884:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        885:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         885:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        886:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         886:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        887:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         887:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        888:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         888:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        889:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         889:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        890:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         890:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        891:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         891:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267396 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        892:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         892:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        893:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         893:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        894:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         894:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        895:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         895:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        896:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         896:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        897:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         897:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        898:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         898:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        899:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         899:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        900:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         900:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        901:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         901:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        902:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         902:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        903:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         903:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        904:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         904:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        905:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         905:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267397 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        906:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         906:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        907:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         907:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        908:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         908:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        909:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         909:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        910:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         910:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        911:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         911:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        912:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         912:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        913:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         913:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        914:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         914:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        915:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         915:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        916:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         916:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        917:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         917:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        918:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         918:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        919:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         919:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        920:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         920:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        921:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         921:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        922:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         922:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267398 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        923:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         923:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        924:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         924:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        925:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         925:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        926:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         926:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        927:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         927:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        928:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         928:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        929:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         929:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        930:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         930:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        931:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         931:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        932:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         932:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        933:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         933:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        934:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         934:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        935:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         935:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267399 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        936:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         936:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        937:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         937:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        938:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         938:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        939:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         939:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        940:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         940:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        941:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         941:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        942:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         942:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        943:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         943:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        944:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         944:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        945:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         945:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        946:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         946:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        947:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         947:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        948:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         948:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        949:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         949:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        950:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         950:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        951:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         951:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        952:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         952:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267400 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        953:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         953:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        954:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         954:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        955:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         955:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        956:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         956:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        957:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         957:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        958:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         958:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        959:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         959:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        960:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         960:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        961:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         961:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        962:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         962:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        963:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         963:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        964:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         964:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267401 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        965:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         965:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        966:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         966:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        967:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         967:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        968:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         968:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        969:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         969:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        970:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         970:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        971:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         971:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        972:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         972:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        973:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         973:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        974:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         974:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        975:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         975:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        976:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         976:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        977:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         977:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        978:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         978:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        979:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         979:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        980:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         980:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        981:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         981:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        982:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         982:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        983:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         983:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267402 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        984:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         984:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        985:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         985:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        986:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         986:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        987:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         987:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        988:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         988:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        989:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         989:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        990:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         990:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        991:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         991:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        992:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         992:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        993:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         993:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267403 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        994:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         994:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        995:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         995:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        996:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         996:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        997:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         997:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        998:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         998:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "        999:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):         999:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1000:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1000:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1001:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1001:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1002:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1002:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1003:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1003:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1004:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1004:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1005:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1005:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1006:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1006:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1007:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1007:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1008:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1008:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1009:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1009:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1010:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1010:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1011:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1011:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267404 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1012:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1012:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1013:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1013:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1014:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1014:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1015:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1015:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1016:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1016:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1017:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1017:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1018:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1018:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1019:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1019:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1020:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1020:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1021:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1021:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1022:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1022:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1023:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1023:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1024:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1024:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267405 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1025:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1025:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1026:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1026:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1027:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1027:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1028:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1028:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1029:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1029:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1030:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1030:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1031:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1031:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1032:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1032:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1033:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1033:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1034:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1034:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1035:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1035:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1036:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1036:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1037:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1037:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1038:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1038:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1039:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1039:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1040:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1040:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1041:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1041:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1042:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1042:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267406 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1043:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1043:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1044:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1044:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1045:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1045:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1046:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1046:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1047:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1047:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1048:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1048:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1049:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1049:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1050:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1050:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1051:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1051:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1052:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1052:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1053:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1053:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1054:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1054:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1055:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1055:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1056:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1056:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1057:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1057:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1058:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1058:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1059:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1059:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1060:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1060:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1061:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1061:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1062:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1062:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267407 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1063:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1063:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1064:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1064:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1065:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1065:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1066:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1066:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1067:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1067:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1068:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1068:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1069:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1069:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1070:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1070:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1071:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1071:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1072:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1072:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1073:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1073:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1074:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1074:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1075:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1075:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1076:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1076:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267408 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1077:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1077:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1078:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1078:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "       1079:15 sprites.sv(43) " "Verilog HDL Display System Task info at sprites.sv(43):        1079:15" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.data_a 0 sprites.sv(9) " "Net \"SpriteRom.data_a\" at sprites.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.waddr_a 0 sprites.sv(9) " "Net \"SpriteRom.waddr_a\" at sprites.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SpriteRom.we_a 0 sprites.sv(9) " "Net \"SpriteRom.we_a\" at sprites.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "sprites.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1461267267409 "|finalProjectTopLevel|sprites:hero_SpritesInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "finalProjectTopLevel.sv" "hex_inst_0" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1461267267411 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sprites:hero_SpritesInst\|SpriteRom " "RAM logic \"sprites:hero_SpritesInst\|SpriteRom\" is uninferred due to asynchronous read logic" {  } { { "sprites.sv" "SpriteRom" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/sprites.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1461267267840 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1461267267840 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1080 U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/db/finalProject.ram0_sprites_99b1fec4.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1080) in the Memory Initialization File \"U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/db/finalProject.ram0_sprites_99b1fec4.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1461267267851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1461267268117 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461267268163 "|finalProjectTopLevel|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461267268163 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461267268246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461267269205 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1461267269222 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1461267269222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProject.map.smsg " "Generated suppressed messages file U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461267269362 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461267269814 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461267269814 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461267269997 "|finalProjectTopLevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "finalProjectTopLevel.sv" "" { Text "U:/ece385/ECE-385/Final_Project/modularTesting/SpriteROM/finalProjectTopLevel.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461267269997 "|finalProjectTopLevel|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461267269997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "235 " "Implemented 235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461267269998 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461267269998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461267269998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461267269998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 813 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 813 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461267270127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 14:34:30 2016 " "Processing ended: Thu Apr 21 14:34:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461267270127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461267270127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461267270127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461267270127 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461267282497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461267282499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 14:34:42 2016 " "Processing started: Thu Apr 21 14:34:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461267282499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1461267282499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp finalProject -c finalProject --netlist_type=sgate " "Command: quartus_npp finalProject -c finalProject --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1461267282499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461267282720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 14:34:42 2016 " "Processing ended: Thu Apr 21 14:34:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461267282720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461267282720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461267282720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1461267282720 ""}
