Version 3.2 HI-TECH Software Intermediate Code
"174 ../../../RF24_c/RF24_c_config.h
[s S338 `uc 1 `uc 1 `ui 1 `uc 1 `uc 1 `uc 1 `uc -> 5 `i `uc 1 `ul 1 `ul 1 `uc 1 ]
[n S338 RF24 ce_pin csn_pin spi_speed p_variant payload_size dynamic_payloads_enabled pipe0_reading_address addr_width txDelay csDelay RF24_failureDetected ]
"74 ../../../RF24_c/utility/XC8/xc8_config.h
[v _digitalWrite `(v ~T0 @X0 0 ef2`uc`uc ]
"81
[v _delayMicroseconds `(v ~T0 @X0 0 ef1`uc ]
"9 ../../../RF24_c/utility/XC8/spi.h
[v _SPI_transfer `(uc ~T0 @X0 0 ef1`uc ]
"75 ../../../RF24_c/utility/XC8/xc8_config.h
[v _pinMode `(v ~T0 @X0 0 ef2`uc`uc ]
"7 ../../../RF24_c/utility/XC8/spi.h
[v _SPI_begin `(v ~T0 @X0 0 ef ]
"80 ../../../RF24_c/utility/XC8/xc8_config.h
[v _delay `(v ~T0 @X0 0 ef1`ui ]
"673 ../../../RF24_c/RF24_cg.h
[v _RF24_setRetries `(v ~T0 @X0 0 ef2`uc`uc ]
"676 ../../../RF24_c/RF24_cg.c
[c E3388 0 1 2 .. ]
[n E3388 . RF24_1MBPS RF24_2MBPS RF24_250KBPS  ]
"828 ../../../RF24_c/RF24_cg.h
[v _RF24_setDataRate `(uc ~T0 @X0 0 ef1`E3388 ]
"1074
[v _RF24_toggle_features_d `(v ~T0 @X0 0 ef ]
"332
[v _RF24_powerUp `(v ~T0 @X0 0 ef ]
"625
[v _RF24_closeReadingPipe `(v ~T0 @X0 0 ef1`uc ]
"533
[v _RF24_startFastWrite `(v ~T0 @X0 0 ef4`*Cv`uc`Cuc`uc ]
"78 ../../../RF24_c/utility/XC8/xc8_config.h
[v _millis `(l ~T0 @X0 0 ef ]
"572 ../../../RF24_c/RF24_cg.h
[v _RF24_reUseTX `(v ~T0 @X0 0 ef ]
"299
[v _RF24_available_p `(uc ~T0 @X0 0 ef1`*uc ]
"14 /opt/microchip/xc8/v1.36/include/string.h
[v _memcpy `(*v ~T0 @X0 0 ef3`*v`*Cv`ui ]
"1434 ../../../RF24_c/RF24_cg.c
[c E3381 0 1 2 3 4 .. ]
[n E3381 . RF24_PA_MIN RF24_PA_LOW RF24_PA_HIGH RF24_PA_MAX RF24_PA_ERROR  ]
"1531
[c E3393 0 1 2 .. ]
[n E3393 . RF24_CRC_DISABLED RF24_CRC_8 RF24_CRC_16  ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4620.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 /opt/microchip/xc8/v1.36/include/pic18f4620.h
[; ;pic18f4620.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4620.h: 54: typedef union {
[; ;pic18f4620.h: 55: struct {
[; ;pic18f4620.h: 56: unsigned RA0 :1;
[; ;pic18f4620.h: 57: unsigned RA1 :1;
[; ;pic18f4620.h: 58: unsigned RA2 :1;
[; ;pic18f4620.h: 59: unsigned RA3 :1;
[; ;pic18f4620.h: 60: unsigned RA4 :1;
[; ;pic18f4620.h: 61: unsigned RA5 :1;
[; ;pic18f4620.h: 62: unsigned RA6 :1;
[; ;pic18f4620.h: 63: unsigned RA7 :1;
[; ;pic18f4620.h: 64: };
[; ;pic18f4620.h: 65: struct {
[; ;pic18f4620.h: 66: unsigned :4;
[; ;pic18f4620.h: 67: unsigned T0CKI :1;
[; ;pic18f4620.h: 68: unsigned AN4 :1;
[; ;pic18f4620.h: 69: };
[; ;pic18f4620.h: 70: struct {
[; ;pic18f4620.h: 71: unsigned :5;
[; ;pic18f4620.h: 72: unsigned SS :1;
[; ;pic18f4620.h: 73: };
[; ;pic18f4620.h: 74: struct {
[; ;pic18f4620.h: 75: unsigned :5;
[; ;pic18f4620.h: 76: unsigned NOT_SS :1;
[; ;pic18f4620.h: 77: };
[; ;pic18f4620.h: 78: struct {
[; ;pic18f4620.h: 79: unsigned :5;
[; ;pic18f4620.h: 80: unsigned nSS :1;
[; ;pic18f4620.h: 81: };
[; ;pic18f4620.h: 82: struct {
[; ;pic18f4620.h: 83: unsigned :5;
[; ;pic18f4620.h: 84: unsigned LVDIN :1;
[; ;pic18f4620.h: 85: };
[; ;pic18f4620.h: 86: struct {
[; ;pic18f4620.h: 87: unsigned :5;
[; ;pic18f4620.h: 88: unsigned HLVDIN :1;
[; ;pic18f4620.h: 89: };
[; ;pic18f4620.h: 90: struct {
[; ;pic18f4620.h: 91: unsigned :7;
[; ;pic18f4620.h: 92: unsigned RJPU :1;
[; ;pic18f4620.h: 93: };
[; ;pic18f4620.h: 94: struct {
[; ;pic18f4620.h: 95: unsigned ULPWUIN :1;
[; ;pic18f4620.h: 96: };
[; ;pic18f4620.h: 97: } PORTAbits_t;
[; ;pic18f4620.h: 98: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4620.h: 187: extern volatile unsigned char PORTB @ 0xF81;
"189
[; ;pic18f4620.h: 189: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4620.h: 192: typedef union {
[; ;pic18f4620.h: 193: struct {
[; ;pic18f4620.h: 194: unsigned RB0 :1;
[; ;pic18f4620.h: 195: unsigned RB1 :1;
[; ;pic18f4620.h: 196: unsigned RB2 :1;
[; ;pic18f4620.h: 197: unsigned RB3 :1;
[; ;pic18f4620.h: 198: unsigned RB4 :1;
[; ;pic18f4620.h: 199: unsigned RB5 :1;
[; ;pic18f4620.h: 200: unsigned RB6 :1;
[; ;pic18f4620.h: 201: unsigned RB7 :1;
[; ;pic18f4620.h: 202: };
[; ;pic18f4620.h: 203: struct {
[; ;pic18f4620.h: 204: unsigned INT0 :1;
[; ;pic18f4620.h: 205: unsigned INT1 :1;
[; ;pic18f4620.h: 206: unsigned INT2 :1;
[; ;pic18f4620.h: 207: unsigned CCP2 :1;
[; ;pic18f4620.h: 208: unsigned KBI0 :1;
[; ;pic18f4620.h: 209: unsigned KBI1 :1;
[; ;pic18f4620.h: 210: unsigned KBI2 :1;
[; ;pic18f4620.h: 211: unsigned KBI3 :1;
[; ;pic18f4620.h: 212: };
[; ;pic18f4620.h: 213: struct {
[; ;pic18f4620.h: 214: unsigned AN12 :1;
[; ;pic18f4620.h: 215: unsigned AN10 :1;
[; ;pic18f4620.h: 216: unsigned AN8 :1;
[; ;pic18f4620.h: 217: unsigned AN9 :1;
[; ;pic18f4620.h: 218: unsigned AN11 :1;
[; ;pic18f4620.h: 219: unsigned PGM :1;
[; ;pic18f4620.h: 220: unsigned PGC :1;
[; ;pic18f4620.h: 221: unsigned PGD :1;
[; ;pic18f4620.h: 222: };
[; ;pic18f4620.h: 223: struct {
[; ;pic18f4620.h: 224: unsigned :3;
[; ;pic18f4620.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f4620.h: 226: };
[; ;pic18f4620.h: 227: } PORTBbits_t;
[; ;pic18f4620.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4620.h: 357: extern volatile unsigned char PORTC @ 0xF82;
"359
[; ;pic18f4620.h: 359: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4620.h: 362: typedef union {
[; ;pic18f4620.h: 363: struct {
[; ;pic18f4620.h: 364: unsigned RC0 :1;
[; ;pic18f4620.h: 365: unsigned RC1 :1;
[; ;pic18f4620.h: 366: unsigned RC2 :1;
[; ;pic18f4620.h: 367: unsigned RC3 :1;
[; ;pic18f4620.h: 368: unsigned RC4 :1;
[; ;pic18f4620.h: 369: unsigned RC5 :1;
[; ;pic18f4620.h: 370: unsigned RC6 :1;
[; ;pic18f4620.h: 371: unsigned RC7 :1;
[; ;pic18f4620.h: 372: };
[; ;pic18f4620.h: 373: struct {
[; ;pic18f4620.h: 374: unsigned T1OSO :1;
[; ;pic18f4620.h: 375: unsigned T1OSI :1;
[; ;pic18f4620.h: 376: unsigned CCP1 :1;
[; ;pic18f4620.h: 377: unsigned SCK :1;
[; ;pic18f4620.h: 378: unsigned SDI :1;
[; ;pic18f4620.h: 379: unsigned SDO :1;
[; ;pic18f4620.h: 380: unsigned TX :1;
[; ;pic18f4620.h: 381: unsigned RX :1;
[; ;pic18f4620.h: 382: };
[; ;pic18f4620.h: 383: struct {
[; ;pic18f4620.h: 384: unsigned T13CKI :1;
[; ;pic18f4620.h: 385: unsigned CCP2 :1;
[; ;pic18f4620.h: 386: unsigned :1;
[; ;pic18f4620.h: 387: unsigned SCL :1;
[; ;pic18f4620.h: 388: unsigned SDA :1;
[; ;pic18f4620.h: 389: unsigned :1;
[; ;pic18f4620.h: 390: unsigned CK :1;
[; ;pic18f4620.h: 391: unsigned DT :1;
[; ;pic18f4620.h: 392: };
[; ;pic18f4620.h: 393: struct {
[; ;pic18f4620.h: 394: unsigned T1CKI :1;
[; ;pic18f4620.h: 395: };
[; ;pic18f4620.h: 396: struct {
[; ;pic18f4620.h: 397: unsigned :2;
[; ;pic18f4620.h: 398: unsigned PA1 :1;
[; ;pic18f4620.h: 399: };
[; ;pic18f4620.h: 400: struct {
[; ;pic18f4620.h: 401: unsigned :1;
[; ;pic18f4620.h: 402: unsigned PA2 :1;
[; ;pic18f4620.h: 403: };
[; ;pic18f4620.h: 404: } PORTCbits_t;
[; ;pic18f4620.h: 405: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4620.h: 534: extern volatile unsigned char PORTD @ 0xF83;
"536
[; ;pic18f4620.h: 536: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4620.h: 539: typedef union {
[; ;pic18f4620.h: 540: struct {
[; ;pic18f4620.h: 541: unsigned RD0 :1;
[; ;pic18f4620.h: 542: unsigned RD1 :1;
[; ;pic18f4620.h: 543: unsigned RD2 :1;
[; ;pic18f4620.h: 544: unsigned RD3 :1;
[; ;pic18f4620.h: 545: unsigned RD4 :1;
[; ;pic18f4620.h: 546: unsigned RD5 :1;
[; ;pic18f4620.h: 547: unsigned RD6 :1;
[; ;pic18f4620.h: 548: unsigned RD7 :1;
[; ;pic18f4620.h: 549: };
[; ;pic18f4620.h: 550: struct {
[; ;pic18f4620.h: 551: unsigned PSP0 :1;
[; ;pic18f4620.h: 552: unsigned PSP1 :1;
[; ;pic18f4620.h: 553: unsigned PSP2 :1;
[; ;pic18f4620.h: 554: unsigned PSP3 :1;
[; ;pic18f4620.h: 555: unsigned PSP4 :1;
[; ;pic18f4620.h: 556: unsigned PSP5 :1;
[; ;pic18f4620.h: 557: unsigned PSP6 :1;
[; ;pic18f4620.h: 558: unsigned PSP7 :1;
[; ;pic18f4620.h: 559: };
[; ;pic18f4620.h: 560: struct {
[; ;pic18f4620.h: 561: unsigned :5;
[; ;pic18f4620.h: 562: unsigned P1B :1;
[; ;pic18f4620.h: 563: unsigned P1C :1;
[; ;pic18f4620.h: 564: unsigned P1D :1;
[; ;pic18f4620.h: 565: };
[; ;pic18f4620.h: 566: struct {
[; ;pic18f4620.h: 567: unsigned :7;
[; ;pic18f4620.h: 568: unsigned SS2 :1;
[; ;pic18f4620.h: 569: };
[; ;pic18f4620.h: 570: } PORTDbits_t;
[; ;pic18f4620.h: 571: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4620.h: 675: extern volatile unsigned char PORTE @ 0xF84;
"677
[; ;pic18f4620.h: 677: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4620.h: 680: typedef union {
[; ;pic18f4620.h: 681: struct {
[; ;pic18f4620.h: 682: unsigned RE0 :1;
[; ;pic18f4620.h: 683: unsigned RE1 :1;
[; ;pic18f4620.h: 684: unsigned RE2 :1;
[; ;pic18f4620.h: 685: unsigned RE3 :1;
[; ;pic18f4620.h: 686: };
[; ;pic18f4620.h: 687: struct {
[; ;pic18f4620.h: 688: unsigned RD :1;
[; ;pic18f4620.h: 689: unsigned WR :1;
[; ;pic18f4620.h: 690: unsigned CS :1;
[; ;pic18f4620.h: 691: unsigned MCLR :1;
[; ;pic18f4620.h: 692: };
[; ;pic18f4620.h: 693: struct {
[; ;pic18f4620.h: 694: unsigned NOT_RD :1;
[; ;pic18f4620.h: 695: };
[; ;pic18f4620.h: 696: struct {
[; ;pic18f4620.h: 697: unsigned :1;
[; ;pic18f4620.h: 698: unsigned NOT_WR :1;
[; ;pic18f4620.h: 699: };
[; ;pic18f4620.h: 700: struct {
[; ;pic18f4620.h: 701: unsigned :2;
[; ;pic18f4620.h: 702: unsigned NOT_CS :1;
[; ;pic18f4620.h: 703: };
[; ;pic18f4620.h: 704: struct {
[; ;pic18f4620.h: 705: unsigned :3;
[; ;pic18f4620.h: 706: unsigned NOT_MCLR :1;
[; ;pic18f4620.h: 707: };
[; ;pic18f4620.h: 708: struct {
[; ;pic18f4620.h: 709: unsigned nRD :1;
[; ;pic18f4620.h: 710: unsigned nWR :1;
[; ;pic18f4620.h: 711: unsigned nCS :1;
[; ;pic18f4620.h: 712: unsigned nMCLR :1;
[; ;pic18f4620.h: 713: };
[; ;pic18f4620.h: 714: struct {
[; ;pic18f4620.h: 715: unsigned AN5 :1;
[; ;pic18f4620.h: 716: unsigned AN6 :1;
[; ;pic18f4620.h: 717: unsigned AN7 :1;
[; ;pic18f4620.h: 718: unsigned VPP :1;
[; ;pic18f4620.h: 719: };
[; ;pic18f4620.h: 720: struct {
[; ;pic18f4620.h: 721: unsigned :2;
[; ;pic18f4620.h: 722: unsigned CCP10 :1;
[; ;pic18f4620.h: 723: };
[; ;pic18f4620.h: 724: struct {
[; ;pic18f4620.h: 725: unsigned :3;
[; ;pic18f4620.h: 726: unsigned CCP9E :1;
[; ;pic18f4620.h: 727: };
[; ;pic18f4620.h: 728: struct {
[; ;pic18f4620.h: 729: unsigned :2;
[; ;pic18f4620.h: 730: unsigned PB2 :1;
[; ;pic18f4620.h: 731: };
[; ;pic18f4620.h: 732: struct {
[; ;pic18f4620.h: 733: unsigned :1;
[; ;pic18f4620.h: 734: unsigned PC2 :1;
[; ;pic18f4620.h: 735: };
[; ;pic18f4620.h: 736: struct {
[; ;pic18f4620.h: 737: unsigned :3;
[; ;pic18f4620.h: 738: unsigned PC3E :1;
[; ;pic18f4620.h: 739: };
[; ;pic18f4620.h: 740: struct {
[; ;pic18f4620.h: 741: unsigned PD2 :1;
[; ;pic18f4620.h: 742: };
[; ;pic18f4620.h: 743: struct {
[; ;pic18f4620.h: 744: unsigned RDE :1;
[; ;pic18f4620.h: 745: };
[; ;pic18f4620.h: 746: struct {
[; ;pic18f4620.h: 747: unsigned :1;
[; ;pic18f4620.h: 748: unsigned WRE :1;
[; ;pic18f4620.h: 749: };
[; ;pic18f4620.h: 750: } PORTEbits_t;
[; ;pic18f4620.h: 751: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4620.h: 895: extern volatile unsigned char LATA @ 0xF89;
"897
[; ;pic18f4620.h: 897: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4620.h: 900: typedef union {
[; ;pic18f4620.h: 901: struct {
[; ;pic18f4620.h: 902: unsigned LATA0 :1;
[; ;pic18f4620.h: 903: unsigned LATA1 :1;
[; ;pic18f4620.h: 904: unsigned LATA2 :1;
[; ;pic18f4620.h: 905: unsigned LATA3 :1;
[; ;pic18f4620.h: 906: unsigned LATA4 :1;
[; ;pic18f4620.h: 907: unsigned LATA5 :1;
[; ;pic18f4620.h: 908: unsigned LATA6 :1;
[; ;pic18f4620.h: 909: unsigned LATA7 :1;
[; ;pic18f4620.h: 910: };
[; ;pic18f4620.h: 911: struct {
[; ;pic18f4620.h: 912: unsigned LA0 :1;
[; ;pic18f4620.h: 913: };
[; ;pic18f4620.h: 914: struct {
[; ;pic18f4620.h: 915: unsigned :1;
[; ;pic18f4620.h: 916: unsigned LA1 :1;
[; ;pic18f4620.h: 917: };
[; ;pic18f4620.h: 918: struct {
[; ;pic18f4620.h: 919: unsigned :2;
[; ;pic18f4620.h: 920: unsigned LA2 :1;
[; ;pic18f4620.h: 921: };
[; ;pic18f4620.h: 922: struct {
[; ;pic18f4620.h: 923: unsigned :3;
[; ;pic18f4620.h: 924: unsigned LA3 :1;
[; ;pic18f4620.h: 925: };
[; ;pic18f4620.h: 926: struct {
[; ;pic18f4620.h: 927: unsigned :4;
[; ;pic18f4620.h: 928: unsigned LA4 :1;
[; ;pic18f4620.h: 929: };
[; ;pic18f4620.h: 930: struct {
[; ;pic18f4620.h: 931: unsigned :5;
[; ;pic18f4620.h: 932: unsigned LA5 :1;
[; ;pic18f4620.h: 933: };
[; ;pic18f4620.h: 934: struct {
[; ;pic18f4620.h: 935: unsigned :6;
[; ;pic18f4620.h: 936: unsigned LA6 :1;
[; ;pic18f4620.h: 937: };
[; ;pic18f4620.h: 938: struct {
[; ;pic18f4620.h: 939: unsigned :7;
[; ;pic18f4620.h: 940: unsigned LA7 :1;
[; ;pic18f4620.h: 941: };
[; ;pic18f4620.h: 942: } LATAbits_t;
[; ;pic18f4620.h: 943: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4620.h: 1027: extern volatile unsigned char LATB @ 0xF8A;
"1029
[; ;pic18f4620.h: 1029: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4620.h: 1032: typedef union {
[; ;pic18f4620.h: 1033: struct {
[; ;pic18f4620.h: 1034: unsigned LATB0 :1;
[; ;pic18f4620.h: 1035: unsigned LATB1 :1;
[; ;pic18f4620.h: 1036: unsigned LATB2 :1;
[; ;pic18f4620.h: 1037: unsigned LATB3 :1;
[; ;pic18f4620.h: 1038: unsigned LATB4 :1;
[; ;pic18f4620.h: 1039: unsigned LATB5 :1;
[; ;pic18f4620.h: 1040: unsigned LATB6 :1;
[; ;pic18f4620.h: 1041: unsigned LATB7 :1;
[; ;pic18f4620.h: 1042: };
[; ;pic18f4620.h: 1043: struct {
[; ;pic18f4620.h: 1044: unsigned LB0 :1;
[; ;pic18f4620.h: 1045: };
[; ;pic18f4620.h: 1046: struct {
[; ;pic18f4620.h: 1047: unsigned :1;
[; ;pic18f4620.h: 1048: unsigned LB1 :1;
[; ;pic18f4620.h: 1049: };
[; ;pic18f4620.h: 1050: struct {
[; ;pic18f4620.h: 1051: unsigned :2;
[; ;pic18f4620.h: 1052: unsigned LB2 :1;
[; ;pic18f4620.h: 1053: };
[; ;pic18f4620.h: 1054: struct {
[; ;pic18f4620.h: 1055: unsigned :3;
[; ;pic18f4620.h: 1056: unsigned LB3 :1;
[; ;pic18f4620.h: 1057: };
[; ;pic18f4620.h: 1058: struct {
[; ;pic18f4620.h: 1059: unsigned :4;
[; ;pic18f4620.h: 1060: unsigned LB4 :1;
[; ;pic18f4620.h: 1061: };
[; ;pic18f4620.h: 1062: struct {
[; ;pic18f4620.h: 1063: unsigned :5;
[; ;pic18f4620.h: 1064: unsigned LB5 :1;
[; ;pic18f4620.h: 1065: };
[; ;pic18f4620.h: 1066: struct {
[; ;pic18f4620.h: 1067: unsigned :6;
[; ;pic18f4620.h: 1068: unsigned LB6 :1;
[; ;pic18f4620.h: 1069: };
[; ;pic18f4620.h: 1070: struct {
[; ;pic18f4620.h: 1071: unsigned :7;
[; ;pic18f4620.h: 1072: unsigned LB7 :1;
[; ;pic18f4620.h: 1073: };
[; ;pic18f4620.h: 1074: } LATBbits_t;
[; ;pic18f4620.h: 1075: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4620.h: 1159: extern volatile unsigned char LATC @ 0xF8B;
"1161
[; ;pic18f4620.h: 1161: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4620.h: 1164: typedef union {
[; ;pic18f4620.h: 1165: struct {
[; ;pic18f4620.h: 1166: unsigned LATC0 :1;
[; ;pic18f4620.h: 1167: unsigned LATC1 :1;
[; ;pic18f4620.h: 1168: unsigned LATC2 :1;
[; ;pic18f4620.h: 1169: unsigned LATC3 :1;
[; ;pic18f4620.h: 1170: unsigned LATC4 :1;
[; ;pic18f4620.h: 1171: unsigned LATC5 :1;
[; ;pic18f4620.h: 1172: unsigned LATC6 :1;
[; ;pic18f4620.h: 1173: unsigned LATC7 :1;
[; ;pic18f4620.h: 1174: };
[; ;pic18f4620.h: 1175: struct {
[; ;pic18f4620.h: 1176: unsigned LC0 :1;
[; ;pic18f4620.h: 1177: };
[; ;pic18f4620.h: 1178: struct {
[; ;pic18f4620.h: 1179: unsigned :1;
[; ;pic18f4620.h: 1180: unsigned LC1 :1;
[; ;pic18f4620.h: 1181: };
[; ;pic18f4620.h: 1182: struct {
[; ;pic18f4620.h: 1183: unsigned :2;
[; ;pic18f4620.h: 1184: unsigned LC2 :1;
[; ;pic18f4620.h: 1185: };
[; ;pic18f4620.h: 1186: struct {
[; ;pic18f4620.h: 1187: unsigned :3;
[; ;pic18f4620.h: 1188: unsigned LC3 :1;
[; ;pic18f4620.h: 1189: };
[; ;pic18f4620.h: 1190: struct {
[; ;pic18f4620.h: 1191: unsigned :4;
[; ;pic18f4620.h: 1192: unsigned LC4 :1;
[; ;pic18f4620.h: 1193: };
[; ;pic18f4620.h: 1194: struct {
[; ;pic18f4620.h: 1195: unsigned :5;
[; ;pic18f4620.h: 1196: unsigned LC5 :1;
[; ;pic18f4620.h: 1197: };
[; ;pic18f4620.h: 1198: struct {
[; ;pic18f4620.h: 1199: unsigned :6;
[; ;pic18f4620.h: 1200: unsigned LC6 :1;
[; ;pic18f4620.h: 1201: };
[; ;pic18f4620.h: 1202: struct {
[; ;pic18f4620.h: 1203: unsigned :7;
[; ;pic18f4620.h: 1204: unsigned LC7 :1;
[; ;pic18f4620.h: 1205: };
[; ;pic18f4620.h: 1206: } LATCbits_t;
[; ;pic18f4620.h: 1207: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4620.h: 1291: extern volatile unsigned char LATD @ 0xF8C;
"1293
[; ;pic18f4620.h: 1293: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4620.h: 1296: typedef union {
[; ;pic18f4620.h: 1297: struct {
[; ;pic18f4620.h: 1298: unsigned LATD0 :1;
[; ;pic18f4620.h: 1299: unsigned LATD1 :1;
[; ;pic18f4620.h: 1300: unsigned LATD2 :1;
[; ;pic18f4620.h: 1301: unsigned LATD3 :1;
[; ;pic18f4620.h: 1302: unsigned LATD4 :1;
[; ;pic18f4620.h: 1303: unsigned LATD5 :1;
[; ;pic18f4620.h: 1304: unsigned LATD6 :1;
[; ;pic18f4620.h: 1305: unsigned LATD7 :1;
[; ;pic18f4620.h: 1306: };
[; ;pic18f4620.h: 1307: struct {
[; ;pic18f4620.h: 1308: unsigned LD0 :1;
[; ;pic18f4620.h: 1309: };
[; ;pic18f4620.h: 1310: struct {
[; ;pic18f4620.h: 1311: unsigned :1;
[; ;pic18f4620.h: 1312: unsigned LD1 :1;
[; ;pic18f4620.h: 1313: };
[; ;pic18f4620.h: 1314: struct {
[; ;pic18f4620.h: 1315: unsigned :2;
[; ;pic18f4620.h: 1316: unsigned LD2 :1;
[; ;pic18f4620.h: 1317: };
[; ;pic18f4620.h: 1318: struct {
[; ;pic18f4620.h: 1319: unsigned :3;
[; ;pic18f4620.h: 1320: unsigned LD3 :1;
[; ;pic18f4620.h: 1321: };
[; ;pic18f4620.h: 1322: struct {
[; ;pic18f4620.h: 1323: unsigned :4;
[; ;pic18f4620.h: 1324: unsigned LD4 :1;
[; ;pic18f4620.h: 1325: };
[; ;pic18f4620.h: 1326: struct {
[; ;pic18f4620.h: 1327: unsigned :5;
[; ;pic18f4620.h: 1328: unsigned LD5 :1;
[; ;pic18f4620.h: 1329: };
[; ;pic18f4620.h: 1330: struct {
[; ;pic18f4620.h: 1331: unsigned :6;
[; ;pic18f4620.h: 1332: unsigned LD6 :1;
[; ;pic18f4620.h: 1333: };
[; ;pic18f4620.h: 1334: struct {
[; ;pic18f4620.h: 1335: unsigned :7;
[; ;pic18f4620.h: 1336: unsigned LD7 :1;
[; ;pic18f4620.h: 1337: };
[; ;pic18f4620.h: 1338: } LATDbits_t;
[; ;pic18f4620.h: 1339: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4620.h: 1423: extern volatile unsigned char LATE @ 0xF8D;
"1425
[; ;pic18f4620.h: 1425: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4620.h: 1428: typedef union {
[; ;pic18f4620.h: 1429: struct {
[; ;pic18f4620.h: 1430: unsigned LATE0 :1;
[; ;pic18f4620.h: 1431: unsigned LATE1 :1;
[; ;pic18f4620.h: 1432: unsigned LATE2 :1;
[; ;pic18f4620.h: 1433: };
[; ;pic18f4620.h: 1434: struct {
[; ;pic18f4620.h: 1435: unsigned LE0 :1;
[; ;pic18f4620.h: 1436: };
[; ;pic18f4620.h: 1437: struct {
[; ;pic18f4620.h: 1438: unsigned :1;
[; ;pic18f4620.h: 1439: unsigned LE1 :1;
[; ;pic18f4620.h: 1440: };
[; ;pic18f4620.h: 1441: struct {
[; ;pic18f4620.h: 1442: unsigned :2;
[; ;pic18f4620.h: 1443: unsigned LE2 :1;
[; ;pic18f4620.h: 1444: };
[; ;pic18f4620.h: 1445: } LATEbits_t;
[; ;pic18f4620.h: 1446: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4620.h: 1480: extern volatile unsigned char TRISA @ 0xF92;
"1482
[; ;pic18f4620.h: 1482: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4620.h: 1485: extern volatile unsigned char DDRA @ 0xF92;
"1487
[; ;pic18f4620.h: 1487: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4620.h: 1490: typedef union {
[; ;pic18f4620.h: 1491: struct {
[; ;pic18f4620.h: 1492: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1493: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1494: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1495: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1496: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1497: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1498: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1499: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1500: };
[; ;pic18f4620.h: 1501: struct {
[; ;pic18f4620.h: 1502: unsigned RA0 :1;
[; ;pic18f4620.h: 1503: unsigned RA1 :1;
[; ;pic18f4620.h: 1504: unsigned RA2 :1;
[; ;pic18f4620.h: 1505: unsigned RA3 :1;
[; ;pic18f4620.h: 1506: unsigned RA4 :1;
[; ;pic18f4620.h: 1507: unsigned RA5 :1;
[; ;pic18f4620.h: 1508: unsigned RA6 :1;
[; ;pic18f4620.h: 1509: unsigned RA7 :1;
[; ;pic18f4620.h: 1510: };
[; ;pic18f4620.h: 1511: } TRISAbits_t;
[; ;pic18f4620.h: 1512: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4620.h: 1595: typedef union {
[; ;pic18f4620.h: 1596: struct {
[; ;pic18f4620.h: 1597: unsigned TRISA0 :1;
[; ;pic18f4620.h: 1598: unsigned TRISA1 :1;
[; ;pic18f4620.h: 1599: unsigned TRISA2 :1;
[; ;pic18f4620.h: 1600: unsigned TRISA3 :1;
[; ;pic18f4620.h: 1601: unsigned TRISA4 :1;
[; ;pic18f4620.h: 1602: unsigned TRISA5 :1;
[; ;pic18f4620.h: 1603: unsigned TRISA6 :1;
[; ;pic18f4620.h: 1604: unsigned TRISA7 :1;
[; ;pic18f4620.h: 1605: };
[; ;pic18f4620.h: 1606: struct {
[; ;pic18f4620.h: 1607: unsigned RA0 :1;
[; ;pic18f4620.h: 1608: unsigned RA1 :1;
[; ;pic18f4620.h: 1609: unsigned RA2 :1;
[; ;pic18f4620.h: 1610: unsigned RA3 :1;
[; ;pic18f4620.h: 1611: unsigned RA4 :1;
[; ;pic18f4620.h: 1612: unsigned RA5 :1;
[; ;pic18f4620.h: 1613: unsigned RA6 :1;
[; ;pic18f4620.h: 1614: unsigned RA7 :1;
[; ;pic18f4620.h: 1615: };
[; ;pic18f4620.h: 1616: } DDRAbits_t;
[; ;pic18f4620.h: 1617: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4620.h: 1701: extern volatile unsigned char TRISB @ 0xF93;
"1703
[; ;pic18f4620.h: 1703: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4620.h: 1706: extern volatile unsigned char DDRB @ 0xF93;
"1708
[; ;pic18f4620.h: 1708: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4620.h: 1711: typedef union {
[; ;pic18f4620.h: 1712: struct {
[; ;pic18f4620.h: 1713: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1714: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1715: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1716: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1717: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1718: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1719: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1720: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1721: };
[; ;pic18f4620.h: 1722: struct {
[; ;pic18f4620.h: 1723: unsigned RB0 :1;
[; ;pic18f4620.h: 1724: unsigned RB1 :1;
[; ;pic18f4620.h: 1725: unsigned RB2 :1;
[; ;pic18f4620.h: 1726: unsigned RB3 :1;
[; ;pic18f4620.h: 1727: unsigned RB4 :1;
[; ;pic18f4620.h: 1728: unsigned RB5 :1;
[; ;pic18f4620.h: 1729: unsigned RB6 :1;
[; ;pic18f4620.h: 1730: unsigned RB7 :1;
[; ;pic18f4620.h: 1731: };
[; ;pic18f4620.h: 1732: } TRISBbits_t;
[; ;pic18f4620.h: 1733: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4620.h: 1816: typedef union {
[; ;pic18f4620.h: 1817: struct {
[; ;pic18f4620.h: 1818: unsigned TRISB0 :1;
[; ;pic18f4620.h: 1819: unsigned TRISB1 :1;
[; ;pic18f4620.h: 1820: unsigned TRISB2 :1;
[; ;pic18f4620.h: 1821: unsigned TRISB3 :1;
[; ;pic18f4620.h: 1822: unsigned TRISB4 :1;
[; ;pic18f4620.h: 1823: unsigned TRISB5 :1;
[; ;pic18f4620.h: 1824: unsigned TRISB6 :1;
[; ;pic18f4620.h: 1825: unsigned TRISB7 :1;
[; ;pic18f4620.h: 1826: };
[; ;pic18f4620.h: 1827: struct {
[; ;pic18f4620.h: 1828: unsigned RB0 :1;
[; ;pic18f4620.h: 1829: unsigned RB1 :1;
[; ;pic18f4620.h: 1830: unsigned RB2 :1;
[; ;pic18f4620.h: 1831: unsigned RB3 :1;
[; ;pic18f4620.h: 1832: unsigned RB4 :1;
[; ;pic18f4620.h: 1833: unsigned RB5 :1;
[; ;pic18f4620.h: 1834: unsigned RB6 :1;
[; ;pic18f4620.h: 1835: unsigned RB7 :1;
[; ;pic18f4620.h: 1836: };
[; ;pic18f4620.h: 1837: } DDRBbits_t;
[; ;pic18f4620.h: 1838: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4620.h: 1922: extern volatile unsigned char TRISC @ 0xF94;
"1924
[; ;pic18f4620.h: 1924: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4620.h: 1927: extern volatile unsigned char DDRC @ 0xF94;
"1929
[; ;pic18f4620.h: 1929: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4620.h: 1932: typedef union {
[; ;pic18f4620.h: 1933: struct {
[; ;pic18f4620.h: 1934: unsigned TRISC0 :1;
[; ;pic18f4620.h: 1935: unsigned TRISC1 :1;
[; ;pic18f4620.h: 1936: unsigned TRISC2 :1;
[; ;pic18f4620.h: 1937: unsigned TRISC3 :1;
[; ;pic18f4620.h: 1938: unsigned TRISC4 :1;
[; ;pic18f4620.h: 1939: unsigned TRISC5 :1;
[; ;pic18f4620.h: 1940: unsigned TRISC6 :1;
[; ;pic18f4620.h: 1941: unsigned TRISC7 :1;
[; ;pic18f4620.h: 1942: };
[; ;pic18f4620.h: 1943: struct {
[; ;pic18f4620.h: 1944: unsigned RC0 :1;
[; ;pic18f4620.h: 1945: unsigned RC1 :1;
[; ;pic18f4620.h: 1946: unsigned RC2 :1;
[; ;pic18f4620.h: 1947: unsigned RC3 :1;
[; ;pic18f4620.h: 1948: unsigned RC4 :1;
[; ;pic18f4620.h: 1949: unsigned RC5 :1;
[; ;pic18f4620.h: 1950: unsigned RC6 :1;
[; ;pic18f4620.h: 1951: unsigned RC7 :1;
[; ;pic18f4620.h: 1952: };
[; ;pic18f4620.h: 1953: } TRISCbits_t;
[; ;pic18f4620.h: 1954: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4620.h: 2037: typedef union {
[; ;pic18f4620.h: 2038: struct {
[; ;pic18f4620.h: 2039: unsigned TRISC0 :1;
[; ;pic18f4620.h: 2040: unsigned TRISC1 :1;
[; ;pic18f4620.h: 2041: unsigned TRISC2 :1;
[; ;pic18f4620.h: 2042: unsigned TRISC3 :1;
[; ;pic18f4620.h: 2043: unsigned TRISC4 :1;
[; ;pic18f4620.h: 2044: unsigned TRISC5 :1;
[; ;pic18f4620.h: 2045: unsigned TRISC6 :1;
[; ;pic18f4620.h: 2046: unsigned TRISC7 :1;
[; ;pic18f4620.h: 2047: };
[; ;pic18f4620.h: 2048: struct {
[; ;pic18f4620.h: 2049: unsigned RC0 :1;
[; ;pic18f4620.h: 2050: unsigned RC1 :1;
[; ;pic18f4620.h: 2051: unsigned RC2 :1;
[; ;pic18f4620.h: 2052: unsigned RC3 :1;
[; ;pic18f4620.h: 2053: unsigned RC4 :1;
[; ;pic18f4620.h: 2054: unsigned RC5 :1;
[; ;pic18f4620.h: 2055: unsigned RC6 :1;
[; ;pic18f4620.h: 2056: unsigned RC7 :1;
[; ;pic18f4620.h: 2057: };
[; ;pic18f4620.h: 2058: } DDRCbits_t;
[; ;pic18f4620.h: 2059: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4620.h: 2143: extern volatile unsigned char TRISD @ 0xF95;
"2145
[; ;pic18f4620.h: 2145: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4620.h: 2148: extern volatile unsigned char DDRD @ 0xF95;
"2150
[; ;pic18f4620.h: 2150: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4620.h: 2153: typedef union {
[; ;pic18f4620.h: 2154: struct {
[; ;pic18f4620.h: 2155: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2156: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2157: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2158: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2159: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2160: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2161: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2162: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2163: };
[; ;pic18f4620.h: 2164: struct {
[; ;pic18f4620.h: 2165: unsigned RD0 :1;
[; ;pic18f4620.h: 2166: unsigned RD1 :1;
[; ;pic18f4620.h: 2167: unsigned RD2 :1;
[; ;pic18f4620.h: 2168: unsigned RD3 :1;
[; ;pic18f4620.h: 2169: unsigned RD4 :1;
[; ;pic18f4620.h: 2170: unsigned RD5 :1;
[; ;pic18f4620.h: 2171: unsigned RD6 :1;
[; ;pic18f4620.h: 2172: unsigned RD7 :1;
[; ;pic18f4620.h: 2173: };
[; ;pic18f4620.h: 2174: } TRISDbits_t;
[; ;pic18f4620.h: 2175: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4620.h: 2258: typedef union {
[; ;pic18f4620.h: 2259: struct {
[; ;pic18f4620.h: 2260: unsigned TRISD0 :1;
[; ;pic18f4620.h: 2261: unsigned TRISD1 :1;
[; ;pic18f4620.h: 2262: unsigned TRISD2 :1;
[; ;pic18f4620.h: 2263: unsigned TRISD3 :1;
[; ;pic18f4620.h: 2264: unsigned TRISD4 :1;
[; ;pic18f4620.h: 2265: unsigned TRISD5 :1;
[; ;pic18f4620.h: 2266: unsigned TRISD6 :1;
[; ;pic18f4620.h: 2267: unsigned TRISD7 :1;
[; ;pic18f4620.h: 2268: };
[; ;pic18f4620.h: 2269: struct {
[; ;pic18f4620.h: 2270: unsigned RD0 :1;
[; ;pic18f4620.h: 2271: unsigned RD1 :1;
[; ;pic18f4620.h: 2272: unsigned RD2 :1;
[; ;pic18f4620.h: 2273: unsigned RD3 :1;
[; ;pic18f4620.h: 2274: unsigned RD4 :1;
[; ;pic18f4620.h: 2275: unsigned RD5 :1;
[; ;pic18f4620.h: 2276: unsigned RD6 :1;
[; ;pic18f4620.h: 2277: unsigned RD7 :1;
[; ;pic18f4620.h: 2278: };
[; ;pic18f4620.h: 2279: } DDRDbits_t;
[; ;pic18f4620.h: 2280: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4620.h: 2364: extern volatile unsigned char TRISE @ 0xF96;
"2366
[; ;pic18f4620.h: 2366: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4620.h: 2369: extern volatile unsigned char DDRE @ 0xF96;
"2371
[; ;pic18f4620.h: 2371: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4620.h: 2374: typedef union {
[; ;pic18f4620.h: 2375: struct {
[; ;pic18f4620.h: 2376: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2377: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2378: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2379: unsigned :1;
[; ;pic18f4620.h: 2380: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2381: unsigned IBOV :1;
[; ;pic18f4620.h: 2382: unsigned OBF :1;
[; ;pic18f4620.h: 2383: unsigned IBF :1;
[; ;pic18f4620.h: 2384: };
[; ;pic18f4620.h: 2385: struct {
[; ;pic18f4620.h: 2386: unsigned RE0 :1;
[; ;pic18f4620.h: 2387: unsigned RE1 :1;
[; ;pic18f4620.h: 2388: unsigned RE2 :1;
[; ;pic18f4620.h: 2389: unsigned RE3 :1;
[; ;pic18f4620.h: 2390: };
[; ;pic18f4620.h: 2391: } TRISEbits_t;
[; ;pic18f4620.h: 2392: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4620.h: 2450: typedef union {
[; ;pic18f4620.h: 2451: struct {
[; ;pic18f4620.h: 2452: unsigned TRISE0 :1;
[; ;pic18f4620.h: 2453: unsigned TRISE1 :1;
[; ;pic18f4620.h: 2454: unsigned TRISE2 :1;
[; ;pic18f4620.h: 2455: unsigned :1;
[; ;pic18f4620.h: 2456: unsigned PSPMODE :1;
[; ;pic18f4620.h: 2457: unsigned IBOV :1;
[; ;pic18f4620.h: 2458: unsigned OBF :1;
[; ;pic18f4620.h: 2459: unsigned IBF :1;
[; ;pic18f4620.h: 2460: };
[; ;pic18f4620.h: 2461: struct {
[; ;pic18f4620.h: 2462: unsigned RE0 :1;
[; ;pic18f4620.h: 2463: unsigned RE1 :1;
[; ;pic18f4620.h: 2464: unsigned RE2 :1;
[; ;pic18f4620.h: 2465: unsigned RE3 :1;
[; ;pic18f4620.h: 2466: };
[; ;pic18f4620.h: 2467: } DDREbits_t;
[; ;pic18f4620.h: 2468: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4620.h: 2527: extern volatile unsigned char OSCTUNE @ 0xF9B;
"2529
[; ;pic18f4620.h: 2529: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4620.h: 2532: typedef union {
[; ;pic18f4620.h: 2533: struct {
[; ;pic18f4620.h: 2534: unsigned TUN :5;
[; ;pic18f4620.h: 2535: unsigned :1;
[; ;pic18f4620.h: 2536: unsigned PLLEN :1;
[; ;pic18f4620.h: 2537: unsigned INTSRC :1;
[; ;pic18f4620.h: 2538: };
[; ;pic18f4620.h: 2539: struct {
[; ;pic18f4620.h: 2540: unsigned TUN0 :1;
[; ;pic18f4620.h: 2541: unsigned TUN1 :1;
[; ;pic18f4620.h: 2542: unsigned TUN2 :1;
[; ;pic18f4620.h: 2543: unsigned TUN3 :1;
[; ;pic18f4620.h: 2544: unsigned TUN4 :1;
[; ;pic18f4620.h: 2545: };
[; ;pic18f4620.h: 2546: } OSCTUNEbits_t;
[; ;pic18f4620.h: 2547: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4620.h: 2591: extern volatile unsigned char PIE1 @ 0xF9D;
"2593
[; ;pic18f4620.h: 2593: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4620.h: 2596: typedef union {
[; ;pic18f4620.h: 2597: struct {
[; ;pic18f4620.h: 2598: unsigned TMR1IE :1;
[; ;pic18f4620.h: 2599: unsigned TMR2IE :1;
[; ;pic18f4620.h: 2600: unsigned CCP1IE :1;
[; ;pic18f4620.h: 2601: unsigned SSPIE :1;
[; ;pic18f4620.h: 2602: unsigned TXIE :1;
[; ;pic18f4620.h: 2603: unsigned RCIE :1;
[; ;pic18f4620.h: 2604: unsigned ADIE :1;
[; ;pic18f4620.h: 2605: unsigned PSPIE :1;
[; ;pic18f4620.h: 2606: };
[; ;pic18f4620.h: 2607: struct {
[; ;pic18f4620.h: 2608: unsigned :5;
[; ;pic18f4620.h: 2609: unsigned RC1IE :1;
[; ;pic18f4620.h: 2610: };
[; ;pic18f4620.h: 2611: struct {
[; ;pic18f4620.h: 2612: unsigned :4;
[; ;pic18f4620.h: 2613: unsigned TX1IE :1;
[; ;pic18f4620.h: 2614: };
[; ;pic18f4620.h: 2615: } PIE1bits_t;
[; ;pic18f4620.h: 2616: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4620.h: 2670: extern volatile unsigned char PIR1 @ 0xF9E;
"2672
[; ;pic18f4620.h: 2672: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4620.h: 2675: typedef union {
[; ;pic18f4620.h: 2676: struct {
[; ;pic18f4620.h: 2677: unsigned TMR1IF :1;
[; ;pic18f4620.h: 2678: unsigned TMR2IF :1;
[; ;pic18f4620.h: 2679: unsigned CCP1IF :1;
[; ;pic18f4620.h: 2680: unsigned SSPIF :1;
[; ;pic18f4620.h: 2681: unsigned TXIF :1;
[; ;pic18f4620.h: 2682: unsigned RCIF :1;
[; ;pic18f4620.h: 2683: unsigned ADIF :1;
[; ;pic18f4620.h: 2684: unsigned PSPIF :1;
[; ;pic18f4620.h: 2685: };
[; ;pic18f4620.h: 2686: struct {
[; ;pic18f4620.h: 2687: unsigned :5;
[; ;pic18f4620.h: 2688: unsigned RC1IF :1;
[; ;pic18f4620.h: 2689: };
[; ;pic18f4620.h: 2690: struct {
[; ;pic18f4620.h: 2691: unsigned :4;
[; ;pic18f4620.h: 2692: unsigned TX1IF :1;
[; ;pic18f4620.h: 2693: };
[; ;pic18f4620.h: 2694: } PIR1bits_t;
[; ;pic18f4620.h: 2695: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4620.h: 2749: extern volatile unsigned char IPR1 @ 0xF9F;
"2751
[; ;pic18f4620.h: 2751: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4620.h: 2754: typedef union {
[; ;pic18f4620.h: 2755: struct {
[; ;pic18f4620.h: 2756: unsigned TMR1IP :1;
[; ;pic18f4620.h: 2757: unsigned TMR2IP :1;
[; ;pic18f4620.h: 2758: unsigned CCP1IP :1;
[; ;pic18f4620.h: 2759: unsigned SSPIP :1;
[; ;pic18f4620.h: 2760: unsigned TXIP :1;
[; ;pic18f4620.h: 2761: unsigned RCIP :1;
[; ;pic18f4620.h: 2762: unsigned ADIP :1;
[; ;pic18f4620.h: 2763: unsigned PSPIP :1;
[; ;pic18f4620.h: 2764: };
[; ;pic18f4620.h: 2765: struct {
[; ;pic18f4620.h: 2766: unsigned :5;
[; ;pic18f4620.h: 2767: unsigned RC1IP :1;
[; ;pic18f4620.h: 2768: };
[; ;pic18f4620.h: 2769: struct {
[; ;pic18f4620.h: 2770: unsigned :4;
[; ;pic18f4620.h: 2771: unsigned TX1IP :1;
[; ;pic18f4620.h: 2772: };
[; ;pic18f4620.h: 2773: } IPR1bits_t;
[; ;pic18f4620.h: 2774: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4620.h: 2828: extern volatile unsigned char PIE2 @ 0xFA0;
"2830
[; ;pic18f4620.h: 2830: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4620.h: 2833: typedef union {
[; ;pic18f4620.h: 2834: struct {
[; ;pic18f4620.h: 2835: unsigned CCP2IE :1;
[; ;pic18f4620.h: 2836: unsigned TMR3IE :1;
[; ;pic18f4620.h: 2837: unsigned HLVDIE :1;
[; ;pic18f4620.h: 2838: unsigned BCLIE :1;
[; ;pic18f4620.h: 2839: unsigned EEIE :1;
[; ;pic18f4620.h: 2840: unsigned :1;
[; ;pic18f4620.h: 2841: unsigned CMIE :1;
[; ;pic18f4620.h: 2842: unsigned OSCFIE :1;
[; ;pic18f4620.h: 2843: };
[; ;pic18f4620.h: 2844: struct {
[; ;pic18f4620.h: 2845: unsigned :2;
[; ;pic18f4620.h: 2846: unsigned LVDIE :1;
[; ;pic18f4620.h: 2847: };
[; ;pic18f4620.h: 2848: } PIE2bits_t;
[; ;pic18f4620.h: 2849: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4620.h: 2893: extern volatile unsigned char PIR2 @ 0xFA1;
"2895
[; ;pic18f4620.h: 2895: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4620.h: 2898: typedef union {
[; ;pic18f4620.h: 2899: struct {
[; ;pic18f4620.h: 2900: unsigned CCP2IF :1;
[; ;pic18f4620.h: 2901: unsigned TMR3IF :1;
[; ;pic18f4620.h: 2902: unsigned HLVDIF :1;
[; ;pic18f4620.h: 2903: unsigned BCLIF :1;
[; ;pic18f4620.h: 2904: unsigned EEIF :1;
[; ;pic18f4620.h: 2905: unsigned :1;
[; ;pic18f4620.h: 2906: unsigned CMIF :1;
[; ;pic18f4620.h: 2907: unsigned OSCFIF :1;
[; ;pic18f4620.h: 2908: };
[; ;pic18f4620.h: 2909: struct {
[; ;pic18f4620.h: 2910: unsigned :2;
[; ;pic18f4620.h: 2911: unsigned LVDIF :1;
[; ;pic18f4620.h: 2912: };
[; ;pic18f4620.h: 2913: } PIR2bits_t;
[; ;pic18f4620.h: 2914: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4620.h: 2958: extern volatile unsigned char IPR2 @ 0xFA2;
"2960
[; ;pic18f4620.h: 2960: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4620.h: 2963: typedef union {
[; ;pic18f4620.h: 2964: struct {
[; ;pic18f4620.h: 2965: unsigned CCP2IP :1;
[; ;pic18f4620.h: 2966: unsigned TMR3IP :1;
[; ;pic18f4620.h: 2967: unsigned HLVDIP :1;
[; ;pic18f4620.h: 2968: unsigned BCLIP :1;
[; ;pic18f4620.h: 2969: unsigned EEIP :1;
[; ;pic18f4620.h: 2970: unsigned :1;
[; ;pic18f4620.h: 2971: unsigned CMIP :1;
[; ;pic18f4620.h: 2972: unsigned OSCFIP :1;
[; ;pic18f4620.h: 2973: };
[; ;pic18f4620.h: 2974: struct {
[; ;pic18f4620.h: 2975: unsigned :2;
[; ;pic18f4620.h: 2976: unsigned LVDIP :1;
[; ;pic18f4620.h: 2977: };
[; ;pic18f4620.h: 2978: } IPR2bits_t;
[; ;pic18f4620.h: 2979: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4620.h: 3023: extern volatile unsigned char EECON1 @ 0xFA6;
"3025
[; ;pic18f4620.h: 3025: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4620.h: 3028: typedef union {
[; ;pic18f4620.h: 3029: struct {
[; ;pic18f4620.h: 3030: unsigned RD :1;
[; ;pic18f4620.h: 3031: unsigned WR :1;
[; ;pic18f4620.h: 3032: unsigned WREN :1;
[; ;pic18f4620.h: 3033: unsigned WRERR :1;
[; ;pic18f4620.h: 3034: unsigned FREE :1;
[; ;pic18f4620.h: 3035: unsigned :1;
[; ;pic18f4620.h: 3036: unsigned CFGS :1;
[; ;pic18f4620.h: 3037: unsigned EEPGD :1;
[; ;pic18f4620.h: 3038: };
[; ;pic18f4620.h: 3039: struct {
[; ;pic18f4620.h: 3040: unsigned :6;
[; ;pic18f4620.h: 3041: unsigned EEFS :1;
[; ;pic18f4620.h: 3042: };
[; ;pic18f4620.h: 3043: } EECON1bits_t;
[; ;pic18f4620.h: 3044: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4620.h: 3088: extern volatile unsigned char EECON2 @ 0xFA7;
"3090
[; ;pic18f4620.h: 3090: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4620.h: 3094: extern volatile unsigned char EEDATA @ 0xFA8;
"3096
[; ;pic18f4620.h: 3096: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4620.h: 3100: extern volatile unsigned char EEADR @ 0xFA9;
"3102
[; ;pic18f4620.h: 3102: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4620.h: 3106: extern volatile unsigned char EEADRH @ 0xFAA;
"3108
[; ;pic18f4620.h: 3108: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f4620.h: 3112: extern volatile unsigned char RCSTA @ 0xFAB;
"3114
[; ;pic18f4620.h: 3114: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4620.h: 3117: extern volatile unsigned char RCSTA1 @ 0xFAB;
"3119
[; ;pic18f4620.h: 3119: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4620.h: 3122: typedef union {
[; ;pic18f4620.h: 3123: struct {
[; ;pic18f4620.h: 3124: unsigned RX9D :1;
[; ;pic18f4620.h: 3125: unsigned OERR :1;
[; ;pic18f4620.h: 3126: unsigned FERR :1;
[; ;pic18f4620.h: 3127: unsigned ADDEN :1;
[; ;pic18f4620.h: 3128: unsigned CREN :1;
[; ;pic18f4620.h: 3129: unsigned SREN :1;
[; ;pic18f4620.h: 3130: unsigned RX9 :1;
[; ;pic18f4620.h: 3131: unsigned SPEN :1;
[; ;pic18f4620.h: 3132: };
[; ;pic18f4620.h: 3133: struct {
[; ;pic18f4620.h: 3134: unsigned :3;
[; ;pic18f4620.h: 3135: unsigned ADEN :1;
[; ;pic18f4620.h: 3136: };
[; ;pic18f4620.h: 3137: struct {
[; ;pic18f4620.h: 3138: unsigned :5;
[; ;pic18f4620.h: 3139: unsigned SRENA :1;
[; ;pic18f4620.h: 3140: };
[; ;pic18f4620.h: 3141: struct {
[; ;pic18f4620.h: 3142: unsigned :6;
[; ;pic18f4620.h: 3143: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3144: };
[; ;pic18f4620.h: 3145: struct {
[; ;pic18f4620.h: 3146: unsigned :6;
[; ;pic18f4620.h: 3147: unsigned RC9 :1;
[; ;pic18f4620.h: 3148: };
[; ;pic18f4620.h: 3149: struct {
[; ;pic18f4620.h: 3150: unsigned RCD8 :1;
[; ;pic18f4620.h: 3151: };
[; ;pic18f4620.h: 3152: } RCSTAbits_t;
[; ;pic18f4620.h: 3153: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4620.h: 3221: typedef union {
[; ;pic18f4620.h: 3222: struct {
[; ;pic18f4620.h: 3223: unsigned RX9D :1;
[; ;pic18f4620.h: 3224: unsigned OERR :1;
[; ;pic18f4620.h: 3225: unsigned FERR :1;
[; ;pic18f4620.h: 3226: unsigned ADDEN :1;
[; ;pic18f4620.h: 3227: unsigned CREN :1;
[; ;pic18f4620.h: 3228: unsigned SREN :1;
[; ;pic18f4620.h: 3229: unsigned RX9 :1;
[; ;pic18f4620.h: 3230: unsigned SPEN :1;
[; ;pic18f4620.h: 3231: };
[; ;pic18f4620.h: 3232: struct {
[; ;pic18f4620.h: 3233: unsigned :3;
[; ;pic18f4620.h: 3234: unsigned ADEN :1;
[; ;pic18f4620.h: 3235: };
[; ;pic18f4620.h: 3236: struct {
[; ;pic18f4620.h: 3237: unsigned :5;
[; ;pic18f4620.h: 3238: unsigned SRENA :1;
[; ;pic18f4620.h: 3239: };
[; ;pic18f4620.h: 3240: struct {
[; ;pic18f4620.h: 3241: unsigned :6;
[; ;pic18f4620.h: 3242: unsigned RC8_9 :1;
[; ;pic18f4620.h: 3243: };
[; ;pic18f4620.h: 3244: struct {
[; ;pic18f4620.h: 3245: unsigned :6;
[; ;pic18f4620.h: 3246: unsigned RC9 :1;
[; ;pic18f4620.h: 3247: };
[; ;pic18f4620.h: 3248: struct {
[; ;pic18f4620.h: 3249: unsigned RCD8 :1;
[; ;pic18f4620.h: 3250: };
[; ;pic18f4620.h: 3251: } RCSTA1bits_t;
[; ;pic18f4620.h: 3252: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4620.h: 3321: extern volatile unsigned char TXSTA @ 0xFAC;
"3323
[; ;pic18f4620.h: 3323: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4620.h: 3326: extern volatile unsigned char TXSTA1 @ 0xFAC;
"3328
[; ;pic18f4620.h: 3328: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4620.h: 3331: typedef union {
[; ;pic18f4620.h: 3332: struct {
[; ;pic18f4620.h: 3333: unsigned TX9D :1;
[; ;pic18f4620.h: 3334: unsigned TRMT :1;
[; ;pic18f4620.h: 3335: unsigned BRGH :1;
[; ;pic18f4620.h: 3336: unsigned SENDB :1;
[; ;pic18f4620.h: 3337: unsigned SYNC :1;
[; ;pic18f4620.h: 3338: unsigned TXEN :1;
[; ;pic18f4620.h: 3339: unsigned TX9 :1;
[; ;pic18f4620.h: 3340: unsigned CSRC :1;
[; ;pic18f4620.h: 3341: };
[; ;pic18f4620.h: 3342: struct {
[; ;pic18f4620.h: 3343: unsigned :2;
[; ;pic18f4620.h: 3344: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3345: };
[; ;pic18f4620.h: 3346: struct {
[; ;pic18f4620.h: 3347: unsigned :7;
[; ;pic18f4620.h: 3348: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3349: };
[; ;pic18f4620.h: 3350: struct {
[; ;pic18f4620.h: 3351: unsigned :3;
[; ;pic18f4620.h: 3352: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3353: };
[; ;pic18f4620.h: 3354: struct {
[; ;pic18f4620.h: 3355: unsigned :4;
[; ;pic18f4620.h: 3356: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3357: };
[; ;pic18f4620.h: 3358: struct {
[; ;pic18f4620.h: 3359: unsigned :1;
[; ;pic18f4620.h: 3360: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3361: };
[; ;pic18f4620.h: 3362: struct {
[; ;pic18f4620.h: 3363: unsigned :6;
[; ;pic18f4620.h: 3364: unsigned TX91 :1;
[; ;pic18f4620.h: 3365: };
[; ;pic18f4620.h: 3366: struct {
[; ;pic18f4620.h: 3367: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3368: };
[; ;pic18f4620.h: 3369: struct {
[; ;pic18f4620.h: 3370: unsigned :5;
[; ;pic18f4620.h: 3371: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3372: };
[; ;pic18f4620.h: 3373: struct {
[; ;pic18f4620.h: 3374: unsigned :6;
[; ;pic18f4620.h: 3375: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3376: };
[; ;pic18f4620.h: 3377: struct {
[; ;pic18f4620.h: 3378: unsigned TXD8 :1;
[; ;pic18f4620.h: 3379: };
[; ;pic18f4620.h: 3380: } TXSTAbits_t;
[; ;pic18f4620.h: 3381: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4620.h: 3474: typedef union {
[; ;pic18f4620.h: 3475: struct {
[; ;pic18f4620.h: 3476: unsigned TX9D :1;
[; ;pic18f4620.h: 3477: unsigned TRMT :1;
[; ;pic18f4620.h: 3478: unsigned BRGH :1;
[; ;pic18f4620.h: 3479: unsigned SENDB :1;
[; ;pic18f4620.h: 3480: unsigned SYNC :1;
[; ;pic18f4620.h: 3481: unsigned TXEN :1;
[; ;pic18f4620.h: 3482: unsigned TX9 :1;
[; ;pic18f4620.h: 3483: unsigned CSRC :1;
[; ;pic18f4620.h: 3484: };
[; ;pic18f4620.h: 3485: struct {
[; ;pic18f4620.h: 3486: unsigned :2;
[; ;pic18f4620.h: 3487: unsigned BRGH1 :1;
[; ;pic18f4620.h: 3488: };
[; ;pic18f4620.h: 3489: struct {
[; ;pic18f4620.h: 3490: unsigned :7;
[; ;pic18f4620.h: 3491: unsigned CSRC1 :1;
[; ;pic18f4620.h: 3492: };
[; ;pic18f4620.h: 3493: struct {
[; ;pic18f4620.h: 3494: unsigned :3;
[; ;pic18f4620.h: 3495: unsigned SENDB1 :1;
[; ;pic18f4620.h: 3496: };
[; ;pic18f4620.h: 3497: struct {
[; ;pic18f4620.h: 3498: unsigned :4;
[; ;pic18f4620.h: 3499: unsigned SYNC1 :1;
[; ;pic18f4620.h: 3500: };
[; ;pic18f4620.h: 3501: struct {
[; ;pic18f4620.h: 3502: unsigned :1;
[; ;pic18f4620.h: 3503: unsigned TRMT1 :1;
[; ;pic18f4620.h: 3504: };
[; ;pic18f4620.h: 3505: struct {
[; ;pic18f4620.h: 3506: unsigned :6;
[; ;pic18f4620.h: 3507: unsigned TX91 :1;
[; ;pic18f4620.h: 3508: };
[; ;pic18f4620.h: 3509: struct {
[; ;pic18f4620.h: 3510: unsigned TX9D1 :1;
[; ;pic18f4620.h: 3511: };
[; ;pic18f4620.h: 3512: struct {
[; ;pic18f4620.h: 3513: unsigned :5;
[; ;pic18f4620.h: 3514: unsigned TXEN1 :1;
[; ;pic18f4620.h: 3515: };
[; ;pic18f4620.h: 3516: struct {
[; ;pic18f4620.h: 3517: unsigned :6;
[; ;pic18f4620.h: 3518: unsigned TX8_9 :1;
[; ;pic18f4620.h: 3519: };
[; ;pic18f4620.h: 3520: struct {
[; ;pic18f4620.h: 3521: unsigned TXD8 :1;
[; ;pic18f4620.h: 3522: };
[; ;pic18f4620.h: 3523: } TXSTA1bits_t;
[; ;pic18f4620.h: 3524: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4620.h: 3618: extern volatile unsigned char TXREG @ 0xFAD;
"3620
[; ;pic18f4620.h: 3620: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4620.h: 3623: extern volatile unsigned char TXREG1 @ 0xFAD;
"3625
[; ;pic18f4620.h: 3625: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4620.h: 3629: extern volatile unsigned char RCREG @ 0xFAE;
"3631
[; ;pic18f4620.h: 3631: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4620.h: 3634: extern volatile unsigned char RCREG1 @ 0xFAE;
"3636
[; ;pic18f4620.h: 3636: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4620.h: 3640: extern volatile unsigned char SPBRG @ 0xFAF;
"3642
[; ;pic18f4620.h: 3642: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4620.h: 3645: extern volatile unsigned char SPBRG1 @ 0xFAF;
"3647
[; ;pic18f4620.h: 3647: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4620.h: 3651: extern volatile unsigned char SPBRGH @ 0xFB0;
"3653
[; ;pic18f4620.h: 3653: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4620.h: 3657: extern volatile unsigned char T3CON @ 0xFB1;
"3659
[; ;pic18f4620.h: 3659: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4620.h: 3662: typedef union {
[; ;pic18f4620.h: 3663: struct {
[; ;pic18f4620.h: 3664: unsigned :2;
[; ;pic18f4620.h: 3665: unsigned NOT_T3SYNC :1;
[; ;pic18f4620.h: 3666: };
[; ;pic18f4620.h: 3667: struct {
[; ;pic18f4620.h: 3668: unsigned TMR3ON :1;
[; ;pic18f4620.h: 3669: unsigned TMR3CS :1;
[; ;pic18f4620.h: 3670: unsigned nT3SYNC :1;
[; ;pic18f4620.h: 3671: unsigned T3CCP1 :1;
[; ;pic18f4620.h: 3672: unsigned T3CKPS :2;
[; ;pic18f4620.h: 3673: unsigned T3CCP2 :1;
[; ;pic18f4620.h: 3674: unsigned RD16 :1;
[; ;pic18f4620.h: 3675: };
[; ;pic18f4620.h: 3676: struct {
[; ;pic18f4620.h: 3677: unsigned :2;
[; ;pic18f4620.h: 3678: unsigned T3SYNC :1;
[; ;pic18f4620.h: 3679: unsigned :1;
[; ;pic18f4620.h: 3680: unsigned T3CKPS0 :1;
[; ;pic18f4620.h: 3681: unsigned T3CKPS1 :1;
[; ;pic18f4620.h: 3682: };
[; ;pic18f4620.h: 3683: struct {
[; ;pic18f4620.h: 3684: unsigned :7;
[; ;pic18f4620.h: 3685: unsigned RD163 :1;
[; ;pic18f4620.h: 3686: };
[; ;pic18f4620.h: 3687: struct {
[; ;pic18f4620.h: 3688: unsigned :3;
[; ;pic18f4620.h: 3689: unsigned SOSCEN3 :1;
[; ;pic18f4620.h: 3690: };
[; ;pic18f4620.h: 3691: struct {
[; ;pic18f4620.h: 3692: unsigned :7;
[; ;pic18f4620.h: 3693: unsigned T3RD16 :1;
[; ;pic18f4620.h: 3694: };
[; ;pic18f4620.h: 3695: } T3CONbits_t;
[; ;pic18f4620.h: 3696: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4620.h: 3770: extern volatile unsigned short TMR3 @ 0xFB2;
"3772
[; ;pic18f4620.h: 3772: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4620.h: 3776: extern volatile unsigned char TMR3L @ 0xFB2;
"3778
[; ;pic18f4620.h: 3778: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4620.h: 3782: extern volatile unsigned char TMR3H @ 0xFB3;
"3784
[; ;pic18f4620.h: 3784: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4620.h: 3788: extern volatile unsigned char CMCON @ 0xFB4;
"3790
[; ;pic18f4620.h: 3790: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4620.h: 3793: typedef union {
[; ;pic18f4620.h: 3794: struct {
[; ;pic18f4620.h: 3795: unsigned CM :3;
[; ;pic18f4620.h: 3796: unsigned CIS :1;
[; ;pic18f4620.h: 3797: unsigned C1INV :1;
[; ;pic18f4620.h: 3798: unsigned C2INV :1;
[; ;pic18f4620.h: 3799: unsigned C1OUT :1;
[; ;pic18f4620.h: 3800: unsigned C2OUT :1;
[; ;pic18f4620.h: 3801: };
[; ;pic18f4620.h: 3802: struct {
[; ;pic18f4620.h: 3803: unsigned CM0 :1;
[; ;pic18f4620.h: 3804: unsigned CM1 :1;
[; ;pic18f4620.h: 3805: unsigned CM2 :1;
[; ;pic18f4620.h: 3806: };
[; ;pic18f4620.h: 3807: struct {
[; ;pic18f4620.h: 3808: unsigned CMEN0 :1;
[; ;pic18f4620.h: 3809: };
[; ;pic18f4620.h: 3810: struct {
[; ;pic18f4620.h: 3811: unsigned :1;
[; ;pic18f4620.h: 3812: unsigned CMEN1 :1;
[; ;pic18f4620.h: 3813: };
[; ;pic18f4620.h: 3814: struct {
[; ;pic18f4620.h: 3815: unsigned :2;
[; ;pic18f4620.h: 3816: unsigned CMEN2 :1;
[; ;pic18f4620.h: 3817: };
[; ;pic18f4620.h: 3818: } CMCONbits_t;
[; ;pic18f4620.h: 3819: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4620.h: 3883: extern volatile unsigned char CVRCON @ 0xFB5;
"3885
[; ;pic18f4620.h: 3885: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4620.h: 3888: typedef union {
[; ;pic18f4620.h: 3889: struct {
[; ;pic18f4620.h: 3890: unsigned CVR :4;
[; ;pic18f4620.h: 3891: unsigned CVRSS :1;
[; ;pic18f4620.h: 3892: unsigned CVRR :1;
[; ;pic18f4620.h: 3893: unsigned CVROE :1;
[; ;pic18f4620.h: 3894: unsigned CVREN :1;
[; ;pic18f4620.h: 3895: };
[; ;pic18f4620.h: 3896: struct {
[; ;pic18f4620.h: 3897: unsigned CVR0 :1;
[; ;pic18f4620.h: 3898: unsigned CVR1 :1;
[; ;pic18f4620.h: 3899: unsigned CVR2 :1;
[; ;pic18f4620.h: 3900: unsigned CVR3 :1;
[; ;pic18f4620.h: 3901: };
[; ;pic18f4620.h: 3902: struct {
[; ;pic18f4620.h: 3903: unsigned :6;
[; ;pic18f4620.h: 3904: unsigned CVROEN :1;
[; ;pic18f4620.h: 3905: };
[; ;pic18f4620.h: 3906: } CVRCONbits_t;
[; ;pic18f4620.h: 3907: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4620.h: 3961: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3963
[; ;pic18f4620.h: 3963: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4620.h: 3966: typedef union {
[; ;pic18f4620.h: 3967: struct {
[; ;pic18f4620.h: 3968: unsigned PSSBD :2;
[; ;pic18f4620.h: 3969: unsigned PSSAC :2;
[; ;pic18f4620.h: 3970: unsigned ECCPAS :3;
[; ;pic18f4620.h: 3971: unsigned ECCPASE :1;
[; ;pic18f4620.h: 3972: };
[; ;pic18f4620.h: 3973: struct {
[; ;pic18f4620.h: 3974: unsigned PSSBD0 :1;
[; ;pic18f4620.h: 3975: unsigned PSSBD1 :1;
[; ;pic18f4620.h: 3976: unsigned PSSAC0 :1;
[; ;pic18f4620.h: 3977: unsigned PSSAC1 :1;
[; ;pic18f4620.h: 3978: unsigned ECCPAS0 :1;
[; ;pic18f4620.h: 3979: unsigned ECCPAS1 :1;
[; ;pic18f4620.h: 3980: unsigned ECCPAS2 :1;
[; ;pic18f4620.h: 3981: };
[; ;pic18f4620.h: 3982: } ECCP1ASbits_t;
[; ;pic18f4620.h: 3983: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4620.h: 4042: extern volatile unsigned char PWM1CON @ 0xFB7;
"4044
[; ;pic18f4620.h: 4044: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4620.h: 4047: typedef union {
[; ;pic18f4620.h: 4048: struct {
[; ;pic18f4620.h: 4049: unsigned PDC :7;
[; ;pic18f4620.h: 4050: unsigned PRSEN :1;
[; ;pic18f4620.h: 4051: };
[; ;pic18f4620.h: 4052: struct {
[; ;pic18f4620.h: 4053: unsigned PDC0 :1;
[; ;pic18f4620.h: 4054: unsigned PDC1 :1;
[; ;pic18f4620.h: 4055: unsigned PDC2 :1;
[; ;pic18f4620.h: 4056: unsigned PDC3 :1;
[; ;pic18f4620.h: 4057: unsigned PDC4 :1;
[; ;pic18f4620.h: 4058: unsigned PDC5 :1;
[; ;pic18f4620.h: 4059: unsigned PDC6 :1;
[; ;pic18f4620.h: 4060: };
[; ;pic18f4620.h: 4061: } PWM1CONbits_t;
[; ;pic18f4620.h: 4062: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f4620.h: 4111: extern volatile unsigned char BAUDCON @ 0xFB8;
"4113
[; ;pic18f4620.h: 4113: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4620.h: 4116: extern volatile unsigned char BAUDCTL @ 0xFB8;
"4118
[; ;pic18f4620.h: 4118: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4620.h: 4121: typedef union {
[; ;pic18f4620.h: 4122: struct {
[; ;pic18f4620.h: 4123: unsigned ABDEN :1;
[; ;pic18f4620.h: 4124: unsigned WUE :1;
[; ;pic18f4620.h: 4125: unsigned :1;
[; ;pic18f4620.h: 4126: unsigned BRG16 :1;
[; ;pic18f4620.h: 4127: unsigned TXCKP :1;
[; ;pic18f4620.h: 4128: unsigned RXDTP :1;
[; ;pic18f4620.h: 4129: unsigned RCIDL :1;
[; ;pic18f4620.h: 4130: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4131: };
[; ;pic18f4620.h: 4132: struct {
[; ;pic18f4620.h: 4133: unsigned :4;
[; ;pic18f4620.h: 4134: unsigned SCKP :1;
[; ;pic18f4620.h: 4135: unsigned RXCKP :1;
[; ;pic18f4620.h: 4136: unsigned RCMT :1;
[; ;pic18f4620.h: 4137: };
[; ;pic18f4620.h: 4138: struct {
[; ;pic18f4620.h: 4139: unsigned :1;
[; ;pic18f4620.h: 4140: unsigned W4E :1;
[; ;pic18f4620.h: 4141: };
[; ;pic18f4620.h: 4142: } BAUDCONbits_t;
[; ;pic18f4620.h: 4143: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4620.h: 4201: typedef union {
[; ;pic18f4620.h: 4202: struct {
[; ;pic18f4620.h: 4203: unsigned ABDEN :1;
[; ;pic18f4620.h: 4204: unsigned WUE :1;
[; ;pic18f4620.h: 4205: unsigned :1;
[; ;pic18f4620.h: 4206: unsigned BRG16 :1;
[; ;pic18f4620.h: 4207: unsigned TXCKP :1;
[; ;pic18f4620.h: 4208: unsigned RXDTP :1;
[; ;pic18f4620.h: 4209: unsigned RCIDL :1;
[; ;pic18f4620.h: 4210: unsigned ABDOVF :1;
[; ;pic18f4620.h: 4211: };
[; ;pic18f4620.h: 4212: struct {
[; ;pic18f4620.h: 4213: unsigned :4;
[; ;pic18f4620.h: 4214: unsigned SCKP :1;
[; ;pic18f4620.h: 4215: unsigned RXCKP :1;
[; ;pic18f4620.h: 4216: unsigned RCMT :1;
[; ;pic18f4620.h: 4217: };
[; ;pic18f4620.h: 4218: struct {
[; ;pic18f4620.h: 4219: unsigned :1;
[; ;pic18f4620.h: 4220: unsigned W4E :1;
[; ;pic18f4620.h: 4221: };
[; ;pic18f4620.h: 4222: } BAUDCTLbits_t;
[; ;pic18f4620.h: 4223: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4620.h: 4282: extern volatile unsigned char CCP2CON @ 0xFBA;
"4284
[; ;pic18f4620.h: 4284: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4620.h: 4287: typedef union {
[; ;pic18f4620.h: 4288: struct {
[; ;pic18f4620.h: 4289: unsigned CCP2M :4;
[; ;pic18f4620.h: 4290: unsigned DC2B :2;
[; ;pic18f4620.h: 4291: };
[; ;pic18f4620.h: 4292: struct {
[; ;pic18f4620.h: 4293: unsigned CCP2M0 :1;
[; ;pic18f4620.h: 4294: unsigned CCP2M1 :1;
[; ;pic18f4620.h: 4295: unsigned CCP2M2 :1;
[; ;pic18f4620.h: 4296: unsigned CCP2M3 :1;
[; ;pic18f4620.h: 4297: unsigned CCP2Y :1;
[; ;pic18f4620.h: 4298: unsigned CCP2X :1;
[; ;pic18f4620.h: 4299: };
[; ;pic18f4620.h: 4300: struct {
[; ;pic18f4620.h: 4301: unsigned :4;
[; ;pic18f4620.h: 4302: unsigned DC2B0 :1;
[; ;pic18f4620.h: 4303: unsigned DC2B1 :1;
[; ;pic18f4620.h: 4304: };
[; ;pic18f4620.h: 4305: } CCP2CONbits_t;
[; ;pic18f4620.h: 4306: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4620.h: 4360: extern volatile unsigned short CCPR2 @ 0xFBB;
"4362
[; ;pic18f4620.h: 4362: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4620.h: 4366: extern volatile unsigned char CCPR2L @ 0xFBB;
"4368
[; ;pic18f4620.h: 4368: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4620.h: 4372: extern volatile unsigned char CCPR2H @ 0xFBC;
"4374
[; ;pic18f4620.h: 4374: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4620.h: 4378: extern volatile unsigned char CCP1CON @ 0xFBD;
"4380
[; ;pic18f4620.h: 4380: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4620.h: 4383: typedef union {
[; ;pic18f4620.h: 4384: struct {
[; ;pic18f4620.h: 4385: unsigned CCP1M :4;
[; ;pic18f4620.h: 4386: unsigned DC1B :2;
[; ;pic18f4620.h: 4387: unsigned P1M :2;
[; ;pic18f4620.h: 4388: };
[; ;pic18f4620.h: 4389: struct {
[; ;pic18f4620.h: 4390: unsigned CCP1M0 :1;
[; ;pic18f4620.h: 4391: unsigned CCP1M1 :1;
[; ;pic18f4620.h: 4392: unsigned CCP1M2 :1;
[; ;pic18f4620.h: 4393: unsigned CCP1M3 :1;
[; ;pic18f4620.h: 4394: unsigned CCP1Y :1;
[; ;pic18f4620.h: 4395: unsigned CCP1X :1;
[; ;pic18f4620.h: 4396: unsigned P1M0 :1;
[; ;pic18f4620.h: 4397: unsigned P1M1 :1;
[; ;pic18f4620.h: 4398: };
[; ;pic18f4620.h: 4399: struct {
[; ;pic18f4620.h: 4400: unsigned :4;
[; ;pic18f4620.h: 4401: unsigned DC1B0 :1;
[; ;pic18f4620.h: 4402: unsigned DC1B1 :1;
[; ;pic18f4620.h: 4403: };
[; ;pic18f4620.h: 4404: } CCP1CONbits_t;
[; ;pic18f4620.h: 4405: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4620.h: 4474: extern volatile unsigned short CCPR1 @ 0xFBE;
"4476
[; ;pic18f4620.h: 4476: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4620.h: 4480: extern volatile unsigned char CCPR1L @ 0xFBE;
"4482
[; ;pic18f4620.h: 4482: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4620.h: 4486: extern volatile unsigned char CCPR1H @ 0xFBF;
"4488
[; ;pic18f4620.h: 4488: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4620.h: 4492: extern volatile unsigned char ADCON2 @ 0xFC0;
"4494
[; ;pic18f4620.h: 4494: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4620.h: 4497: typedef union {
[; ;pic18f4620.h: 4498: struct {
[; ;pic18f4620.h: 4499: unsigned ADCS :3;
[; ;pic18f4620.h: 4500: unsigned ACQT :3;
[; ;pic18f4620.h: 4501: unsigned :1;
[; ;pic18f4620.h: 4502: unsigned ADFM :1;
[; ;pic18f4620.h: 4503: };
[; ;pic18f4620.h: 4504: struct {
[; ;pic18f4620.h: 4505: unsigned ADCS0 :1;
[; ;pic18f4620.h: 4506: unsigned ADCS1 :1;
[; ;pic18f4620.h: 4507: unsigned ADCS2 :1;
[; ;pic18f4620.h: 4508: unsigned ACQT0 :1;
[; ;pic18f4620.h: 4509: unsigned ACQT1 :1;
[; ;pic18f4620.h: 4510: unsigned ACQT2 :1;
[; ;pic18f4620.h: 4511: };
[; ;pic18f4620.h: 4512: } ADCON2bits_t;
[; ;pic18f4620.h: 4513: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4620.h: 4562: extern volatile unsigned char ADCON1 @ 0xFC1;
"4564
[; ;pic18f4620.h: 4564: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4620.h: 4567: typedef union {
[; ;pic18f4620.h: 4568: struct {
[; ;pic18f4620.h: 4569: unsigned PCFG :4;
[; ;pic18f4620.h: 4570: unsigned VCFG :2;
[; ;pic18f4620.h: 4571: };
[; ;pic18f4620.h: 4572: struct {
[; ;pic18f4620.h: 4573: unsigned PCFG0 :1;
[; ;pic18f4620.h: 4574: unsigned PCFG1 :1;
[; ;pic18f4620.h: 4575: unsigned PCFG2 :1;
[; ;pic18f4620.h: 4576: unsigned PCFG3 :1;
[; ;pic18f4620.h: 4577: unsigned VCFG0 :1;
[; ;pic18f4620.h: 4578: unsigned VCFG1 :1;
[; ;pic18f4620.h: 4579: };
[; ;pic18f4620.h: 4580: struct {
[; ;pic18f4620.h: 4581: unsigned :3;
[; ;pic18f4620.h: 4582: unsigned CHSN3 :1;
[; ;pic18f4620.h: 4583: };
[; ;pic18f4620.h: 4584: struct {
[; ;pic18f4620.h: 4585: unsigned :4;
[; ;pic18f4620.h: 4586: unsigned VCFG01 :1;
[; ;pic18f4620.h: 4587: };
[; ;pic18f4620.h: 4588: struct {
[; ;pic18f4620.h: 4589: unsigned :5;
[; ;pic18f4620.h: 4590: unsigned VCFG11 :1;
[; ;pic18f4620.h: 4591: };
[; ;pic18f4620.h: 4592: } ADCON1bits_t;
[; ;pic18f4620.h: 4593: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4620.h: 4652: extern volatile unsigned char ADCON0 @ 0xFC2;
"4654
[; ;pic18f4620.h: 4654: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4620.h: 4657: typedef union {
[; ;pic18f4620.h: 4658: struct {
[; ;pic18f4620.h: 4659: unsigned :1;
[; ;pic18f4620.h: 4660: unsigned GO_NOT_DONE :1;
[; ;pic18f4620.h: 4661: };
[; ;pic18f4620.h: 4662: struct {
[; ;pic18f4620.h: 4663: unsigned ADON :1;
[; ;pic18f4620.h: 4664: unsigned GO_nDONE :1;
[; ;pic18f4620.h: 4665: unsigned CHS :4;
[; ;pic18f4620.h: 4666: };
[; ;pic18f4620.h: 4667: struct {
[; ;pic18f4620.h: 4668: unsigned :1;
[; ;pic18f4620.h: 4669: unsigned GO :1;
[; ;pic18f4620.h: 4670: unsigned CHS0 :1;
[; ;pic18f4620.h: 4671: unsigned CHS1 :1;
[; ;pic18f4620.h: 4672: unsigned CHS2 :1;
[; ;pic18f4620.h: 4673: unsigned CHS3 :1;
[; ;pic18f4620.h: 4674: };
[; ;pic18f4620.h: 4675: struct {
[; ;pic18f4620.h: 4676: unsigned :1;
[; ;pic18f4620.h: 4677: unsigned DONE :1;
[; ;pic18f4620.h: 4678: };
[; ;pic18f4620.h: 4679: struct {
[; ;pic18f4620.h: 4680: unsigned :1;
[; ;pic18f4620.h: 4681: unsigned NOT_DONE :1;
[; ;pic18f4620.h: 4682: };
[; ;pic18f4620.h: 4683: struct {
[; ;pic18f4620.h: 4684: unsigned :1;
[; ;pic18f4620.h: 4685: unsigned nDONE :1;
[; ;pic18f4620.h: 4686: };
[; ;pic18f4620.h: 4687: struct {
[; ;pic18f4620.h: 4688: unsigned :1;
[; ;pic18f4620.h: 4689: unsigned GO_DONE :1;
[; ;pic18f4620.h: 4690: };
[; ;pic18f4620.h: 4691: struct {
[; ;pic18f4620.h: 4692: unsigned :1;
[; ;pic18f4620.h: 4693: unsigned GODONE :1;
[; ;pic18f4620.h: 4694: };
[; ;pic18f4620.h: 4695: } ADCON0bits_t;
[; ;pic18f4620.h: 4696: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4620.h: 4770: extern volatile unsigned short ADRES @ 0xFC3;
"4772
[; ;pic18f4620.h: 4772: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4620.h: 4776: extern volatile unsigned char ADRESL @ 0xFC3;
"4778
[; ;pic18f4620.h: 4778: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4620.h: 4782: extern volatile unsigned char ADRESH @ 0xFC4;
"4784
[; ;pic18f4620.h: 4784: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4620.h: 4788: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4790
[; ;pic18f4620.h: 4790: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4620.h: 4793: typedef union {
[; ;pic18f4620.h: 4794: struct {
[; ;pic18f4620.h: 4795: unsigned SEN :1;
[; ;pic18f4620.h: 4796: unsigned RSEN :1;
[; ;pic18f4620.h: 4797: unsigned PEN :1;
[; ;pic18f4620.h: 4798: unsigned RCEN :1;
[; ;pic18f4620.h: 4799: unsigned ACKEN :1;
[; ;pic18f4620.h: 4800: unsigned ACKDT :1;
[; ;pic18f4620.h: 4801: unsigned ACKSTAT :1;
[; ;pic18f4620.h: 4802: unsigned GCEN :1;
[; ;pic18f4620.h: 4803: };
[; ;pic18f4620.h: 4804: } SSPCON2bits_t;
[; ;pic18f4620.h: 4805: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4620.h: 4849: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4851
[; ;pic18f4620.h: 4851: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4620.h: 4854: typedef union {
[; ;pic18f4620.h: 4855: struct {
[; ;pic18f4620.h: 4856: unsigned SSPM :4;
[; ;pic18f4620.h: 4857: unsigned CKP :1;
[; ;pic18f4620.h: 4858: unsigned SSPEN :1;
[; ;pic18f4620.h: 4859: unsigned SSPOV :1;
[; ;pic18f4620.h: 4860: unsigned WCOL :1;
[; ;pic18f4620.h: 4861: };
[; ;pic18f4620.h: 4862: struct {
[; ;pic18f4620.h: 4863: unsigned SSPM0 :1;
[; ;pic18f4620.h: 4864: unsigned SSPM1 :1;
[; ;pic18f4620.h: 4865: unsigned SSPM2 :1;
[; ;pic18f4620.h: 4866: unsigned SSPM3 :1;
[; ;pic18f4620.h: 4867: };
[; ;pic18f4620.h: 4868: } SSPCON1bits_t;
[; ;pic18f4620.h: 4869: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4620.h: 4918: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4920
[; ;pic18f4620.h: 4920: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4620.h: 4923: typedef union {
[; ;pic18f4620.h: 4924: struct {
[; ;pic18f4620.h: 4925: unsigned :2;
[; ;pic18f4620.h: 4926: unsigned R_NOT_W :1;
[; ;pic18f4620.h: 4927: };
[; ;pic18f4620.h: 4928: struct {
[; ;pic18f4620.h: 4929: unsigned :5;
[; ;pic18f4620.h: 4930: unsigned D_NOT_A :1;
[; ;pic18f4620.h: 4931: };
[; ;pic18f4620.h: 4932: struct {
[; ;pic18f4620.h: 4933: unsigned BF :1;
[; ;pic18f4620.h: 4934: unsigned UA :1;
[; ;pic18f4620.h: 4935: unsigned R_nW :1;
[; ;pic18f4620.h: 4936: unsigned S :1;
[; ;pic18f4620.h: 4937: unsigned P :1;
[; ;pic18f4620.h: 4938: unsigned D_nA :1;
[; ;pic18f4620.h: 4939: unsigned CKE :1;
[; ;pic18f4620.h: 4940: unsigned SMP :1;
[; ;pic18f4620.h: 4941: };
[; ;pic18f4620.h: 4942: struct {
[; ;pic18f4620.h: 4943: unsigned :2;
[; ;pic18f4620.h: 4944: unsigned R :1;
[; ;pic18f4620.h: 4945: unsigned :2;
[; ;pic18f4620.h: 4946: unsigned D :1;
[; ;pic18f4620.h: 4947: };
[; ;pic18f4620.h: 4948: struct {
[; ;pic18f4620.h: 4949: unsigned :2;
[; ;pic18f4620.h: 4950: unsigned W :1;
[; ;pic18f4620.h: 4951: unsigned :2;
[; ;pic18f4620.h: 4952: unsigned A :1;
[; ;pic18f4620.h: 4953: };
[; ;pic18f4620.h: 4954: struct {
[; ;pic18f4620.h: 4955: unsigned :2;
[; ;pic18f4620.h: 4956: unsigned nW :1;
[; ;pic18f4620.h: 4957: unsigned :2;
[; ;pic18f4620.h: 4958: unsigned nA :1;
[; ;pic18f4620.h: 4959: };
[; ;pic18f4620.h: 4960: struct {
[; ;pic18f4620.h: 4961: unsigned :2;
[; ;pic18f4620.h: 4962: unsigned R_W :1;
[; ;pic18f4620.h: 4963: unsigned :2;
[; ;pic18f4620.h: 4964: unsigned D_A :1;
[; ;pic18f4620.h: 4965: };
[; ;pic18f4620.h: 4966: struct {
[; ;pic18f4620.h: 4967: unsigned :2;
[; ;pic18f4620.h: 4968: unsigned NOT_WRITE :1;
[; ;pic18f4620.h: 4969: };
[; ;pic18f4620.h: 4970: struct {
[; ;pic18f4620.h: 4971: unsigned :5;
[; ;pic18f4620.h: 4972: unsigned NOT_ADDRESS :1;
[; ;pic18f4620.h: 4973: };
[; ;pic18f4620.h: 4974: struct {
[; ;pic18f4620.h: 4975: unsigned :2;
[; ;pic18f4620.h: 4976: unsigned nWRITE :1;
[; ;pic18f4620.h: 4977: unsigned :2;
[; ;pic18f4620.h: 4978: unsigned nADDRESS :1;
[; ;pic18f4620.h: 4979: };
[; ;pic18f4620.h: 4980: struct {
[; ;pic18f4620.h: 4981: unsigned :5;
[; ;pic18f4620.h: 4982: unsigned DA :1;
[; ;pic18f4620.h: 4983: };
[; ;pic18f4620.h: 4984: struct {
[; ;pic18f4620.h: 4985: unsigned :2;
[; ;pic18f4620.h: 4986: unsigned RW :1;
[; ;pic18f4620.h: 4987: };
[; ;pic18f4620.h: 4988: struct {
[; ;pic18f4620.h: 4989: unsigned :3;
[; ;pic18f4620.h: 4990: unsigned START :1;
[; ;pic18f4620.h: 4991: };
[; ;pic18f4620.h: 4992: struct {
[; ;pic18f4620.h: 4993: unsigned :4;
[; ;pic18f4620.h: 4994: unsigned STOP :1;
[; ;pic18f4620.h: 4995: };
[; ;pic18f4620.h: 4996: struct {
[; ;pic18f4620.h: 4997: unsigned :2;
[; ;pic18f4620.h: 4998: unsigned NOT_W :1;
[; ;pic18f4620.h: 4999: };
[; ;pic18f4620.h: 5000: struct {
[; ;pic18f4620.h: 5001: unsigned :5;
[; ;pic18f4620.h: 5002: unsigned NOT_A :1;
[; ;pic18f4620.h: 5003: };
[; ;pic18f4620.h: 5004: } SSPSTATbits_t;
[; ;pic18f4620.h: 5005: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4620.h: 5149: extern volatile unsigned char SSPADD @ 0xFC8;
"5151
[; ;pic18f4620.h: 5151: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4620.h: 5155: extern volatile unsigned char SSPBUF @ 0xFC9;
"5157
[; ;pic18f4620.h: 5157: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4620.h: 5161: extern volatile unsigned char T2CON @ 0xFCA;
"5163
[; ;pic18f4620.h: 5163: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4620.h: 5166: typedef union {
[; ;pic18f4620.h: 5167: struct {
[; ;pic18f4620.h: 5168: unsigned T2CKPS :2;
[; ;pic18f4620.h: 5169: unsigned TMR2ON :1;
[; ;pic18f4620.h: 5170: unsigned TOUTPS :4;
[; ;pic18f4620.h: 5171: };
[; ;pic18f4620.h: 5172: struct {
[; ;pic18f4620.h: 5173: unsigned T2CKPS0 :1;
[; ;pic18f4620.h: 5174: unsigned T2CKPS1 :1;
[; ;pic18f4620.h: 5175: unsigned :1;
[; ;pic18f4620.h: 5176: unsigned T2OUTPS0 :1;
[; ;pic18f4620.h: 5177: unsigned T2OUTPS1 :1;
[; ;pic18f4620.h: 5178: unsigned T2OUTPS2 :1;
[; ;pic18f4620.h: 5179: unsigned T2OUTPS3 :1;
[; ;pic18f4620.h: 5180: };
[; ;pic18f4620.h: 5181: } T2CONbits_t;
[; ;pic18f4620.h: 5182: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4620.h: 5231: extern volatile unsigned char PR2 @ 0xFCB;
"5233
[; ;pic18f4620.h: 5233: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4620.h: 5236: extern volatile unsigned char MEMCON @ 0xFCB;
"5238
[; ;pic18f4620.h: 5238: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4620.h: 5241: typedef union {
[; ;pic18f4620.h: 5242: struct {
[; ;pic18f4620.h: 5243: unsigned :7;
[; ;pic18f4620.h: 5244: unsigned EBDIS :1;
[; ;pic18f4620.h: 5245: };
[; ;pic18f4620.h: 5246: struct {
[; ;pic18f4620.h: 5247: unsigned :4;
[; ;pic18f4620.h: 5248: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5249: };
[; ;pic18f4620.h: 5250: struct {
[; ;pic18f4620.h: 5251: unsigned :5;
[; ;pic18f4620.h: 5252: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5253: };
[; ;pic18f4620.h: 5254: struct {
[; ;pic18f4620.h: 5255: unsigned WM0 :1;
[; ;pic18f4620.h: 5256: };
[; ;pic18f4620.h: 5257: struct {
[; ;pic18f4620.h: 5258: unsigned :1;
[; ;pic18f4620.h: 5259: unsigned WM1 :1;
[; ;pic18f4620.h: 5260: };
[; ;pic18f4620.h: 5261: } PR2bits_t;
[; ;pic18f4620.h: 5262: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4620.h: 5290: typedef union {
[; ;pic18f4620.h: 5291: struct {
[; ;pic18f4620.h: 5292: unsigned :7;
[; ;pic18f4620.h: 5293: unsigned EBDIS :1;
[; ;pic18f4620.h: 5294: };
[; ;pic18f4620.h: 5295: struct {
[; ;pic18f4620.h: 5296: unsigned :4;
[; ;pic18f4620.h: 5297: unsigned WAIT0 :1;
[; ;pic18f4620.h: 5298: };
[; ;pic18f4620.h: 5299: struct {
[; ;pic18f4620.h: 5300: unsigned :5;
[; ;pic18f4620.h: 5301: unsigned WAIT1 :1;
[; ;pic18f4620.h: 5302: };
[; ;pic18f4620.h: 5303: struct {
[; ;pic18f4620.h: 5304: unsigned WM0 :1;
[; ;pic18f4620.h: 5305: };
[; ;pic18f4620.h: 5306: struct {
[; ;pic18f4620.h: 5307: unsigned :1;
[; ;pic18f4620.h: 5308: unsigned WM1 :1;
[; ;pic18f4620.h: 5309: };
[; ;pic18f4620.h: 5310: } MEMCONbits_t;
[; ;pic18f4620.h: 5311: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4620.h: 5340: extern volatile unsigned char TMR2 @ 0xFCC;
"5342
[; ;pic18f4620.h: 5342: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4620.h: 5346: extern volatile unsigned char T1CON @ 0xFCD;
"5348
[; ;pic18f4620.h: 5348: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4620.h: 5351: typedef union {
[; ;pic18f4620.h: 5352: struct {
[; ;pic18f4620.h: 5353: unsigned :2;
[; ;pic18f4620.h: 5354: unsigned NOT_T1SYNC :1;
[; ;pic18f4620.h: 5355: };
[; ;pic18f4620.h: 5356: struct {
[; ;pic18f4620.h: 5357: unsigned TMR1ON :1;
[; ;pic18f4620.h: 5358: unsigned TMR1CS :1;
[; ;pic18f4620.h: 5359: unsigned nT1SYNC :1;
[; ;pic18f4620.h: 5360: unsigned T1OSCEN :1;
[; ;pic18f4620.h: 5361: unsigned T1CKPS :2;
[; ;pic18f4620.h: 5362: unsigned T1RUN :1;
[; ;pic18f4620.h: 5363: unsigned RD16 :1;
[; ;pic18f4620.h: 5364: };
[; ;pic18f4620.h: 5365: struct {
[; ;pic18f4620.h: 5366: unsigned :2;
[; ;pic18f4620.h: 5367: unsigned T1SYNC :1;
[; ;pic18f4620.h: 5368: unsigned :1;
[; ;pic18f4620.h: 5369: unsigned T1CKPS0 :1;
[; ;pic18f4620.h: 5370: unsigned T1CKPS1 :1;
[; ;pic18f4620.h: 5371: };
[; ;pic18f4620.h: 5372: struct {
[; ;pic18f4620.h: 5373: unsigned :3;
[; ;pic18f4620.h: 5374: unsigned SOSCEN :1;
[; ;pic18f4620.h: 5375: };
[; ;pic18f4620.h: 5376: struct {
[; ;pic18f4620.h: 5377: unsigned :7;
[; ;pic18f4620.h: 5378: unsigned T1RD16 :1;
[; ;pic18f4620.h: 5379: };
[; ;pic18f4620.h: 5380: } T1CONbits_t;
[; ;pic18f4620.h: 5381: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4620.h: 5450: extern volatile unsigned short TMR1 @ 0xFCE;
"5452
[; ;pic18f4620.h: 5452: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4620.h: 5456: extern volatile unsigned char TMR1L @ 0xFCE;
"5458
[; ;pic18f4620.h: 5458: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4620.h: 5462: extern volatile unsigned char TMR1H @ 0xFCF;
"5464
[; ;pic18f4620.h: 5464: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4620.h: 5468: extern volatile unsigned char RCON @ 0xFD0;
"5470
[; ;pic18f4620.h: 5470: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4620.h: 5473: typedef union {
[; ;pic18f4620.h: 5474: struct {
[; ;pic18f4620.h: 5475: unsigned NOT_BOR :1;
[; ;pic18f4620.h: 5476: };
[; ;pic18f4620.h: 5477: struct {
[; ;pic18f4620.h: 5478: unsigned :1;
[; ;pic18f4620.h: 5479: unsigned NOT_POR :1;
[; ;pic18f4620.h: 5480: };
[; ;pic18f4620.h: 5481: struct {
[; ;pic18f4620.h: 5482: unsigned :2;
[; ;pic18f4620.h: 5483: unsigned NOT_PD :1;
[; ;pic18f4620.h: 5484: };
[; ;pic18f4620.h: 5485: struct {
[; ;pic18f4620.h: 5486: unsigned :3;
[; ;pic18f4620.h: 5487: unsigned NOT_TO :1;
[; ;pic18f4620.h: 5488: };
[; ;pic18f4620.h: 5489: struct {
[; ;pic18f4620.h: 5490: unsigned :4;
[; ;pic18f4620.h: 5491: unsigned NOT_RI :1;
[; ;pic18f4620.h: 5492: };
[; ;pic18f4620.h: 5493: struct {
[; ;pic18f4620.h: 5494: unsigned nBOR :1;
[; ;pic18f4620.h: 5495: unsigned nPOR :1;
[; ;pic18f4620.h: 5496: unsigned nPD :1;
[; ;pic18f4620.h: 5497: unsigned nTO :1;
[; ;pic18f4620.h: 5498: unsigned nRI :1;
[; ;pic18f4620.h: 5499: unsigned :1;
[; ;pic18f4620.h: 5500: unsigned SBOREN :1;
[; ;pic18f4620.h: 5501: unsigned IPEN :1;
[; ;pic18f4620.h: 5502: };
[; ;pic18f4620.h: 5503: struct {
[; ;pic18f4620.h: 5504: unsigned BOR :1;
[; ;pic18f4620.h: 5505: unsigned POR :1;
[; ;pic18f4620.h: 5506: unsigned PD :1;
[; ;pic18f4620.h: 5507: unsigned TO :1;
[; ;pic18f4620.h: 5508: unsigned RI :1;
[; ;pic18f4620.h: 5509: };
[; ;pic18f4620.h: 5510: } RCONbits_t;
[; ;pic18f4620.h: 5511: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4620.h: 5600: extern volatile unsigned char WDTCON @ 0xFD1;
"5602
[; ;pic18f4620.h: 5602: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4620.h: 5605: typedef union {
[; ;pic18f4620.h: 5606: struct {
[; ;pic18f4620.h: 5607: unsigned SWDTEN :1;
[; ;pic18f4620.h: 5608: };
[; ;pic18f4620.h: 5609: struct {
[; ;pic18f4620.h: 5610: unsigned SWDTE :1;
[; ;pic18f4620.h: 5611: };
[; ;pic18f4620.h: 5612: } WDTCONbits_t;
[; ;pic18f4620.h: 5613: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4620.h: 5627: extern volatile unsigned char HLVDCON @ 0xFD2;
"5629
[; ;pic18f4620.h: 5629: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5632: extern volatile unsigned char LVDCON @ 0xFD2;
"5634
[; ;pic18f4620.h: 5634: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4620.h: 5637: typedef union {
[; ;pic18f4620.h: 5638: struct {
[; ;pic18f4620.h: 5639: unsigned HLVDL :4;
[; ;pic18f4620.h: 5640: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5641: unsigned IVRST :1;
[; ;pic18f4620.h: 5642: unsigned :1;
[; ;pic18f4620.h: 5643: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5644: };
[; ;pic18f4620.h: 5645: struct {
[; ;pic18f4620.h: 5646: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5647: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5648: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5649: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5650: };
[; ;pic18f4620.h: 5651: struct {
[; ;pic18f4620.h: 5652: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5653: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5654: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5655: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5656: unsigned LVDEN :1;
[; ;pic18f4620.h: 5657: unsigned IRVST :1;
[; ;pic18f4620.h: 5658: };
[; ;pic18f4620.h: 5659: struct {
[; ;pic18f4620.h: 5660: unsigned LVV0 :1;
[; ;pic18f4620.h: 5661: unsigned LVV1 :1;
[; ;pic18f4620.h: 5662: unsigned LVV2 :1;
[; ;pic18f4620.h: 5663: unsigned LVV3 :1;
[; ;pic18f4620.h: 5664: unsigned :1;
[; ;pic18f4620.h: 5665: unsigned BGST :1;
[; ;pic18f4620.h: 5666: };
[; ;pic18f4620.h: 5667: } HLVDCONbits_t;
[; ;pic18f4620.h: 5668: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 5766: typedef union {
[; ;pic18f4620.h: 5767: struct {
[; ;pic18f4620.h: 5768: unsigned HLVDL :4;
[; ;pic18f4620.h: 5769: unsigned HLVDEN :1;
[; ;pic18f4620.h: 5770: unsigned IVRST :1;
[; ;pic18f4620.h: 5771: unsigned :1;
[; ;pic18f4620.h: 5772: unsigned VDIRMAG :1;
[; ;pic18f4620.h: 5773: };
[; ;pic18f4620.h: 5774: struct {
[; ;pic18f4620.h: 5775: unsigned HLVDL0 :1;
[; ;pic18f4620.h: 5776: unsigned HLVDL1 :1;
[; ;pic18f4620.h: 5777: unsigned HLVDL2 :1;
[; ;pic18f4620.h: 5778: unsigned HLVDL3 :1;
[; ;pic18f4620.h: 5779: };
[; ;pic18f4620.h: 5780: struct {
[; ;pic18f4620.h: 5781: unsigned LVDL0 :1;
[; ;pic18f4620.h: 5782: unsigned LVDL1 :1;
[; ;pic18f4620.h: 5783: unsigned LVDL2 :1;
[; ;pic18f4620.h: 5784: unsigned LVDL3 :1;
[; ;pic18f4620.h: 5785: unsigned LVDEN :1;
[; ;pic18f4620.h: 5786: unsigned IRVST :1;
[; ;pic18f4620.h: 5787: };
[; ;pic18f4620.h: 5788: struct {
[; ;pic18f4620.h: 5789: unsigned LVV0 :1;
[; ;pic18f4620.h: 5790: unsigned LVV1 :1;
[; ;pic18f4620.h: 5791: unsigned LVV2 :1;
[; ;pic18f4620.h: 5792: unsigned LVV3 :1;
[; ;pic18f4620.h: 5793: unsigned :1;
[; ;pic18f4620.h: 5794: unsigned BGST :1;
[; ;pic18f4620.h: 5795: };
[; ;pic18f4620.h: 5796: } LVDCONbits_t;
[; ;pic18f4620.h: 5797: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4620.h: 5896: extern volatile unsigned char OSCCON @ 0xFD3;
"5898
[; ;pic18f4620.h: 5898: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4620.h: 5901: typedef union {
[; ;pic18f4620.h: 5902: struct {
[; ;pic18f4620.h: 5903: unsigned SCS :2;
[; ;pic18f4620.h: 5904: unsigned IOFS :1;
[; ;pic18f4620.h: 5905: unsigned OSTS :1;
[; ;pic18f4620.h: 5906: unsigned IRCF :3;
[; ;pic18f4620.h: 5907: unsigned IDLEN :1;
[; ;pic18f4620.h: 5908: };
[; ;pic18f4620.h: 5909: struct {
[; ;pic18f4620.h: 5910: unsigned SCS0 :1;
[; ;pic18f4620.h: 5911: unsigned SCS1 :1;
[; ;pic18f4620.h: 5912: unsigned :2;
[; ;pic18f4620.h: 5913: unsigned IRCF0 :1;
[; ;pic18f4620.h: 5914: unsigned IRCF1 :1;
[; ;pic18f4620.h: 5915: unsigned IRCF2 :1;
[; ;pic18f4620.h: 5916: };
[; ;pic18f4620.h: 5917: } OSCCONbits_t;
[; ;pic18f4620.h: 5918: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4620.h: 5972: extern volatile unsigned char T0CON @ 0xFD5;
"5974
[; ;pic18f4620.h: 5974: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4620.h: 5977: typedef union {
[; ;pic18f4620.h: 5978: struct {
[; ;pic18f4620.h: 5979: unsigned T0PS :3;
[; ;pic18f4620.h: 5980: unsigned PSA :1;
[; ;pic18f4620.h: 5981: unsigned T0SE :1;
[; ;pic18f4620.h: 5982: unsigned T0CS :1;
[; ;pic18f4620.h: 5983: unsigned T08BIT :1;
[; ;pic18f4620.h: 5984: unsigned TMR0ON :1;
[; ;pic18f4620.h: 5985: };
[; ;pic18f4620.h: 5986: struct {
[; ;pic18f4620.h: 5987: unsigned T0PS0 :1;
[; ;pic18f4620.h: 5988: unsigned T0PS1 :1;
[; ;pic18f4620.h: 5989: unsigned T0PS2 :1;
[; ;pic18f4620.h: 5990: unsigned :3;
[; ;pic18f4620.h: 5991: unsigned T016BIT :1;
[; ;pic18f4620.h: 5992: };
[; ;pic18f4620.h: 5993: } T0CONbits_t;
[; ;pic18f4620.h: 5994: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4620.h: 6048: extern volatile unsigned short TMR0 @ 0xFD6;
"6050
[; ;pic18f4620.h: 6050: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4620.h: 6054: extern volatile unsigned char TMR0L @ 0xFD6;
"6056
[; ;pic18f4620.h: 6056: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4620.h: 6060: extern volatile unsigned char TMR0H @ 0xFD7;
"6062
[; ;pic18f4620.h: 6062: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4620.h: 6066: extern volatile unsigned char STATUS @ 0xFD8;
"6068
[; ;pic18f4620.h: 6068: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4620.h: 6071: typedef union {
[; ;pic18f4620.h: 6072: struct {
[; ;pic18f4620.h: 6073: unsigned C :1;
[; ;pic18f4620.h: 6074: unsigned DC :1;
[; ;pic18f4620.h: 6075: unsigned Z :1;
[; ;pic18f4620.h: 6076: unsigned OV :1;
[; ;pic18f4620.h: 6077: unsigned N :1;
[; ;pic18f4620.h: 6078: };
[; ;pic18f4620.h: 6079: struct {
[; ;pic18f4620.h: 6080: unsigned CARRY :1;
[; ;pic18f4620.h: 6081: };
[; ;pic18f4620.h: 6082: struct {
[; ;pic18f4620.h: 6083: unsigned :4;
[; ;pic18f4620.h: 6084: unsigned NEGATIVE :1;
[; ;pic18f4620.h: 6085: };
[; ;pic18f4620.h: 6086: struct {
[; ;pic18f4620.h: 6087: unsigned :3;
[; ;pic18f4620.h: 6088: unsigned OVERFLOW :1;
[; ;pic18f4620.h: 6089: };
[; ;pic18f4620.h: 6090: struct {
[; ;pic18f4620.h: 6091: unsigned :2;
[; ;pic18f4620.h: 6092: unsigned ZERO :1;
[; ;pic18f4620.h: 6093: };
[; ;pic18f4620.h: 6094: } STATUSbits_t;
[; ;pic18f4620.h: 6095: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4620.h: 6144: extern volatile unsigned short FSR2 @ 0xFD9;
"6146
[; ;pic18f4620.h: 6146: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4620.h: 6150: extern volatile unsigned char FSR2L @ 0xFD9;
"6152
[; ;pic18f4620.h: 6152: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4620.h: 6156: extern volatile unsigned char FSR2H @ 0xFDA;
"6158
[; ;pic18f4620.h: 6158: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4620.h: 6162: extern volatile unsigned char PLUSW2 @ 0xFDB;
"6164
[; ;pic18f4620.h: 6164: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4620.h: 6168: extern volatile unsigned char PREINC2 @ 0xFDC;
"6170
[; ;pic18f4620.h: 6170: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4620.h: 6174: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"6176
[; ;pic18f4620.h: 6176: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4620.h: 6180: extern volatile unsigned char POSTINC2 @ 0xFDE;
"6182
[; ;pic18f4620.h: 6182: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4620.h: 6186: extern volatile unsigned char INDF2 @ 0xFDF;
"6188
[; ;pic18f4620.h: 6188: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4620.h: 6192: extern volatile unsigned char BSR @ 0xFE0;
"6194
[; ;pic18f4620.h: 6194: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4620.h: 6198: extern volatile unsigned short FSR1 @ 0xFE1;
"6200
[; ;pic18f4620.h: 6200: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4620.h: 6204: extern volatile unsigned char FSR1L @ 0xFE1;
"6206
[; ;pic18f4620.h: 6206: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4620.h: 6210: extern volatile unsigned char FSR1H @ 0xFE2;
"6212
[; ;pic18f4620.h: 6212: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4620.h: 6216: extern volatile unsigned char PLUSW1 @ 0xFE3;
"6218
[; ;pic18f4620.h: 6218: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4620.h: 6222: extern volatile unsigned char PREINC1 @ 0xFE4;
"6224
[; ;pic18f4620.h: 6224: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4620.h: 6228: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"6230
[; ;pic18f4620.h: 6230: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4620.h: 6234: extern volatile unsigned char POSTINC1 @ 0xFE6;
"6236
[; ;pic18f4620.h: 6236: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4620.h: 6240: extern volatile unsigned char INDF1 @ 0xFE7;
"6242
[; ;pic18f4620.h: 6242: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4620.h: 6246: extern volatile unsigned char WREG @ 0xFE8;
"6248
[; ;pic18f4620.h: 6248: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4620.h: 6257: extern volatile unsigned short FSR0 @ 0xFE9;
"6259
[; ;pic18f4620.h: 6259: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4620.h: 6263: extern volatile unsigned char FSR0L @ 0xFE9;
"6265
[; ;pic18f4620.h: 6265: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4620.h: 6269: extern volatile unsigned char FSR0H @ 0xFEA;
"6271
[; ;pic18f4620.h: 6271: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4620.h: 6275: extern volatile unsigned char PLUSW0 @ 0xFEB;
"6277
[; ;pic18f4620.h: 6277: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4620.h: 6281: extern volatile unsigned char PREINC0 @ 0xFEC;
"6283
[; ;pic18f4620.h: 6283: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4620.h: 6287: extern volatile unsigned char POSTDEC0 @ 0xFED;
"6289
[; ;pic18f4620.h: 6289: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4620.h: 6293: extern volatile unsigned char POSTINC0 @ 0xFEE;
"6295
[; ;pic18f4620.h: 6295: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4620.h: 6299: extern volatile unsigned char INDF0 @ 0xFEF;
"6301
[; ;pic18f4620.h: 6301: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4620.h: 6305: extern volatile unsigned char INTCON3 @ 0xFF0;
"6307
[; ;pic18f4620.h: 6307: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4620.h: 6310: typedef union {
[; ;pic18f4620.h: 6311: struct {
[; ;pic18f4620.h: 6312: unsigned INT1IF :1;
[; ;pic18f4620.h: 6313: unsigned INT2IF :1;
[; ;pic18f4620.h: 6314: unsigned :1;
[; ;pic18f4620.h: 6315: unsigned INT1IE :1;
[; ;pic18f4620.h: 6316: unsigned INT2IE :1;
[; ;pic18f4620.h: 6317: unsigned :1;
[; ;pic18f4620.h: 6318: unsigned INT1IP :1;
[; ;pic18f4620.h: 6319: unsigned INT2IP :1;
[; ;pic18f4620.h: 6320: };
[; ;pic18f4620.h: 6321: struct {
[; ;pic18f4620.h: 6322: unsigned INT1F :1;
[; ;pic18f4620.h: 6323: unsigned INT2F :1;
[; ;pic18f4620.h: 6324: unsigned :1;
[; ;pic18f4620.h: 6325: unsigned INT1E :1;
[; ;pic18f4620.h: 6326: unsigned INT2E :1;
[; ;pic18f4620.h: 6327: unsigned :1;
[; ;pic18f4620.h: 6328: unsigned INT1P :1;
[; ;pic18f4620.h: 6329: unsigned INT2P :1;
[; ;pic18f4620.h: 6330: };
[; ;pic18f4620.h: 6331: } INTCON3bits_t;
[; ;pic18f4620.h: 6332: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4620.h: 6396: extern volatile unsigned char INTCON2 @ 0xFF1;
"6398
[; ;pic18f4620.h: 6398: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4620.h: 6401: typedef union {
[; ;pic18f4620.h: 6402: struct {
[; ;pic18f4620.h: 6403: unsigned :7;
[; ;pic18f4620.h: 6404: unsigned NOT_RBPU :1;
[; ;pic18f4620.h: 6405: };
[; ;pic18f4620.h: 6406: struct {
[; ;pic18f4620.h: 6407: unsigned RBIP :1;
[; ;pic18f4620.h: 6408: unsigned :1;
[; ;pic18f4620.h: 6409: unsigned TMR0IP :1;
[; ;pic18f4620.h: 6410: unsigned :1;
[; ;pic18f4620.h: 6411: unsigned INTEDG2 :1;
[; ;pic18f4620.h: 6412: unsigned INTEDG1 :1;
[; ;pic18f4620.h: 6413: unsigned INTEDG0 :1;
[; ;pic18f4620.h: 6414: unsigned nRBPU :1;
[; ;pic18f4620.h: 6415: };
[; ;pic18f4620.h: 6416: struct {
[; ;pic18f4620.h: 6417: unsigned :7;
[; ;pic18f4620.h: 6418: unsigned RBPU :1;
[; ;pic18f4620.h: 6419: };
[; ;pic18f4620.h: 6420: } INTCON2bits_t;
[; ;pic18f4620.h: 6421: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4620.h: 6465: extern volatile unsigned char INTCON @ 0xFF2;
"6467
[; ;pic18f4620.h: 6467: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4620.h: 6470: typedef union {
[; ;pic18f4620.h: 6471: struct {
[; ;pic18f4620.h: 6472: unsigned RBIF :1;
[; ;pic18f4620.h: 6473: unsigned INT0IF :1;
[; ;pic18f4620.h: 6474: unsigned TMR0IF :1;
[; ;pic18f4620.h: 6475: unsigned RBIE :1;
[; ;pic18f4620.h: 6476: unsigned INT0IE :1;
[; ;pic18f4620.h: 6477: unsigned TMR0IE :1;
[; ;pic18f4620.h: 6478: unsigned PEIE_GIEL :1;
[; ;pic18f4620.h: 6479: unsigned GIE_GIEH :1;
[; ;pic18f4620.h: 6480: };
[; ;pic18f4620.h: 6481: struct {
[; ;pic18f4620.h: 6482: unsigned :1;
[; ;pic18f4620.h: 6483: unsigned INT0F :1;
[; ;pic18f4620.h: 6484: unsigned T0IF :1;
[; ;pic18f4620.h: 6485: unsigned :1;
[; ;pic18f4620.h: 6486: unsigned INT0E :1;
[; ;pic18f4620.h: 6487: unsigned T0IE :1;
[; ;pic18f4620.h: 6488: unsigned PEIE :1;
[; ;pic18f4620.h: 6489: unsigned GIE :1;
[; ;pic18f4620.h: 6490: };
[; ;pic18f4620.h: 6491: struct {
[; ;pic18f4620.h: 6492: unsigned :6;
[; ;pic18f4620.h: 6493: unsigned GIEL :1;
[; ;pic18f4620.h: 6494: unsigned GIEH :1;
[; ;pic18f4620.h: 6495: };
[; ;pic18f4620.h: 6496: } INTCONbits_t;
[; ;pic18f4620.h: 6497: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4620.h: 6581: extern volatile unsigned short PROD @ 0xFF3;
"6583
[; ;pic18f4620.h: 6583: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4620.h: 6587: extern volatile unsigned char PRODL @ 0xFF3;
"6589
[; ;pic18f4620.h: 6589: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4620.h: 6593: extern volatile unsigned char PRODH @ 0xFF4;
"6595
[; ;pic18f4620.h: 6595: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4620.h: 6599: extern volatile unsigned char TABLAT @ 0xFF5;
"6601
[; ;pic18f4620.h: 6601: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4620.h: 6606: extern volatile unsigned short long TBLPTR @ 0xFF6;
"6609
[; ;pic18f4620.h: 6609: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4620.h: 6613: extern volatile unsigned char TBLPTRL @ 0xFF6;
"6615
[; ;pic18f4620.h: 6615: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4620.h: 6619: extern volatile unsigned char TBLPTRH @ 0xFF7;
"6621
[; ;pic18f4620.h: 6621: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4620.h: 6625: extern volatile unsigned char TBLPTRU @ 0xFF8;
"6627
[; ;pic18f4620.h: 6627: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4620.h: 6632: extern volatile unsigned short long PCLAT @ 0xFF9;
"6635
[; ;pic18f4620.h: 6635: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4620.h: 6639: extern volatile unsigned short long PC @ 0xFF9;
"6642
[; ;pic18f4620.h: 6642: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4620.h: 6646: extern volatile unsigned char PCL @ 0xFF9;
"6648
[; ;pic18f4620.h: 6648: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4620.h: 6652: extern volatile unsigned char PCLATH @ 0xFFA;
"6654
[; ;pic18f4620.h: 6654: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4620.h: 6658: extern volatile unsigned char PCLATU @ 0xFFB;
"6660
[; ;pic18f4620.h: 6660: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4620.h: 6664: extern volatile unsigned char STKPTR @ 0xFFC;
"6666
[; ;pic18f4620.h: 6666: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4620.h: 6669: typedef union {
[; ;pic18f4620.h: 6670: struct {
[; ;pic18f4620.h: 6671: unsigned STKPTR :5;
[; ;pic18f4620.h: 6672: unsigned :1;
[; ;pic18f4620.h: 6673: unsigned STKUNF :1;
[; ;pic18f4620.h: 6674: unsigned STKFUL :1;
[; ;pic18f4620.h: 6675: };
[; ;pic18f4620.h: 6676: struct {
[; ;pic18f4620.h: 6677: unsigned STKPTR0 :1;
[; ;pic18f4620.h: 6678: unsigned STKPTR1 :1;
[; ;pic18f4620.h: 6679: unsigned STKPTR2 :1;
[; ;pic18f4620.h: 6680: unsigned STKPTR3 :1;
[; ;pic18f4620.h: 6681: unsigned STKPTR4 :1;
[; ;pic18f4620.h: 6682: unsigned :2;
[; ;pic18f4620.h: 6683: unsigned STKOVF :1;
[; ;pic18f4620.h: 6684: };
[; ;pic18f4620.h: 6685: struct {
[; ;pic18f4620.h: 6686: unsigned SP0 :1;
[; ;pic18f4620.h: 6687: unsigned SP1 :1;
[; ;pic18f4620.h: 6688: unsigned SP2 :1;
[; ;pic18f4620.h: 6689: unsigned SP3 :1;
[; ;pic18f4620.h: 6690: unsigned SP4 :1;
[; ;pic18f4620.h: 6691: };
[; ;pic18f4620.h: 6692: } STKPTRbits_t;
[; ;pic18f4620.h: 6693: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4620.h: 6768: extern volatile unsigned short long TOS @ 0xFFD;
"6771
[; ;pic18f4620.h: 6771: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4620.h: 6775: extern volatile unsigned char TOSL @ 0xFFD;
"6777
[; ;pic18f4620.h: 6777: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4620.h: 6781: extern volatile unsigned char TOSH @ 0xFFE;
"6783
[; ;pic18f4620.h: 6783: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4620.h: 6787: extern volatile unsigned char TOSU @ 0xFFF;
"6789
[; ;pic18f4620.h: 6789: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4620.h: 6799: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4620.h: 6801: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4620.h: 6803: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4620.h: 6805: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4620.h: 6807: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4620.h: 6809: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4620.h: 6811: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4620.h: 6813: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4620.h: 6815: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4620.h: 6817: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4620.h: 6819: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4620.h: 6821: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 6823: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4620.h: 6825: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4620.h: 6827: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4620.h: 6829: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4620.h: 6831: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4620.h: 6833: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4620.h: 6835: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 6837: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 6839: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 6841: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 6843: extern volatile __bit AN5 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 6845: extern volatile __bit AN6 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 6847: extern volatile __bit AN7 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6849: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 6851: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 6853: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4620.h: 6855: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4620.h: 6857: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4620.h: 6859: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4620.h: 6861: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 6863: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 6865: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4620.h: 6867: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 6869: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4620.h: 6871: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4620.h: 6873: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4620.h: 6875: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4620.h: 6877: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4620.h: 6879: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4620.h: 6881: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 6883: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6885: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4620.h: 6887: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4620.h: 6889: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4620.h: 6891: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4620.h: 6893: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4620.h: 6895: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4620.h: 6897: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4620.h: 6899: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 6901: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 6903: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4620.h: 6905: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4620.h: 6907: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4620.h: 6909: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4620.h: 6911: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4620.h: 6913: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4620.h: 6915: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4620.h: 6917: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 6919: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 6921: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 6923: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 6925: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 6927: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4620.h: 6929: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4620.h: 6931: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4620.h: 6933: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4620.h: 6935: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 6937: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4620.h: 6939: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 6941: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4620.h: 6943: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4620.h: 6945: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 6947: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 6949: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 6951: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4620.h: 6953: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4620.h: 6955: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4620.h: 6957: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4620.h: 6959: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4620.h: 6961: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4620.h: 6963: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4620.h: 6965: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 6967: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 6969: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4620.h: 6971: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4620.h: 6973: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4620.h: 6975: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4620.h: 6977: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4620.h: 6979: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4620.h: 6981: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 6983: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4620.h: 6985: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4620.h: 6987: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4620.h: 6989: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 6991: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4620.h: 6993: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4620.h: 6995: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4620.h: 6997: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4620.h: 6999: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4620.h: 7001: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7003: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 7005: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7007: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7009: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7011: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4620.h: 7013: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4620.h: 7015: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4620.h: 7017: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4620.h: 7019: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4620.h: 7021: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4620.h: 7023: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4620.h: 7025: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4620.h: 7027: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4620.h: 7029: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4620.h: 7031: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4620.h: 7033: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4620.h: 7035: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4620.h: 7037: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 7039: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 7041: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 7043: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4620.h: 7045: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7047: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7049: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7051: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7053: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7055: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 7057: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 7059: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 7061: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7063: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 7065: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 7067: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 7069: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 7071: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 7073: extern volatile __bit IBF @ (((unsigned) &TRISE)*8) + 7;
[; ;pic18f4620.h: 7075: extern volatile __bit IBOV @ (((unsigned) &TRISE)*8) + 5;
[; ;pic18f4620.h: 7077: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4620.h: 7079: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 7081: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 7083: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 7085: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4620.h: 7087: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4620.h: 7089: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 7091: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 7093: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 7095: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4620.h: 7097: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4620.h: 7099: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 7101: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4620.h: 7103: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 7105: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 7107: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 7109: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4620.h: 7111: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4620.h: 7113: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 7115: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4620.h: 7117: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4620.h: 7119: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4620.h: 7121: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4620.h: 7123: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4620.h: 7125: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4620.h: 7127: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4620.h: 7129: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4620.h: 7131: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4620.h: 7133: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4620.h: 7135: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 7137: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4620.h: 7139: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 7141: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7143: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7145: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7147: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 7149: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 7151: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 7153: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 7155: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 7157: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 7159: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 7161: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 7163: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4620.h: 7165: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4620.h: 7167: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4620.h: 7169: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4620.h: 7171: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4620.h: 7173: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4620.h: 7175: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4620.h: 7177: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f4620.h: 7179: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 7181: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 7183: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 7185: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 7187: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 7189: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 7191: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 7193: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 7195: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 7197: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 7199: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 7201: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 7203: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 7205: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 7207: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 7209: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 7211: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 7213: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 7215: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 7217: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 7219: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 7221: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 7223: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 7225: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 7227: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 7229: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 7231: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 7233: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4620.h: 7235: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4620.h: 7237: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4620.h: 7239: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4620.h: 7241: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4620.h: 7243: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4620.h: 7245: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4620.h: 7247: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4620.h: 7249: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4620.h: 7251: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4620.h: 7253: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4620.h: 7255: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f4620.h: 7257: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f4620.h: 7259: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f4620.h: 7261: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4620.h: 7263: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4620.h: 7265: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4620.h: 7267: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4620.h: 7269: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4620.h: 7271: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4620.h: 7273: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4620.h: 7275: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4620.h: 7277: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4620.h: 7279: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4620.h: 7281: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4620.h: 7283: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4620.h: 7285: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4620.h: 7287: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4620.h: 7289: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4620.h: 7291: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4620.h: 7293: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7295: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4620.h: 7297: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 7299: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 7301: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 7303: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 7305: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4620.h: 7307: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4620.h: 7309: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4620.h: 7311: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4620.h: 7313: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7315: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4620.h: 7317: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7319: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7321: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 7323: extern volatile __bit NOT_CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7325: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7327: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7329: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7331: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7333: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7335: extern volatile __bit NOT_RD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7337: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7339: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7341: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7343: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7345: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7347: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7349: extern volatile __bit NOT_WR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7351: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7353: extern volatile __bit OBF @ (((unsigned) &TRISE)*8) + 6;
[; ;pic18f4620.h: 7355: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4620.h: 7357: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4620.h: 7359: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4620.h: 7361: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4620.h: 7363: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4620.h: 7365: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 7367: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4620.h: 7369: extern volatile __bit P1B @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7371: extern volatile __bit P1C @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7373: extern volatile __bit P1D @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7375: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4620.h: 7377: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4620.h: 7379: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 7381: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7383: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7385: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7387: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7389: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4620.h: 7391: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4620.h: 7393: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4620.h: 7395: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4620.h: 7397: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7399: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7401: extern volatile __bit PDC0 @ (((unsigned) &PWM1CON)*8) + 0;
[; ;pic18f4620.h: 7403: extern volatile __bit PDC1 @ (((unsigned) &PWM1CON)*8) + 1;
[; ;pic18f4620.h: 7405: extern volatile __bit PDC2 @ (((unsigned) &PWM1CON)*8) + 2;
[; ;pic18f4620.h: 7407: extern volatile __bit PDC3 @ (((unsigned) &PWM1CON)*8) + 3;
[; ;pic18f4620.h: 7409: extern volatile __bit PDC4 @ (((unsigned) &PWM1CON)*8) + 4;
[; ;pic18f4620.h: 7411: extern volatile __bit PDC5 @ (((unsigned) &PWM1CON)*8) + 5;
[; ;pic18f4620.h: 7413: extern volatile __bit PDC6 @ (((unsigned) &PWM1CON)*8) + 6;
[; ;pic18f4620.h: 7415: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 7417: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4620.h: 7419: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4620.h: 7421: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7423: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7425: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7427: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f4620.h: 7429: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7431: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f4620.h: 7433: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4620.h: 7435: extern volatile __bit PSP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 7437: extern volatile __bit PSP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 7439: extern volatile __bit PSP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 7441: extern volatile __bit PSP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 7443: extern volatile __bit PSP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 7445: extern volatile __bit PSP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7447: extern volatile __bit PSP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7449: extern volatile __bit PSP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7451: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4620.h: 7453: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4620.h: 7455: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4620.h: 7457: extern volatile __bit PSPMODE @ (((unsigned) &TRISE)*8) + 4;
[; ;pic18f4620.h: 7459: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4620.h: 7461: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4620.h: 7463: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4620.h: 7465: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4620.h: 7467: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 7469: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4620.h: 7471: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4620.h: 7473: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4620.h: 7475: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 7477: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7479: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4620.h: 7481: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 7483: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4620.h: 7485: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4620.h: 7487: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4620.h: 7489: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4620.h: 7491: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4620.h: 7493: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4620.h: 7495: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4620.h: 7497: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4620.h: 7499: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4620.h: 7501: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4620.h: 7503: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4620.h: 7505: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7507: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7509: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7511: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 7513: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 7515: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 7517: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4620.h: 7519: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7521: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7523: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 7525: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 7527: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 7529: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7531: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7533: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4620.h: 7535: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4620.h: 7537: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 7539: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4620.h: 7541: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4620.h: 7543: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4620.h: 7545: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4620.h: 7547: extern volatile __bit __attribute__((__deprecated__)) RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4620.h: 7549: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4620.h: 7551: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4620.h: 7553: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 7555: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4620.h: 7557: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4620.h: 7559: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4620.h: 7561: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4620.h: 7563: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4620.h: 7565: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7567: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7569: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7571: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7573: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7575: extern volatile __bit __attribute__((__deprecated__)) RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7577: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7579: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f4620.h: 7581: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4620.h: 7583: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7585: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4620.h: 7587: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4620.h: 7589: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4620.h: 7591: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 7593: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4620.h: 7595: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7597: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7599: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7601: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4620.h: 7603: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7605: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 7607: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f4620.h: 7609: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4620.h: 7611: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4620.h: 7613: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7615: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4620.h: 7617: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4620.h: 7619: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4620.h: 7621: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 7623: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4620.h: 7625: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4620.h: 7627: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 7629: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 7631: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 7633: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 7635: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 7637: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 7639: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 7641: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4620.h: 7643: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 7645: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4620.h: 7647: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7649: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4620.h: 7651: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4620.h: 7653: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4620.h: 7655: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4620.h: 7657: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4620.h: 7659: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4620.h: 7661: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4620.h: 7663: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4620.h: 7665: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4620.h: 7667: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4620.h: 7669: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4620.h: 7671: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 7673: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4620.h: 7675: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4620.h: 7677: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4620.h: 7679: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4620.h: 7681: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4620.h: 7683: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4620.h: 7685: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4620.h: 7687: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4620.h: 7689: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 7691: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4620.h: 7693: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 7695: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4620.h: 7697: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 7699: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4620.h: 7701: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4620.h: 7703: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4620.h: 7705: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 7707: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 7709: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4620.h: 7711: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4620.h: 7713: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4620.h: 7715: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4620.h: 7717: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7719: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7721: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4620.h: 7723: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4620.h: 7725: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4620.h: 7727: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4620.h: 7729: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4620.h: 7731: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4620.h: 7733: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4620.h: 7735: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7737: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4620.h: 7739: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4620.h: 7741: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4620.h: 7743: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4620.h: 7745: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4620.h: 7747: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4620.h: 7749: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4620.h: 7751: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4620.h: 7753: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4620.h: 7755: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4620.h: 7757: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4620.h: 7759: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7761: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4620.h: 7763: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4620.h: 7765: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4620.h: 7767: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4620.h: 7769: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4620.h: 7771: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4620.h: 7773: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4620.h: 7775: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4620.h: 7777: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4620.h: 7779: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4620.h: 7781: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4620.h: 7783: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4620.h: 7785: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4620.h: 7787: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4620.h: 7789: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4620.h: 7791: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4620.h: 7793: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4620.h: 7795: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4620.h: 7797: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7799: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4620.h: 7801: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4620.h: 7803: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4620.h: 7805: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4620.h: 7807: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4620.h: 7809: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4620.h: 7811: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4620.h: 7813: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f4620.h: 7815: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4620.h: 7817: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4620.h: 7819: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4620.h: 7821: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4620.h: 7823: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4620.h: 7825: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4620.h: 7827: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4620.h: 7829: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4620.h: 7831: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4620.h: 7833: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4620.h: 7835: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4620.h: 7837: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f4620.h: 7839: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f4620.h: 7841: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f4620.h: 7843: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4620.h: 7845: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4620.h: 7847: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4620.h: 7849: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4620.h: 7851: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4620.h: 7853: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4620.h: 7855: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4620.h: 7857: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4620.h: 7859: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4620.h: 7861: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4620.h: 7863: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4620.h: 7865: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4620.h: 7867: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4620.h: 7869: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 7871: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4620.h: 7873: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4620.h: 7875: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4620.h: 7877: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4620.h: 7879: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4620.h: 7881: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4620.h: 7883: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4620.h: 7885: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 7887: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 7889: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 7891: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7893: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7895: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4620.h: 7897: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7899: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7901: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4620.h: 7903: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4620.h: 7905: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 7907: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4620.h: 7909: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4620.h: 7911: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4620.h: 7913: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4620.h: 7915: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4620.h: 7917: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4620.h: 7919: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 7921: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4620.h: 7923: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 7925: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4620.h: 7927: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4620.h: 7929: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7931: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 7933: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4620.h: 7935: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4620.h: 7937: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4620.h: 7939: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4620.h: 7941: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4620.h: 7943: extern volatile __bit __attribute__((__deprecated__)) WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4620.h: 7945: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7947: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4620.h: 7949: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4620.h: 7951: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4620.h: 7953: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4620.h: 7955: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7957: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4620.h: 7959: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4620.h: 7961: extern volatile __bit nCS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4620.h: 7963: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4620.h: 7965: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4620.h: 7967: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4620.h: 7969: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4620.h: 7971: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4620.h: 7973: extern volatile __bit nRD @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4620.h: 7975: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4620.h: 7977: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4620.h: 7979: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4620.h: 7981: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4620.h: 7983: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4620.h: 7985: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4620.h: 7987: extern volatile __bit nWR @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4620.h: 7989: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 156: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 158: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 160: extern __nonreentrant void _delay3(unsigned char);
[; ;xc8_config.h: 9: typedef unsigned char bool;
[; ;xc8_config.h: 11: typedef char int8_t;
[; ;xc8_config.h: 12: typedef unsigned char uint8_t;
[; ;xc8_config.h: 14: typedef int int16_t;
[; ;xc8_config.h: 15: typedef unsigned int uint16_t;
[; ;xc8_config.h: 17: typedef long int32_t;
[; ;xc8_config.h: 18: typedef unsigned long uint32_t;
[; ;xc8_config.h: 21: typedef unsigned int size_t;
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;string.h: 14: extern void * memcpy(void *, const void *, size_t);
[; ;string.h: 15: extern void * memmove(void *, const void *, size_t);
[; ;string.h: 16: extern void * memset(void *, int, size_t);
[; ;string.h: 34: extern char * strcat(char *, const char *);
[; ;string.h: 35: extern char * strcpy(char *, const char *);
[; ;string.h: 36: extern char * strncat(char *, const char *, size_t);
[; ;string.h: 37: extern char * strncpy(char *, const char *, size_t);
[; ;string.h: 38: extern char * strdup(const char *);
[; ;string.h: 39: extern char * strtok(char *, const char *);
[; ;string.h: 42: extern int memcmp(const void *, const void *, size_t);
[; ;string.h: 43: extern int strcmp(const char *, const char *);
[; ;string.h: 44: extern int stricmp(const char *, const char *);
[; ;string.h: 45: extern int strncmp(const char *, const char *, size_t);
[; ;string.h: 46: extern int strnicmp(const char *, const char *, size_t);
[; ;string.h: 47: extern void * memchr(const void *, int, size_t);
[; ;string.h: 48: extern size_t strcspn(const char *, const char *);
[; ;string.h: 49: extern char * strpbrk(const char *, const char *);
[; ;string.h: 50: extern size_t strspn(const char *, const char *);
[; ;string.h: 51: extern char * strstr(const char *, const char *);
[; ;string.h: 52: extern char * stristr(const char *, const char *);
[; ;string.h: 53: extern char * strerror(int);
[; ;string.h: 54: extern size_t strlen(const char *);
[; ;string.h: 55: extern char * strchr(const char *, int);
[; ;string.h: 56: extern char * strichr(const char *, int);
[; ;string.h: 57: extern char * strrchr(const char *, int);
[; ;string.h: 58: extern char * strrichr(const char *, int);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
[; ;xc8_config.h: 69: extern unsigned long mtime;
[; ;xc8_config.h: 74: void digitalWrite(uint8_t pin,uint8_t mode);
[; ;xc8_config.h: 75: void pinMode(uint8_t pin,uint8_t mode);
[; ;xc8_config.h: 77: uint8_t digitalRead(uint8_t pin);
[; ;xc8_config.h: 78: long millis(void);
[; ;xc8_config.h: 80: void delay(uint16_t d);
[; ;xc8_config.h: 81: void delayMicroseconds(uint8_t d);
[; ;spi.h: 7: void SPI_begin(void);
[; ;spi.h: 9: uint8_t SPI_transfer(uint8_t data);
[; ;RF24_c_config.h: 174: typedef struct RF24
[; ;RF24_c_config.h: 175: {
[; ;RF24_c_config.h: 189: uint8_t ce_pin;
[; ;RF24_c_config.h: 190: uint8_t csn_pin;
[; ;RF24_c_config.h: 191: uint16_t spi_speed;
[; ;RF24_c_config.h: 196: uint8_t p_variant;
[; ;RF24_c_config.h: 197: uint8_t payload_size;
[; ;RF24_c_config.h: 198: uint8_t dynamic_payloads_enabled;
[; ;RF24_c_config.h: 199: uint8_t pipe0_reading_address[5];
[; ;RF24_c_config.h: 200: uint8_t addr_width;
[; ;RF24_c_config.h: 213: uint32_t txDelay;
[; ;RF24_c_config.h: 224: uint32_t csDelay;
[; ;RF24_c_config.h: 227: uint8_t RF24_failureDetected;
[; ;RF24_c_config.h: 230: }RF24;
[; ;RF24_cg.h: 38: typedef enum { RF24_PA_MIN = 0,RF24_PA_LOW, RF24_PA_HIGH, RF24_PA_MAX, RF24_PA_ERROR } rf24_pa_dbm_e ;
[; ;RF24_cg.h: 45: typedef enum { RF24_1MBPS = 0, RF24_2MBPS, RF24_250KBPS } rf24_datarate_e;
[; ;RF24_cg.h: 52: typedef enum { RF24_CRC_DISABLED = 0, RF24_CRC_8, RF24_CRC_16 } rf24_crclength_e;
[; ;RF24_cg.h: 58: typedef unsigned char raddr_t;
[; ;RF24_cg.h: 67: void RF24_beginTransaction(void);
[; ;RF24_cg.h: 69: void RF24_endTransaction(void);
[; ;RF24_cg.h: 87: void RF24_init( uint8_t _cepin, uint8_t _cspin);
[; ;RF24_cg.h: 101: void RF24_init2( uint8_t _cepin, uint8_t _cspin, uint32_t spispeed );
[; ;RF24_cg.h: 114: uint8_t RF24_begin(void);
[; ;RF24_cg.h: 131: void RF24_startListening(void);
[; ;RF24_cg.h: 142: void RF24_stopListening(void);
[; ;RF24_cg.h: 153: uint8_t RF24_available(void);
[; ;RF24_cg.h: 177: void RF24_read( void* buf, uint8_t len );
[; ;RF24_cg.h: 202: uint8_t RF24_write( const void* buf, uint8_t len );
[; ;RF24_cg.h: 229: void RF24_openWritingPipe(const uint8_t *address);
[; ;RF24_cg.h: 259: void RF24_openReadingPipe(uint8_t number, const uint8_t *address);
[; ;RF24_cg.h: 281: void RF24_printDetails(void);
[; ;RF24_cg.h: 299: uint8_t RF24_available_p( uint8_t* pipe_num);
[; ;RF24_cg.h: 305: uint8_t RF24_rxFifoFull(void);
[; ;RF24_cg.h: 324: void RF24_powerDown(void);
[; ;RF24_cg.h: 332: void RF24_powerUp(void) ;
[; ;RF24_cg.h: 348: uint8_t RF24_write_m(const void* buf, uint8_t len, const uint8_t multicast );
[; ;RF24_cg.h: 378: uint8_t RF24_writeFast(const void* buf, uint8_t len );
[; ;RF24_cg.h: 391: uint8_t RF24_writeFast_m( const void* buf, uint8_t len, const uint8_t multicast );
[; ;RF24_cg.h: 419: uint8_t RF24_writeBlocking(const void* buf, uint8_t len, uint32_t timeout );
[; ;RF24_cg.h: 447: uint8_t RF24_txStandBy(void);
[; ;RF24_cg.h: 465: uint8_t RF24_txStandBy_t( uint32_t timeout, uint8_t startTx);
[; ;RF24_cg.h: 485: void RF24_writeAckPayload(uint8_t pipe, const void* buf, uint8_t len);
[; ;RF24_cg.h: 495: uint8_t RF24_isAckPayloadAvailable(void);
[; ;RF24_cg.h: 507: void RF24_whatHappened(uint8_t * tx_ok, uint8_t * tx_fail, uint8_t * rx_ready);
[; ;RF24_cg.h: 533: void RF24_startFastWrite(const void* buf, uint8_t len, const uint8_t multicast, uint8_t startTx );
[; ;RF24_cg.h: 555: void RF24_startWrite(const void* buf, uint8_t len, const uint8_t multicast );
[; ;RF24_cg.h: 572: void RF24_reUseTX(void);
[; ;RF24_cg.h: 580: uint8_t RF24_flush_tx(void);
[; ;RF24_cg.h: 590: uint8_t RF24_testCarrier(void);
[; ;RF24_cg.h: 609: uint8_t RF24_testRPD(void) ;
[; ;RF24_cg.h: 618: uint8_t RF24_isValid(void);
[; ;RF24_cg.h: 625: void RF24_closeReadingPipe( uint8_t pipe ) ;
[; ;RF24_cg.h: 664: void RF24_setAddressWidth(uint8_t a_width);
[; ;RF24_cg.h: 673: void RF24_setRetries(uint8_t delay, uint8_t count);
[; ;RF24_cg.h: 680: void RF24_setChannel( uint8_t channel);
[; ;RF24_cg.h: 687: uint8_t RF24_getChannel(void);
[; ;RF24_cg.h: 701: void RF24_setPayloadSize( uint8_t size);
[; ;RF24_cg.h: 710: uint8_t RF24_getPayloadSize(void);
[; ;RF24_cg.h: 732: uint8_t RF24_getDynamicPayloadSize(void);
[; ;RF24_cg.h: 743: void RF24_enableAckPayload(void);
[; ;RF24_cg.h: 752: void RF24_enableDynamicPayloads(void);
[; ;RF24_cg.h: 766: void RF24_enableDynamicAck(void);
[; ;RF24_cg.h: 774: uint8_t RF24_isPVariant(void) ;
[; ;RF24_cg.h: 784: void RF24_setAutoAck(uint8_t enable);
[; ;RF24_cg.h: 795: void RF24_setAutoAck_p( uint8_t pipe, uint8_t enable ) ;
[; ;RF24_cg.h: 808: void RF24_setPALevel ( uint8_t level );
[; ;RF24_cg.h: 818: uint8_t RF24_getPALevel(void);
[; ;RF24_cg.h: 828: uint8_t RF24_setDataRate(rf24_datarate_e speed);
[; ;RF24_cg.h: 837: rf24_datarate_e RF24_getDataRate(void) ;
[; ;RF24_cg.h: 844: void RF24_setCRCLength( rf24_crclength_e length);
[; ;RF24_cg.h: 851: rf24_crclength_e RF24_getCRCLength(void);
[; ;RF24_cg.h: 858: void RF24_disableCRC(void) ;
[; ;RF24_cg.h: 876: void RF24_maskIRQ( uint8_t tx_ok,uint8_t tx_fail,uint8_t rx_ready);
[; ;RF24_cg.h: 905: void RF24_openReadingPipe_d( uint8_t number,const raddr_t* address);
[; ;RF24_cg.h: 920: void RF24_openWritingPipe_d( const raddr_t* address);
[; ;RF24_cg.h: 940: void RF24_csn_d( uint8_t mode);
[; ;RF24_cg.h: 948: void RF24_ce_d( uint8_t level);
[; ;RF24_cg.h: 958: uint8_t RF24_read_register_m_d( uint8_t reg, uint8_t* buf, uint8_t len);
[; ;RF24_cg.h: 966: uint8_t RF24_read_register_d(uint8_t reg);
[; ;RF24_cg.h: 976: uint8_t RF24_write_register_c_d(uint8_t reg, const uint8_t* buf, uint8_t len);
[; ;RF24_cg.h: 985: uint8_t RF24_write_register_d(uint8_t reg, uint8_t value);
[; ;RF24_cg.h: 996: uint8_t RF24_write_payload_d(const void* buf, uint8_t len, const uint8_t writeType);
[; ;RF24_cg.h: 1007: uint8_t RF24_read_payload_d(void* buf, uint8_t len);
[; ;RF24_cg.h: 1014: uint8_t RF24_flush_rx_d(void);
[; ;RF24_cg.h: 1021: uint8_t RF24_get_status_d(void);
[; ;RF24_cg.h: 1074: void RF24_toggle_features_d(void);
[; ;RF24_cg.h: 1080: uint8_t RF24_spiTrans_d( uint8_t cmd);
"20 ../../../RF24_c/RF24_cg.c
[v _rf `S338 ~T0 @X0 1 s ]
[; ;RF24_cg.c: 20: static RF24 rf;
"22
[v _RF24_csn_d `(v ~T0 @X0 1 ef1`uc ]
"23
{
[; ;RF24_cg.c: 22: void RF24_csn_d( uint8_t mode)
[; ;RF24_cg.c: 23: {
[e :U _RF24_csn_d ]
"22
[v _mode `uc ~T0 @X0 1 r1 ]
"23
[f ]
[; ;RF24_cg.c: 59: digitalWrite(rf.csn_pin,mode);
"59
[e ( _digitalWrite (2 , . _rf 1 _mode ]
[; ;RF24_cg.c: 60: delayMicroseconds(rf.csDelay);
"60
[e ( _delayMicroseconds (1 -> . _rf 9 `uc ]
[; ;RF24_cg.c: 63: }
"63
[e :UE 339 ]
}
"67
[v _RF24_ce_d `(v ~T0 @X0 1 ef1`uc ]
"68
{
[; ;RF24_cg.c: 67: void RF24_ce_d(uint8_t level)
[; ;RF24_cg.c: 68: {
[e :U _RF24_ce_d ]
"67
[v _level `uc ~T0 @X0 1 r1 ]
"68
[f ]
[; ;RF24_cg.c: 70: if (rf.ce_pin != rf.csn_pin) digitalWrite(rf.ce_pin,level);
"70
[e $ ! != -> . _rf 0 `i -> . _rf 1 `i 341  ]
[e ( _digitalWrite (2 , . _rf 0 _level ]
[e :U 341 ]
[; ;RF24_cg.c: 71: }
"71
[e :UE 340 ]
}
"75
[v _RF24_beginTransaction `(v ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 75: void RF24_beginTransaction(void ) {
[e :U _RF24_beginTransaction ]
[f ]
[; ;RF24_cg.c: 79: RF24_csn_d(0);
"79
[e ( _RF24_csn_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 80: }
"80
[e :UE 342 ]
}
"84
[v _RF24_endTransaction `(v ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 84: void RF24_endTransaction(void) {
[e :U _RF24_endTransaction ]
[f ]
[; ;RF24_cg.c: 85: RF24_csn_d(1);
"85
[e ( _RF24_csn_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 89: }
"89
[e :UE 343 ]
}
"93
[v _RF24_read_register_m_d `(uc ~T0 @X0 1 ef3`uc`*uc`uc ]
"94
{
[; ;RF24_cg.c: 93: uint8_t RF24_read_register_m_d(uint8_t reg, uint8_t* buf, uint8_t len)
[; ;RF24_cg.c: 94: {
[e :U _RF24_read_register_m_d ]
"93
[v _reg `uc ~T0 @X0 1 r1 ]
[v _buf `*uc ~T0 @X0 1 r2 ]
[v _len `uc ~T0 @X0 1 r3 ]
"94
[f ]
"95
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 95: uint8_t status;
[; ;RF24_cg.c: 117: RF24_beginTransaction();
"117
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 118: status = SPI_transfer( 0x00 | ( 0x1F & reg ) );
"118
[e = _status ( _SPI_transfer (1 -> | -> 0 `i & -> 31 `i -> _reg `i `uc ]
[; ;RF24_cg.c: 119: while ( len-- ){
"119
[e $U 345  ]
[e :U 346 ]
{
[; ;RF24_cg.c: 120: *buf++ = SPI_transfer(0xff);
"120
[e = *U ++ _buf * -> -> 1 `i `x -> -> # *U _buf `i `x ( _SPI_transfer (1 -> -> 255 `i `uc ]
"121
}
[e :U 345 ]
"119
[e $ != -> -- _len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 346  ]
[e :U 347 ]
[; ;RF24_cg.c: 121: }
[; ;RF24_cg.c: 122: RF24_endTransaction();
"122
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 126: return status;
"126
[e ) _status ]
[e $UE 344  ]
[; ;RF24_cg.c: 127: }
"127
[e :UE 344 ]
}
"131
[v _RF24_read_register_d `(uc ~T0 @X0 1 ef1`uc ]
"132
{
[; ;RF24_cg.c: 131: uint8_t RF24_read_register_d(uint8_t reg)
[; ;RF24_cg.c: 132: {
[e :U _RF24_read_register_d ]
"131
[v _reg `uc ~T0 @X0 1 r1 ]
"132
[f ]
"133
[v _result `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 133: uint8_t result;
[; ;RF24_cg.c: 150: RF24_beginTransaction();
"150
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 151: SPI_transfer( 0x00 | ( 0x1F & reg ) );
"151
[e ( _SPI_transfer (1 -> | -> 0 `i & -> 31 `i -> _reg `i `uc ]
[; ;RF24_cg.c: 152: result = SPI_transfer(0xff);
"152
[e = _result ( _SPI_transfer (1 -> -> 255 `i `uc ]
[; ;RF24_cg.c: 153: RF24_endTransaction();
"153
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 157: return result;
"157
[e ) _result ]
[e $UE 348  ]
[; ;RF24_cg.c: 158: }
"158
[e :UE 348 ]
}
"162
[v _RF24_write_register_c_d `(uc ~T0 @X0 1 ef3`uc`*Cuc`uc ]
"163
{
[; ;RF24_cg.c: 162: uint8_t RF24_write_register_c_d(uint8_t reg, const uint8_t* buf, uint8_t len)
[; ;RF24_cg.c: 163: {
[e :U _RF24_write_register_c_d ]
"162
[v _reg `uc ~T0 @X0 1 r1 ]
[v _buf `*Cuc ~T0 @X0 1 r2 ]
[v _len `uc ~T0 @X0 1 r3 ]
"163
[f ]
"164
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 164: uint8_t status;
[; ;RF24_cg.c: 181: RF24_beginTransaction();
"181
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 182: status = SPI_transfer( 0x20 | ( 0x1F & reg ) );
"182
[e = _status ( _SPI_transfer (1 -> | -> 32 `i & -> 31 `i -> _reg `i `uc ]
[; ;RF24_cg.c: 183: while ( len-- )
"183
[e $U 350  ]
[e :U 351 ]
[; ;RF24_cg.c: 184: SPI_transfer(*buf++);
"184
[e ( _SPI_transfer (1 *U ++ _buf * -> -> 1 `i `x -> -> # *U _buf `i `x ]
[e :U 350 ]
"183
[e $ != -> -- _len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 351  ]
[e :U 352 ]
[; ;RF24_cg.c: 185: RF24_endTransaction();
"185
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 189: return status;
"189
[e ) _status ]
[e $UE 349  ]
[; ;RF24_cg.c: 190: }
"190
[e :UE 349 ]
}
"194
[v _RF24_write_register_d `(uc ~T0 @X0 1 ef2`uc`uc ]
"195
{
[; ;RF24_cg.c: 194: uint8_t RF24_write_register_d(uint8_t reg, uint8_t value)
[; ;RF24_cg.c: 195: {
[e :U _RF24_write_register_d ]
"194
[v _reg `uc ~T0 @X0 1 r1 ]
[v _value `uc ~T0 @X0 1 r2 ]
"195
[f ]
"196
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 196: uint8_t status;
[; ;RF24_cg.c: 198: ;
[; ;RF24_cg.c: 212: RF24_beginTransaction();
"212
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 213: status = SPI_transfer( 0x20 | ( 0x1F & reg ) );
"213
[e = _status ( _SPI_transfer (1 -> | -> 32 `i & -> 31 `i -> _reg `i `uc ]
[; ;RF24_cg.c: 214: SPI_transfer(value);
"214
[e ( _SPI_transfer (1 _value ]
[; ;RF24_cg.c: 215: RF24_endTransaction();
"215
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 219: return status;
"219
[e ) _status ]
[e $UE 353  ]
[; ;RF24_cg.c: 220: }
"220
[e :UE 353 ]
}
"224
[v _RF24_write_payload `(uc ~T0 @X0 1 ef3`*Cv`uc`Cuc ]
"225
{
[; ;RF24_cg.c: 224: uint8_t RF24_write_payload(const void* buf, uint8_t data_len, const uint8_t writeType)
[; ;RF24_cg.c: 225: {
[e :U _RF24_write_payload ]
"224
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _data_len `uc ~T0 @X0 1 r2 ]
[v _writeType `Cuc ~T0 @X0 1 r3 ]
"225
[f ]
"226
[v _status `uc ~T0 @X0 1 a ]
"227
[v _current `*Cuc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 226: uint8_t status;
[; ;RF24_cg.c: 227: const uint8_t* current = (const uint8_t*)(buf);
[e = _current -> _buf `*Cuc ]
"228
[v _blank_len `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 228: uint8_t blank_len;
[; ;RF24_cg.c: 230: data_len = (data_len<rf.payload_size?data_len:rf.payload_size);
"230
[e = _data_len -> ? < -> _data_len `i -> . _rf 4 `i : -> _data_len `i -> . _rf 4 `i `uc ]
[; ;RF24_cg.c: 231: blank_len = rf.dynamic_payloads_enabled ? 0 : rf.payload_size - data_len;
"231
[e = _blank_len -> ? != -> . _rf 5 `i -> -> -> 0 `i `uc `i : -> 0 `i - -> . _rf 4 `i -> _data_len `i `uc ]
[; ;RF24_cg.c: 234: ;
[; ;RF24_cg.c: 255: RF24_beginTransaction();
"255
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 256: status = SPI_transfer( writeType );
"256
[e = _status ( _SPI_transfer (1 _writeType ]
[; ;RF24_cg.c: 257: while ( data_len-- ) {
"257
[e $U 355  ]
[e :U 356 ]
{
[; ;RF24_cg.c: 258: SPI_transfer(*current++);
"258
[e ( _SPI_transfer (1 *U ++ _current * -> -> 1 `i `x -> -> # *U _current `i `x ]
"259
}
[e :U 355 ]
"257
[e $ != -> -- _data_len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 356  ]
[e :U 357 ]
[; ;RF24_cg.c: 259: }
[; ;RF24_cg.c: 260: while ( blank_len-- ) {
"260
[e $U 358  ]
[e :U 359 ]
{
[; ;RF24_cg.c: 261: SPI_transfer(0);
"261
[e ( _SPI_transfer (1 -> -> 0 `i `uc ]
"262
}
[e :U 358 ]
"260
[e $ != -> -- _blank_len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 359  ]
[e :U 360 ]
[; ;RF24_cg.c: 262: }
[; ;RF24_cg.c: 263: RF24_endTransaction();
"263
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 267: return status;
"267
[e ) _status ]
[e $UE 354  ]
[; ;RF24_cg.c: 268: }
"268
[e :UE 354 ]
}
"272
[v _RF24_read_payload `(uc ~T0 @X0 1 ef2`*v`uc ]
"273
{
[; ;RF24_cg.c: 272: uint8_t RF24_read_payload(void* buf, uint8_t data_len)
[; ;RF24_cg.c: 273: {
[e :U _RF24_read_payload ]
"272
[v _buf `*v ~T0 @X0 1 r1 ]
[v _data_len `uc ~T0 @X0 1 r2 ]
"273
[f ]
"274
[v _status `uc ~T0 @X0 1 a ]
"275
[v _current `*uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 274: uint8_t status;
[; ;RF24_cg.c: 275: uint8_t* current = (uint8_t*)(buf);
[e = _current -> _buf `*uc ]
"276
[v _blank_len `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 276: uint8_t blank_len;
[; ;RF24_cg.c: 278: if(data_len > rf.payload_size) data_len = rf.payload_size;
"278
[e $ ! > -> _data_len `i -> . _rf 4 `i 362  ]
[e = _data_len . _rf 4 ]
[e :U 362 ]
[; ;RF24_cg.c: 279: blank_len = rf.dynamic_payloads_enabled ? 0 : rf.payload_size - data_len;
"279
[e = _blank_len -> ? != -> . _rf 5 `i -> -> -> 0 `i `uc `i : -> 0 `i - -> . _rf 4 `i -> _data_len `i `uc ]
[; ;RF24_cg.c: 283: ;
[; ;RF24_cg.c: 311: RF24_beginTransaction();
"311
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 312: status = SPI_transfer( 0x61 );
"312
[e = _status ( _SPI_transfer (1 -> -> 97 `i `uc ]
[; ;RF24_cg.c: 313: while ( data_len-- ) {
"313
[e $U 363  ]
[e :U 364 ]
{
[; ;RF24_cg.c: 314: *current++ = SPI_transfer(0xFF);
"314
[e = *U ++ _current * -> -> 1 `i `x -> -> # *U _current `i `x ( _SPI_transfer (1 -> -> 255 `i `uc ]
"315
}
[e :U 363 ]
"313
[e $ != -> -- _data_len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 364  ]
[e :U 365 ]
[; ;RF24_cg.c: 315: }
[; ;RF24_cg.c: 316: while ( blank_len-- ) {
"316
[e $U 366  ]
[e :U 367 ]
{
[; ;RF24_cg.c: 317: SPI_transfer(0xff);
"317
[e ( _SPI_transfer (1 -> -> 255 `i `uc ]
"318
}
[e :U 366 ]
"316
[e $ != -> -- _blank_len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 367  ]
[e :U 368 ]
[; ;RF24_cg.c: 318: }
[; ;RF24_cg.c: 319: RF24_endTransaction();
"319
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 323: return status;
"323
[e ) _status ]
[e $UE 361  ]
[; ;RF24_cg.c: 324: }
"324
[e :UE 361 ]
}
"327
[v _RF24_spiTrans `(uc ~T0 @X0 1 ef1`uc ]
{
[; ;RF24_cg.c: 327: uint8_t RF24_spiTrans(uint8_t cmd){
[e :U _RF24_spiTrans ]
[v _cmd `uc ~T0 @X0 1 r1 ]
[f ]
"329
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 329: uint8_t status;
[; ;RF24_cg.c: 331: RF24_beginTransaction();
"331
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 332: status = SPI_transfer( cmd );
"332
[e = _status ( _SPI_transfer (1 _cmd ]
[; ;RF24_cg.c: 333: RF24_endTransaction();
"333
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 335: return status;
"335
[e ) _status ]
[e $UE 369  ]
[; ;RF24_cg.c: 336: }
"336
[e :UE 369 ]
}
"341
[v _RF24_flush_rx `(uc ~T0 @X0 1 ef ]
"342
{
[; ;RF24_cg.c: 341: uint8_t RF24_flush_rx(void)
[; ;RF24_cg.c: 342: {
[e :U _RF24_flush_rx ]
[f ]
[; ;RF24_cg.c: 343: return RF24_spiTrans( 0xE2 );
"343
[e ) ( _RF24_spiTrans (1 -> -> 226 `i `uc ]
[e $UE 370  ]
[; ;RF24_cg.c: 344: }
"344
[e :UE 370 ]
}
"348
[v _RF24_flush_tx `(uc ~T0 @X0 1 ef ]
"349
{
[; ;RF24_cg.c: 348: uint8_t RF24_flush_tx(void )
[; ;RF24_cg.c: 349: {
[e :U _RF24_flush_tx ]
[f ]
[; ;RF24_cg.c: 350: return RF24_spiTrans( 0xE1 );
"350
[e ) ( _RF24_spiTrans (1 -> -> 225 `i `uc ]
[e $UE 371  ]
[; ;RF24_cg.c: 351: }
"351
[e :UE 371 ]
}
"355
[v _RF24_get_status `(uc ~T0 @X0 1 ef ]
"356
{
[; ;RF24_cg.c: 355: uint8_t RF24_get_status(void )
[; ;RF24_cg.c: 356: {
[e :U _RF24_get_status ]
[f ]
[; ;RF24_cg.c: 357: return RF24_spiTrans( 0xFF);
"357
[e ) ( _RF24_spiTrans (1 -> -> 255 `i `uc ]
[e $UE 372  ]
[; ;RF24_cg.c: 358: }
"358
[e :UE 372 ]
}
"433
[v _RF24_init `(v ~T0 @X0 1 ef2`uc`uc ]
"434
{
[; ;RF24_cg.c: 433: void RF24_init( uint8_t _cepin, uint8_t _cspin)
[; ;RF24_cg.c: 434: {
[e :U _RF24_init ]
"433
[v __cepin `uc ~T0 @X0 1 r1 ]
[v __cspin `uc ~T0 @X0 1 r2 ]
"434
[f ]
[; ;RF24_cg.c: 435: rf.ce_pin=_cepin;
"435
[e = . _rf 0 __cepin ]
[; ;RF24_cg.c: 436: rf.csn_pin=_cspin;
"436
[e = . _rf 1 __cspin ]
[; ;RF24_cg.c: 437: rf.p_variant=0;
"437
[e = . _rf 3 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 438: rf.payload_size=32;
"438
[e = . _rf 4 -> -> 32 `i `uc ]
[; ;RF24_cg.c: 439: rf.dynamic_payloads_enabled=0;
"439
[e = . _rf 5 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 440: rf.addr_width=5;
"440
[e = . _rf 7 -> -> 5 `i `uc ]
[; ;RF24_cg.c: 441: rf.csDelay=5;
"441
[e = . _rf 9 -> -> -> 5 `i `l `ul ]
[; ;RF24_cg.c: 442: rf.pipe0_reading_address[0]=0;
"442
[e = *U + &U . _rf 6 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _rf 6 `ui `ux -> -> 0 `i `uc ]
[; ;RF24_cg.c: 443: }
"443
[e :UE 373 ]
}
"464
[v _RF24_setChannel `(v ~T0 @X0 1 ef1`uc ]
"465
{
[; ;RF24_cg.c: 464: void RF24_setChannel( uint8_t channel)
[; ;RF24_cg.c: 465: {
[e :U _RF24_setChannel ]
"464
[v _channel `uc ~T0 @X0 1 r1 ]
"465
[f ]
"466
[v _max_channel `Cuc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 466: const uint8_t max_channel = 125;
[e = _max_channel -> -> 125 `i `uc ]
[; ;RF24_cg.c: 467: RF24_write_register_d(0x05,(channel<max_channel?channel:max_channel));
"467
[e ( _RF24_write_register_d (2 , -> -> 5 `i `uc -> ? < -> _channel `i -> _max_channel `i : -> _channel `i -> _max_channel `i `uc ]
[; ;RF24_cg.c: 468: }
"468
[e :UE 374 ]
}
"470
[v _RF24_getChannel `(uc ~T0 @X0 1 ef ]
"471
{
[; ;RF24_cg.c: 470: uint8_t RF24_getChannel(void)
[; ;RF24_cg.c: 471: {
[e :U _RF24_getChannel ]
[f ]
[; ;RF24_cg.c: 473: return RF24_read_register_d(0x05);
"473
[e ) ( _RF24_read_register_d (1 -> -> 5 `i `uc ]
[e $UE 375  ]
[; ;RF24_cg.c: 474: }
"474
[e :UE 375 ]
}
"477
[v _RF24_setPayloadSize `(v ~T0 @X0 1 ef1`uc ]
"478
{
[; ;RF24_cg.c: 477: void RF24_setPayloadSize(uint8_t size)
[; ;RF24_cg.c: 478: {
[e :U _RF24_setPayloadSize ]
"477
[v _size `uc ~T0 @X0 1 r1 ]
"478
[f ]
[; ;RF24_cg.c: 479: rf.payload_size = (size<32?size:32);
"479
[e = . _rf 4 -> ? < -> _size `i -> 32 `i : -> _size `i -> 32 `i `uc ]
[; ;RF24_cg.c: 480: }
"480
[e :UE 376 ]
}
"484
[v _RF24_getPayloadSize `(uc ~T0 @X0 1 ef ]
"485
{
[; ;RF24_cg.c: 484: uint8_t RF24_getPayloadSize(void)
[; ;RF24_cg.c: 485: {
[e :U _RF24_getPayloadSize ]
[f ]
[; ;RF24_cg.c: 486: return rf.payload_size;
"486
[e ) . _rf 4 ]
[e $UE 377  ]
[; ;RF24_cg.c: 487: }
"487
[e :UE 377 ]
}
"598
[v _RF24_begin `(uc ~T0 @X0 1 ef ]
"599
{
[; ;RF24_cg.c: 598: uint8_t RF24_begin(void )
[; ;RF24_cg.c: 599: {
[e :U _RF24_begin ]
[f ]
"601
[v _setup `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 601: uint8_t setup=0;
[e = _setup -> -> 0 `i `uc ]
[; ;RF24_cg.c: 640: if (rf.ce_pin != rf.csn_pin) pinMode(rf.ce_pin,0);
"640
[e $ ! != -> . _rf 0 `i -> . _rf 1 `i 379  ]
[e ( _pinMode (2 , . _rf 0 -> -> 0 `i `uc ]
[e :U 379 ]
[; ;RF24_cg.c: 643: if (rf.ce_pin != rf.csn_pin)
"643
[e $ ! != -> . _rf 0 `i -> . _rf 1 `i 380  ]
[; ;RF24_cg.c: 645: pinMode(rf.csn_pin,0);
"645
[e ( _pinMode (2 , . _rf 1 -> -> 0 `i `uc ]
[e :U 380 ]
[; ;RF24_cg.c: 647: SPI_begin();
"647
[e ( _SPI_begin ..  ]
[; ;RF24_cg.c: 648: RF24_ce_d(0);
"648
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 649: RF24_csn_d(1);
"649
[e ( _RF24_csn_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 661: delay( 5 ) ;
"661
[e ( _delay (1 -> -> 5 `i `ui ]
[; ;RF24_cg.c: 664: RF24_write_register_d( 0x00, 0b00001100 ) ;
"664
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> -> 12 `i `uc ]
[; ;RF24_cg.c: 669: RF24_setRetries(5,15);
"669
[e ( _RF24_setRetries (2 , -> -> 5 `i `uc -> -> 15 `i `uc ]
[; ;RF24_cg.c: 676: if( RF24_setDataRate( RF24_250KBPS ) )
"676
[e $ ! != -> ( _RF24_setDataRate (1 . `E3388 2 `i -> -> -> 0 `i `uc `i 381  ]
[; ;RF24_cg.c: 677: {
"677
{
[; ;RF24_cg.c: 678: rf.p_variant = 1 ;
"678
[e = . _rf 3 -> -> 1 `i `uc ]
"679
}
[e :U 381 ]
[; ;RF24_cg.c: 679: }
[; ;RF24_cg.c: 680: setup = RF24_read_register_d(0x06);
"680
[e = _setup ( _RF24_read_register_d (1 -> -> 6 `i `uc ]
[; ;RF24_cg.c: 688: RF24_setDataRate( RF24_1MBPS ) ;
"688
[e ( _RF24_setDataRate (1 . `E3388 0 ]
[; ;RF24_cg.c: 694: RF24_toggle_features_d();
"694
[e ( _RF24_toggle_features_d ..  ]
[; ;RF24_cg.c: 695: RF24_write_register_d(0x1D,0 );
"695
[e ( _RF24_write_register_d (2 , -> -> 29 `i `uc -> -> 0 `i `uc ]
[; ;RF24_cg.c: 696: RF24_write_register_d(0x1C,0);
"696
[e ( _RF24_write_register_d (2 , -> -> 28 `i `uc -> -> 0 `i `uc ]
[; ;RF24_cg.c: 700: RF24_write_register_d(0x07,(1<<(6)) | (1<<(5)) | (1<<(4)) );
"700
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> | | << -> 1 `i -> 6 `i << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 705: RF24_setChannel(76);
"705
[e ( _RF24_setChannel (1 -> -> 76 `i `uc ]
[; ;RF24_cg.c: 708: RF24_flush_rx();
"708
[e ( _RF24_flush_rx ..  ]
[; ;RF24_cg.c: 709: RF24_flush_tx();
"709
[e ( _RF24_flush_tx ..  ]
[; ;RF24_cg.c: 711: RF24_powerUp();
"711
[e ( _RF24_powerUp ..  ]
[; ;RF24_cg.c: 715: RF24_write_register_d(0x00, ( RF24_read_register_d(0x00) ) & ~(1<<(0)) );
"715
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i ~ << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 718: return ( setup != 0 && setup != 0xff );
"718
[e ) -> -> && != -> _setup `i -> 0 `i != -> _setup `i -> 255 `i `i `uc ]
[e $UE 378  ]
[; ;RF24_cg.c: 719: }
"719
[e :UE 378 ]
}
"723
[v _RF24_startListening `(v ~T0 @X0 1 ef ]
"724
{
[; ;RF24_cg.c: 723: void RF24_startListening(void)
[; ;RF24_cg.c: 724: {
[e :U _RF24_startListening ]
[f ]
[; ;RF24_cg.c: 726: RF24_powerUp();
"726
[e ( _RF24_powerUp ..  ]
[; ;RF24_cg.c: 728: RF24_write_register_d(0x00, RF24_read_register_d(0x00) | (1<<(0)));
"728
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 729: RF24_write_register_d(0x07, (1<<(6)) | (1<<(5)) | (1<<(4)) );
"729
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> | | << -> 1 `i -> 6 `i << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 730: RF24_ce_d(1);
"730
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 732: if (rf.pipe0_reading_address[0] > 0){
"732
[e $ ! > -> *U + &U . _rf 6 * -> -> -> 0 `i `ui `ux -> -> # *U &U . _rf 6 `ui `ux `i -> 0 `i 383  ]
{
[; ;RF24_cg.c: 733: RF24_write_register_c_d(0x0A, rf.pipe0_reading_address, rf.addr_width);
"733
[e ( _RF24_write_register_c_d (3 , , -> -> 10 `i `uc -> &U . _rf 6 `*Cuc . _rf 7 ]
"734
}
[; ;RF24_cg.c: 734: }else{
[e $U 384  ]
[e :U 383 ]
{
[; ;RF24_cg.c: 735: RF24_closeReadingPipe(0);
"735
[e ( _RF24_closeReadingPipe (1 -> -> 0 `i `uc ]
"736
}
[e :U 384 ]
[; ;RF24_cg.c: 736: }
[; ;RF24_cg.c: 740: if(RF24_read_register_d(0x1D) & (1<<(1))){
"740
[e $ ! != & -> ( _RF24_read_register_d (1 -> -> 29 `i `uc `i << -> 1 `i -> 1 `i -> 0 `i 385  ]
{
[; ;RF24_cg.c: 741: RF24_flush_tx();
"741
[e ( _RF24_flush_tx ..  ]
"742
}
[e :U 385 ]
[; ;RF24_cg.c: 742: }
[; ;RF24_cg.c: 746: }
"746
[e :UE 382 ]
}
"749
[v _child_pipe_enable `Cuc ~T0 @X0 -> 0 `x s ]
[i _child_pipe_enable
:U ..
"751
-> -> 0 `i `uc
-> -> 1 `i `uc
-> -> 2 `i `uc
-> -> 3 `i `uc
-> -> 4 `i `uc
"752
-> -> 5 `i `uc
..
]
[; ;RF24_cg.c: 749: static const uint8_t child_pipe_enable[]  =
[; ;RF24_cg.c: 750: {
[; ;RF24_cg.c: 751: 0, 1, 2, 3, 4, 5
[; ;RF24_cg.c: 752: };
"754
[v _RF24_stopListening `(v ~T0 @X0 1 ef ]
"755
{
[; ;RF24_cg.c: 754: void RF24_stopListening(void)
[; ;RF24_cg.c: 755: {
[e :U _RF24_stopListening ]
[f ]
[; ;RF24_cg.c: 756: RF24_ce_d(0);
"756
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 758: delayMicroseconds(rf.txDelay);
"758
[e ( _delayMicroseconds (1 -> . _rf 8 `uc ]
[; ;RF24_cg.c: 760: if(RF24_read_register_d(0x1D) & (1<<(1))){
"760
[e $ ! != & -> ( _RF24_read_register_d (1 -> -> 29 `i `uc `i << -> 1 `i -> 1 `i -> 0 `i 387  ]
{
[; ;RF24_cg.c: 761: delayMicroseconds(rf.txDelay);
"761
[e ( _delayMicroseconds (1 -> . _rf 8 `uc ]
[; ;RF24_cg.c: 762: RF24_flush_tx();
"762
[e ( _RF24_flush_tx ..  ]
"763
}
[e :U 387 ]
[; ;RF24_cg.c: 763: }
[; ;RF24_cg.c: 765: RF24_write_register_d(0x00, ( RF24_read_register_d(0x00) ) & ~(1<<(0)) );
"765
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i ~ << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 774: RF24_write_register_d(0x02,RF24_read_register_d(0x02) | (1<<((*(&child_pipe_enable[0])))));
"774
[e ( _RF24_write_register_d (2 , -> -> 2 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 2 `i `uc `i << -> 1 `i *U &U *U + &U _child_pipe_enable * -> -> -> 0 `i `ui `ux -> -> # *U &U _child_pipe_enable `ui `ux `uc ]
[; ;RF24_cg.c: 778: }
"778
[e :UE 386 ]
}
"782
[v _RF24_powerDown `(v ~T0 @X0 1 ef ]
"783
{
[; ;RF24_cg.c: 782: void RF24_powerDown(void)
[; ;RF24_cg.c: 783: {
[e :U _RF24_powerDown ]
[f ]
[; ;RF24_cg.c: 784: RF24_ce_d(0);
"784
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 785: RF24_write_register_d(0x00,RF24_read_register_d(0x00) & ~(1<<(1)));
"785
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i ~ << -> 1 `i -> 1 `i `uc ]
[; ;RF24_cg.c: 786: }
"786
[e :UE 388 ]
}
"791
[v _RF24_powerUp `(v ~T0 @X0 1 ef ]
"792
{
[; ;RF24_cg.c: 791: void RF24_powerUp(void)
[; ;RF24_cg.c: 792: {
[e :U _RF24_powerUp ]
[f ]
"793
[v _cfg `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 793: uint8_t cfg = RF24_read_register_d(0x00);
[e = _cfg ( _RF24_read_register_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 796: if (!(cfg & (1<<(1)))){
"796
[e $ ! ! != & -> _cfg `i << -> 1 `i -> 1 `i -> 0 `i 390  ]
{
[; ;RF24_cg.c: 797: RF24_write_register_d(0x00, cfg | (1<<(1)));
"797
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc -> | -> _cfg `i << -> 1 `i -> 1 `i `uc ]
[; ;RF24_cg.c: 802: delay(5);
"802
[e ( _delay (1 -> -> 5 `i `ui ]
"803
}
[e :U 390 ]
[; ;RF24_cg.c: 803: }
[; ;RF24_cg.c: 804: }
"804
[e :UE 389 ]
}
"822
[v _RF24_write_m `(uc ~T0 @X0 1 ef3`*Cv`uc`Cuc ]
"823
{
[; ;RF24_cg.c: 822: uint8_t RF24_write_m( const void* buf, uint8_t len, const uint8_t multicast )
[; ;RF24_cg.c: 823: {
[e :U _RF24_write_m ]
"822
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[v _multicast `Cuc ~T0 @X0 1 r3 ]
"823
[f ]
"824
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 824: uint8_t status;
[; ;RF24_cg.c: 827: RF24_startFastWrite(buf,len,multicast,1);
"827
[e ( _RF24_startFastWrite (4 , , , _buf _len _multicast -> -> 1 `i `uc ]
[; ;RF24_cg.c: 834: while( ! ( RF24_get_status() & ( (1<<(5)) | (1<<(4)) ))) {
"834
[e $U 392  ]
[e :U 393 ]
{
"845
}
[e :U 392 ]
"834
[e $ ! != & -> ( _RF24_get_status ..  `i | << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i -> 0 `i 393  ]
[e :U 394 ]
[; ;RF24_cg.c: 845: }
[; ;RF24_cg.c: 847: RF24_ce_d(0);
"847
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 849: status = RF24_write_register_d(0x07,(1<<(6)) | (1<<(5)) | (1<<(4)) );
"849
[e = _status ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> | | << -> 1 `i -> 6 `i << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 852: if( status & (1<<(4))){
"852
[e $ ! != & -> _status `i << -> 1 `i -> 4 `i -> 0 `i 395  ]
{
[; ;RF24_cg.c: 853: RF24_flush_tx();
"853
[e ( _RF24_flush_tx ..  ]
[; ;RF24_cg.c: 854: return 0;
"854
[e ) -> -> 0 `i `uc ]
[e $UE 391  ]
"855
}
[e :U 395 ]
[; ;RF24_cg.c: 855: }
[; ;RF24_cg.c: 857: return 1;
"857
[e ) -> -> 1 `i `uc ]
[e $UE 391  ]
[; ;RF24_cg.c: 858: }
"858
[e :UE 391 ]
}
"860
[v _RF24_write `(uc ~T0 @X0 1 ef2`*Cv`uc ]
{
[; ;RF24_cg.c: 860: uint8_t RF24_write(const void* buf, uint8_t len ){
[e :U _RF24_write ]
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RF24_cg.c: 861: return RF24_write_m(buf,len,0);
"861
[e ) ( _RF24_write_m (3 , , _buf _len -> -> 0 `i `uc ]
[e $UE 396  ]
[; ;RF24_cg.c: 862: }
"862
[e :UE 396 ]
}
"866
[v _RF24_writeBlocking `(uc ~T0 @X0 1 ef3`*Cv`uc`ul ]
"867
{
[; ;RF24_cg.c: 866: uint8_t RF24_writeBlocking(const void* buf, uint8_t len, uint32_t timeout )
[; ;RF24_cg.c: 867: {
[e :U _RF24_writeBlocking ]
"866
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[v _timeout `ul ~T0 @X0 1 r3 ]
"867
[f ]
"873
[v _timer `ul ~T0 @X0 1 a ]
[; ;RF24_cg.c: 873: uint32_t timer = millis();
[e = _timer -> ( _millis ..  `ul ]
[; ;RF24_cg.c: 875: while( ( RF24_get_status() & ( (1<<(0)) ))) {
"875
[e $U 398  ]
[e :U 399 ]
{
[; ;RF24_cg.c: 877: if( RF24_get_status() & (1<<(4))){
"877
[e $ ! != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 4 `i -> 0 `i 401  ]
{
[; ;RF24_cg.c: 878: RF24_reUseTX();
"878
[e ( _RF24_reUseTX ..  ]
[; ;RF24_cg.c: 879: if(millis() - timer > timeout){ return 0; }
"879
[e $ ! > - -> ( _millis ..  `ul _timer _timeout 402  ]
{
[e ) -> -> 0 `i `uc ]
[e $UE 397  ]
}
[e :U 402 ]
"880
}
[e :U 401 ]
"890
}
[e :U 398 ]
"875
[e $ != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 0 `i -> 0 `i 399  ]
[e :U 400 ]
[; ;RF24_cg.c: 880: }
[; ;RF24_cg.c: 890: }
[; ;RF24_cg.c: 893: RF24_startFastWrite(buf,len,0,1);
"893
[e ( _RF24_startFastWrite (4 , , , _buf _len -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;RF24_cg.c: 895: return 1;
"895
[e ) -> -> 1 `i `uc ]
[e $UE 397  ]
[; ;RF24_cg.c: 896: }
"896
[e :UE 397 ]
}
"900
[v _RF24_reUseTX `(v ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 900: void RF24_reUseTX(void){
[e :U _RF24_reUseTX ]
[f ]
[; ;RF24_cg.c: 901: RF24_write_register_d(0x07,(1<<(4)) );
"901
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 902: RF24_spiTrans(0xE3 );
"902
[e ( _RF24_spiTrans (1 -> -> 227 `i `uc ]
[; ;RF24_cg.c: 903: RF24_ce_d(0);
"903
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 904: RF24_ce_d(1);
"904
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 905: }
"905
[e :UE 403 ]
}
"909
[v _RF24_writeFast_m `(uc ~T0 @X0 1 ef3`*Cv`uc`Cuc ]
"910
{
[; ;RF24_cg.c: 909: uint8_t RF24_writeFast_m( const void* buf, uint8_t len, const uint8_t multicast )
[; ;RF24_cg.c: 910: {
[e :U _RF24_writeFast_m ]
"909
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[v _multicast `Cuc ~T0 @X0 1 r3 ]
"910
[f ]
[; ;RF24_cg.c: 920: while( ( RF24_get_status() & ( (1<<(0)) ))) {
"920
[e $U 405  ]
[e :U 406 ]
{
[; ;RF24_cg.c: 922: if( RF24_get_status() & (1<<(4))){
"922
[e $ ! != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 4 `i -> 0 `i 408  ]
{
[; ;RF24_cg.c: 924: RF24_write_register_d(0x07,(1<<(4)) );
"924
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 925: return 0;
"925
[e ) -> -> 0 `i `uc ]
[e $UE 404  ]
"927
}
[e :U 408 ]
"936
}
[e :U 405 ]
"920
[e $ != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 0 `i -> 0 `i 406  ]
[e :U 407 ]
[; ;RF24_cg.c: 927: }
[; ;RF24_cg.c: 936: }
[; ;RF24_cg.c: 938: RF24_startFastWrite(buf,len,multicast,1);
"938
[e ( _RF24_startFastWrite (4 , , , _buf _len _multicast -> -> 1 `i `uc ]
[; ;RF24_cg.c: 940: return 1;
"940
[e ) -> -> 1 `i `uc ]
[e $UE 404  ]
[; ;RF24_cg.c: 941: }
"941
[e :UE 404 ]
}
"943
[v _RF24_writeFast `(uc ~T0 @X0 1 ef2`*Cv`uc ]
{
[; ;RF24_cg.c: 943: uint8_t RF24_writeFast(const void* buf, uint8_t len ){
[e :U _RF24_writeFast ]
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RF24_cg.c: 944: return RF24_writeFast_m(buf,len,0);
"944
[e ) ( _RF24_writeFast_m (3 , , _buf _len -> -> 0 `i `uc ]
[e $UE 409  ]
[; ;RF24_cg.c: 945: }
"945
[e :UE 409 ]
}
"954
[v _RF24_startFastWrite `(v ~T0 @X0 1 ef4`*Cv`uc`Cuc`uc ]
{
[; ;RF24_cg.c: 954: void RF24_startFastWrite(const void* buf, uint8_t len, const uint8_t multicast, uint8_t startTx){
[e :U _RF24_startFastWrite ]
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[v _multicast `Cuc ~T0 @X0 1 r3 ]
[v _startTx `uc ~T0 @X0 1 r4 ]
[f ]
[; ;RF24_cg.c: 957: RF24_write_payload( buf, len,multicast ? 0xB0 : 0xA0 ) ;
"957
[e ( _RF24_write_payload (3 , , _buf _len -> ? != -> _multicast `i -> -> -> 0 `i `Cuc `i : -> 176 `i -> 160 `i `uc ]
[; ;RF24_cg.c: 958: if(startTx){
"958
[e $ ! != -> _startTx `i -> -> -> 0 `i `uc `i 411  ]
{
[; ;RF24_cg.c: 959: RF24_ce_d(1);
"959
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
"960
}
[e :U 411 ]
[; ;RF24_cg.c: 960: }
[; ;RF24_cg.c: 962: }
"962
[e :UE 410 ]
}
"968
[v _RF24_startWrite `(v ~T0 @X0 1 ef3`*Cv`uc`Cuc ]
{
[; ;RF24_cg.c: 968: void RF24_startWrite(const void* buf, uint8_t len, const uint8_t multicast ){
[e :U _RF24_startWrite ]
[v _buf `*Cv ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[v _multicast `Cuc ~T0 @X0 1 r3 ]
[f ]
[; ;RF24_cg.c: 973: RF24_write_payload( buf, len,multicast? 0xB0 : 0xA0 ) ;
"973
[e ( _RF24_write_payload (3 , , _buf _len -> ? != -> _multicast `i -> -> -> 0 `i `Cuc `i : -> 176 `i -> 160 `i `uc ]
[; ;RF24_cg.c: 974: RF24_ce_d(1);
"974
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 976: delayMicroseconds(10);
"976
[e ( _delayMicroseconds (1 -> -> 10 `i `uc ]
[; ;RF24_cg.c: 978: RF24_ce_d(0);
"978
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 981: }
"981
[e :UE 412 ]
}
"985
[v _RF24_rxFifoFull `(uc ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 985: uint8_t RF24_rxFifoFull(void){
[e :U _RF24_rxFifoFull ]
[f ]
[; ;RF24_cg.c: 986: return RF24_read_register_d(0x17) & (1<<(1));
"986
[e ) -> & -> ( _RF24_read_register_d (1 -> -> 23 `i `uc `i << -> 1 `i -> 1 `i `uc ]
[e $UE 413  ]
[; ;RF24_cg.c: 987: }
"987
[e :UE 413 ]
}
"990
[v _RF24_txStandBy `(uc ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 990: uint8_t RF24_txStandBy(void){
[e :U _RF24_txStandBy ]
[f ]
[; ;RF24_cg.c: 995: while( ! (RF24_read_register_d(0x17) & (1<<(4))) ){
"995
[e $U 415  ]
[e :U 416 ]
{
[; ;RF24_cg.c: 996: if( RF24_get_status() & (1<<(4))){
"996
[e $ ! != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 4 `i -> 0 `i 418  ]
{
[; ;RF24_cg.c: 997: RF24_write_register_d(0x07,(1<<(4)) );
"997
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 998: RF24_ce_d(0);
"998
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 999: RF24_flush_tx();;
"999
[e ( _RF24_flush_tx ..  ]
[; ;RF24_cg.c: 1000: return 0;
"1000
[e ) -> -> 0 `i `uc ]
[e $UE 414  ]
"1001
}
[e :U 418 ]
"1010
}
[e :U 415 ]
"995
[e $ ! != & -> ( _RF24_read_register_d (1 -> -> 23 `i `uc `i << -> 1 `i -> 4 `i -> 0 `i 416  ]
[e :U 417 ]
[; ;RF24_cg.c: 1001: }
[; ;RF24_cg.c: 1010: }
[; ;RF24_cg.c: 1012: RF24_ce_d(0);
"1012
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 1013: return 1;
"1013
[e ) -> -> 1 `i `uc ]
[e $UE 414  ]
[; ;RF24_cg.c: 1014: }
"1014
[e :UE 414 ]
}
"1018
[v _RF24_txStandBy_t `(uc ~T0 @X0 1 ef2`ul`uc ]
{
[; ;RF24_cg.c: 1018: uint8_t RF24_txStandBy_t(uint32_t timeout, uint8_t startTx){
[e :U _RF24_txStandBy_t ]
[v _timeout `ul ~T0 @X0 1 r1 ]
[v _startTx `uc ~T0 @X0 1 r2 ]
[f ]
"1019
[v _start `ul ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1019: uint32_t start;
[; ;RF24_cg.c: 1021: if(startTx){
"1021
[e $ ! != -> _startTx `i -> -> -> 0 `i `uc `i 420  ]
{
[; ;RF24_cg.c: 1022: RF24_stopListening();
"1022
[e ( _RF24_stopListening ..  ]
[; ;RF24_cg.c: 1023: RF24_ce_d(1);
"1023
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
"1024
}
[e :U 420 ]
[; ;RF24_cg.c: 1024: }
[; ;RF24_cg.c: 1026: start = millis();
"1026
[e = _start -> ( _millis ..  `ul ]
[; ;RF24_cg.c: 1028: while( ! (RF24_read_register_d(0x17) & (1<<(4))) ){
"1028
[e $U 421  ]
[e :U 422 ]
{
[; ;RF24_cg.c: 1029: if( RF24_get_status() & (1<<(4))){
"1029
[e $ ! != & -> ( _RF24_get_status ..  `i << -> 1 `i -> 4 `i -> 0 `i 424  ]
{
[; ;RF24_cg.c: 1030: RF24_write_register_d(0x07,(1<<(4)) );
"1030
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 1031: RF24_ce_d(0);
"1031
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 1032: RF24_ce_d(1);
"1032
[e ( _RF24_ce_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 1033: if(millis() - start >= timeout){
"1033
[e $ ! >= - -> ( _millis ..  `ul _start _timeout 425  ]
{
[; ;RF24_cg.c: 1034: RF24_ce_d(0); RF24_flush_tx();; return 0;
"1034
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[e ( _RF24_flush_tx ..  ]
[e ) -> -> 0 `i `uc ]
[e $UE 419  ]
"1035
}
[e :U 425 ]
"1036
}
[e :U 424 ]
"1045
}
[e :U 421 ]
"1028
[e $ ! != & -> ( _RF24_read_register_d (1 -> -> 23 `i `uc `i << -> 1 `i -> 4 `i -> 0 `i 422  ]
[e :U 423 ]
[; ;RF24_cg.c: 1035: }
[; ;RF24_cg.c: 1036: }
[; ;RF24_cg.c: 1045: }
[; ;RF24_cg.c: 1048: RF24_ce_d(0);
"1048
[e ( _RF24_ce_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 1049: return 1;
"1049
[e ) -> -> 1 `i `uc ]
[e $UE 419  ]
[; ;RF24_cg.c: 1051: }
"1051
[e :UE 419 ]
}
"1055
[v _RF24_maskIRQ `(v ~T0 @X0 1 ef3`uc`uc`uc ]
{
[; ;RF24_cg.c: 1055: void RF24_maskIRQ(uint8_t tx, uint8_t fail, uint8_t rx){
[e :U _RF24_maskIRQ ]
[v _tx `uc ~T0 @X0 1 r1 ]
[v _fail `uc ~T0 @X0 1 r2 ]
[v _rx `uc ~T0 @X0 1 r3 ]
[f ]
"1057
[v _config `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1057: uint8_t config = RF24_read_register_d(0x00);
[e = _config ( _RF24_read_register_d (1 -> -> 0 `i `uc ]
[; ;RF24_cg.c: 1059: config &= ~(1 << 4 | 1 << 5 | 1 << 6);
"1059
[e =& _config -> ~ | | << -> 1 `i -> 4 `i << -> 1 `i -> 5 `i << -> 1 `i -> 6 `i `uc ]
[; ;RF24_cg.c: 1061: config |= fail << 4 | tx << 5 | rx << 6;
"1061
[e =| _config -> | | << -> _fail `i -> 4 `i << -> _tx `i -> 5 `i << -> _rx `i -> 6 `i `uc ]
[; ;RF24_cg.c: 1062: RF24_write_register_d(0x00, config);
"1062
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc _config ]
[; ;RF24_cg.c: 1063: }
"1063
[e :UE 426 ]
}
"1067
[v _RF24_getDynamicPayloadSize `(uc ~T0 @X0 1 ef ]
"1068
{
[; ;RF24_cg.c: 1067: uint8_t RF24_getDynamicPayloadSize(void)
[; ;RF24_cg.c: 1068: {
[e :U _RF24_getDynamicPayloadSize ]
[f ]
"1069
[v _result `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1069: uint8_t result = 0;
[e = _result -> -> 0 `i `uc ]
[; ;RF24_cg.c: 1079: RF24_beginTransaction();
"1079
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 1080: SPI_transfer( 0x60 );
"1080
[e ( _SPI_transfer (1 -> -> 96 `i `uc ]
[; ;RF24_cg.c: 1081: result = SPI_transfer(0xff);
"1081
[e = _result ( _SPI_transfer (1 -> -> 255 `i `uc ]
[; ;RF24_cg.c: 1082: RF24_endTransaction();
"1082
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 1085: if(result > 32) { RF24_flush_rx();; delay(2); return 0; }
"1085
[e $ ! > -> _result `i -> 32 `i 428  ]
{
[e ( _RF24_flush_rx ..  ]
[e ( _delay (1 -> -> 2 `i `ui ]
[e ) -> -> 0 `i `uc ]
[e $UE 427  ]
}
[e :U 428 ]
[; ;RF24_cg.c: 1086: return result;
"1086
[e ) _result ]
[e $UE 427  ]
[; ;RF24_cg.c: 1087: }
"1087
[e :UE 427 ]
}
"1091
[v _RF24_available `(uc ~T0 @X0 1 ef ]
"1092
{
[; ;RF24_cg.c: 1091: uint8_t RF24_available(void)
[; ;RF24_cg.c: 1092: {
[e :U _RF24_available ]
[f ]
[; ;RF24_cg.c: 1093: return RF24_available_p((0));
"1093
[e ) ( _RF24_available_p (1 -> -> 0 `i `*uc ]
[e $UE 429  ]
[; ;RF24_cg.c: 1094: }
"1094
[e :UE 429 ]
}
"1098
[v _RF24_available_p `(uc ~T0 @X0 1 ef1`*uc ]
"1099
{
[; ;RF24_cg.c: 1098: uint8_t RF24_available_p(uint8_t* pipe_num)
[; ;RF24_cg.c: 1099: {
[e :U _RF24_available_p ]
"1098
[v _pipe_num `*uc ~T0 @X0 1 r1 ]
"1099
[f ]
[; ;RF24_cg.c: 1100: if (!( RF24_read_register_d(0x17) & (1<<(0)) )){
"1100
[e $ ! ! != & -> ( _RF24_read_register_d (1 -> -> 23 `i `uc `i << -> 1 `i -> 0 `i -> 0 `i 431  ]
{
[; ;RF24_cg.c: 1103: if ( pipe_num ){
"1103
[e $ ! != _pipe_num -> -> 0 `i `*uc 432  ]
{
"1104
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1104: uint8_t status = RF24_get_status();
[e = _status ( _RF24_get_status ..  ]
[; ;RF24_cg.c: 1105: *pipe_num = ( status >> 1 ) & 0b111;
"1105
[e = *U _pipe_num -> & >> -> _status `i -> 1 `i -> 7 `i `uc ]
"1106
}
[e :U 432 ]
[; ;RF24_cg.c: 1106: }
[; ;RF24_cg.c: 1107: return 1;
"1107
[e ) -> -> 1 `i `uc ]
[e $UE 430  ]
"1108
}
[e :U 431 ]
[; ;RF24_cg.c: 1108: }
[; ;RF24_cg.c: 1111: return 0;
"1111
[e ) -> -> 0 `i `uc ]
[e $UE 430  ]
[; ;RF24_cg.c: 1114: }
"1114
[e :UE 430 ]
}
"1118
[v _RF24_read `(v ~T0 @X0 1 ef2`*v`uc ]
{
[; ;RF24_cg.c: 1118: void RF24_read(void* buf, uint8_t len ){
[e :U _RF24_read ]
[v _buf `*v ~T0 @X0 1 r1 ]
[v _len `uc ~T0 @X0 1 r2 ]
[f ]
[; ;RF24_cg.c: 1121: RF24_read_payload( buf, len );
"1121
[e ( _RF24_read_payload (2 , _buf _len ]
[; ;RF24_cg.c: 1124: RF24_write_register_d(0x07,(1<<(6)) | (1<<(4)) | (1<<(5)) );
"1124
[e ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> | | << -> 1 `i -> 6 `i << -> 1 `i -> 4 `i << -> 1 `i -> 5 `i `uc ]
[; ;RF24_cg.c: 1126: }
"1126
[e :UE 433 ]
}
"1130
[v _RF24_whatHappened `(v ~T0 @X0 1 ef3`*uc`*uc`*uc ]
"1131
{
[; ;RF24_cg.c: 1130: void RF24_whatHappened( uint8_t * tx_ok,uint8_t * tx_fail,uint8_t * rx_ready)
[; ;RF24_cg.c: 1131: {
[e :U _RF24_whatHappened ]
"1130
[v _tx_ok `*uc ~T0 @X0 1 r1 ]
[v _tx_fail `*uc ~T0 @X0 1 r2 ]
[v _rx_ready `*uc ~T0 @X0 1 r3 ]
"1131
[f ]
"1134
[v _status `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1134: uint8_t status = RF24_write_register_d(0x07,(1<<(6)) | (1<<(5)) | (1<<(4)) );
[e = _status ( _RF24_write_register_d (2 , -> -> 7 `i `uc -> | | << -> 1 `i -> 6 `i << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 1137: *tx_ok = status & (1<<(5));
"1137
[e = *U _tx_ok -> & -> _status `i << -> 1 `i -> 5 `i `uc ]
[; ;RF24_cg.c: 1138: *tx_fail = status & (1<<(4));
"1138
[e = *U _tx_fail -> & -> _status `i << -> 1 `i -> 4 `i `uc ]
[; ;RF24_cg.c: 1139: *rx_ready = status & (1<<(6));
"1139
[e = *U _rx_ready -> & -> _status `i << -> 1 `i -> 6 `i `uc ]
[; ;RF24_cg.c: 1140: }
"1140
[e :UE 434 ]
}
"1144
[v _RF24_openWritingPipe_d `(v ~T0 @X0 1 ef1`*Cuc ]
"1145
{
[; ;RF24_cg.c: 1144: void RF24_openWritingPipe_d(const raddr_t* value_)
[; ;RF24_cg.c: 1145: {
[e :U _RF24_openWritingPipe_d ]
"1144
[v _value_ `*Cuc ~T0 @X0 1 r1 ]
"1145
[f ]
"1146
[v _i `uc ~T0 @X0 1 a ]
"1147
[v _value `uc ~T0 @X0 -> 5 `i a ]
[; ;RF24_cg.c: 1146: uint8_t i;
[; ;RF24_cg.c: 1147: raddr_t value[5];
[; ;RF24_cg.c: 1148: for(i=0;i<5;i++)
"1148
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 436  ]
[e $U 437  ]
"1149
[e :U 436 ]
[; ;RF24_cg.c: 1149: {
{
[; ;RF24_cg.c: 1150: value[i]=value_[4-i];
"1150
[e = *U + &U _value * -> _i `ux -> -> # *U &U _value `ui `ux *U + _value_ * -> - -> 4 `i -> _i `i `x -> -> # *U _value_ `i `x ]
"1151
}
"1148
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 436  ]
[e :U 437 ]
"1151
}
[; ;RF24_cg.c: 1151: }
[; ;RF24_cg.c: 1153: RF24_write_register_c_d(0x0A, ((uint8_t*)(value)), rf.addr_width);
"1153
[e ( _RF24_write_register_c_d (3 , , -> -> 10 `i `uc -> &U _value `*Cuc . _rf 7 ]
[; ;RF24_cg.c: 1154: RF24_write_register_c_d(0x10, ((uint8_t*)(value)), rf.addr_width);
"1154
[e ( _RF24_write_register_c_d (3 , , -> -> 16 `i `uc -> &U _value `*Cuc . _rf 7 ]
[; ;RF24_cg.c: 1159: RF24_write_register_d(0x11,rf.payload_size);
"1159
[e ( _RF24_write_register_d (2 , -> -> 17 `i `uc . _rf 4 ]
[; ;RF24_cg.c: 1160: }
"1160
[e :UE 435 ]
}
"1163
[v _RF24_openWritingPipe `(v ~T0 @X0 1 ef1`*Cuc ]
"1164
{
[; ;RF24_cg.c: 1163: void RF24_openWritingPipe(const uint8_t *address)
[; ;RF24_cg.c: 1164: {
[e :U _RF24_openWritingPipe ]
"1163
[v _address `*Cuc ~T0 @X0 1 r1 ]
"1164
[f ]
[; ;RF24_cg.c: 1168: RF24_write_register_c_d(0x0A,address, rf.addr_width);
"1168
[e ( _RF24_write_register_c_d (3 , , -> -> 10 `i `uc _address . _rf 7 ]
[; ;RF24_cg.c: 1169: RF24_write_register_c_d(0x10, address, rf.addr_width);
"1169
[e ( _RF24_write_register_c_d (3 , , -> -> 16 `i `uc _address . _rf 7 ]
[; ;RF24_cg.c: 1173: RF24_write_register_d(0x11,rf.payload_size);
"1173
[e ( _RF24_write_register_d (2 , -> -> 17 `i `uc . _rf 4 ]
[; ;RF24_cg.c: 1174: }
"1174
[e :UE 439 ]
}
"1177
[v _child_pipe `Cuc ~T0 @X0 -> 0 `x s ]
[i _child_pipe
:U ..
"1179
-> -> 10 `i `uc
-> -> 11 `i `uc
-> -> 12 `i `uc
-> -> 13 `i `uc
-> -> 14 `i `uc
"1180
-> -> 15 `i `uc
..
]
[; ;RF24_cg.c: 1177: static const uint8_t child_pipe[]  =
[; ;RF24_cg.c: 1178: {
[; ;RF24_cg.c: 1179: 0x0A, 0x0B, 0x0C, 0x0D, 0x0E, 0x0F
[; ;RF24_cg.c: 1180: };
"1181
[v _child_payload_size `Cuc ~T0 @X0 -> 0 `x s ]
[i _child_payload_size
:U ..
"1183
-> -> 17 `i `uc
-> -> 18 `i `uc
-> -> 19 `i `uc
-> -> 20 `i `uc
-> -> 21 `i `uc
"1184
-> -> 22 `i `uc
..
]
[; ;RF24_cg.c: 1181: static const uint8_t child_payload_size[]  =
[; ;RF24_cg.c: 1182: {
[; ;RF24_cg.c: 1183: 0x11, 0x12, 0x13, 0x14, 0x15, 0x16
[; ;RF24_cg.c: 1184: };
"1187
[v _RF24_openReadingPipe_d `(v ~T0 @X0 1 ef2`uc`*Cuc ]
"1188
{
[; ;RF24_cg.c: 1187: void RF24_openReadingPipe_d(uint8_t child, const raddr_t* address_)
[; ;RF24_cg.c: 1188: {
[e :U _RF24_openReadingPipe_d ]
"1187
[v _child `uc ~T0 @X0 1 r1 ]
[v _address_ `*Cuc ~T0 @X0 1 r2 ]
"1188
[f ]
"1189
[v _i `uc ~T0 @X0 1 a ]
"1190
[v _address `uc ~T0 @X0 -> 5 `i a ]
[; ;RF24_cg.c: 1189: uint8_t i;
[; ;RF24_cg.c: 1190: raddr_t address[5];
[; ;RF24_cg.c: 1191: for(i=0;i<5;i++)
"1191
{
[e = _i -> -> 0 `i `uc ]
[e $ < -> _i `i -> 5 `i 441  ]
[e $U 442  ]
"1192
[e :U 441 ]
[; ;RF24_cg.c: 1192: {
{
[; ;RF24_cg.c: 1193: address[i]=address_[4-i];
"1193
[e = *U + &U _address * -> _i `ux -> -> # *U &U _address `ui `ux *U + _address_ * -> - -> 4 `i -> _i `i `x -> -> # *U _address_ `i `x ]
"1194
}
"1191
[e ++ _i -> -> 1 `i `uc ]
[e $ < -> _i `i -> 5 `i 441  ]
[e :U 442 ]
"1194
}
[; ;RF24_cg.c: 1194: }
[; ;RF24_cg.c: 1198: if (child == 0){
"1198
[e $ ! == -> _child `i -> 0 `i 444  ]
{
[; ;RF24_cg.c: 1199: memcpy(rf.pipe0_reading_address,address,rf.addr_width);
"1199
[e ( _memcpy (3 , , -> &U . _rf 6 `*v -> &U _address `*Cv -> . _rf 7 `ui ]
"1200
}
[e :U 444 ]
[; ;RF24_cg.c: 1200: }
[; ;RF24_cg.c: 1202: if (child <= 6)
"1202
[e $ ! <= -> _child `i -> 6 `i 445  ]
[; ;RF24_cg.c: 1203: {
"1203
{
[; ;RF24_cg.c: 1205: if ( child < 2 )
"1205
[e $ ! < -> _child `i -> 2 `i 446  ]
[; ;RF24_cg.c: 1206: RF24_write_register_c_d((*(&child_pipe[child])), (const uint8_t*)(address), rf.addr_width);
"1206
[e ( _RF24_write_register_c_d (3 , , *U &U *U + &U _child_pipe * -> _child `ux -> -> # *U &U _child_pipe `ui `ux -> &U _address `*Cuc . _rf 7 ]
[e $U 447  ]
"1207
[e :U 446 ]
[; ;RF24_cg.c: 1207: else
[; ;RF24_cg.c: 1208: RF24_write_register_c_d((*(&child_pipe[child])), (const uint8_t*)(address), 1);
"1208
[e ( _RF24_write_register_c_d (3 , , *U &U *U + &U _child_pipe * -> _child `ux -> -> # *U &U _child_pipe `ui `ux -> &U _address `*Cuc -> -> 1 `i `uc ]
[e :U 447 ]
[; ;RF24_cg.c: 1210: RF24_write_register_d((*(&child_payload_size[child])),rf.payload_size);
"1210
[e ( _RF24_write_register_d (2 , *U &U *U + &U _child_payload_size * -> _child `ux -> -> # *U &U _child_payload_size `ui `ux . _rf 4 ]
[; ;RF24_cg.c: 1215: RF24_write_register_d(0x02,RF24_read_register_d(0x02) | (1<<((*(&child_pipe_enable[child])))));
"1215
[e ( _RF24_write_register_d (2 , -> -> 2 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 2 `i `uc `i << -> 1 `i *U &U *U + &U _child_pipe_enable * -> _child `ux -> -> # *U &U _child_pipe_enable `ui `ux `uc ]
"1216
}
[e :U 445 ]
[; ;RF24_cg.c: 1216: }
[; ;RF24_cg.c: 1217: }
"1217
[e :UE 440 ]
}
"1220
[v _RF24_setAddressWidth `(v ~T0 @X0 1 ef1`uc ]
{
[; ;RF24_cg.c: 1220: void RF24_setAddressWidth(uint8_t a_width){
[e :U _RF24_setAddressWidth ]
[v _a_width `uc ~T0 @X0 1 r1 ]
[f ]
[; ;RF24_cg.c: 1222: if(a_width -= 2){
"1222
[e $ ! != -> =- _a_width -> -> 2 `i `uc `i -> -> -> 0 `i `uc `i 449  ]
{
[; ;RF24_cg.c: 1223: RF24_write_register_d(0x03,a_width%4);
"1223
[e ( _RF24_write_register_d (2 , -> -> 3 `i `uc -> % -> _a_width `i -> 4 `i `uc ]
[; ;RF24_cg.c: 1224: rf.addr_width = (a_width%4) + 2;
"1224
[e = . _rf 7 -> + % -> _a_width `i -> 4 `i -> 2 `i `uc ]
"1225
}
[e :U 449 ]
[; ;RF24_cg.c: 1225: }
[; ;RF24_cg.c: 1227: }
"1227
[e :UE 448 ]
}
"1231
[v _RF24_openReadingPipe `(v ~T0 @X0 1 ef2`uc`*Cuc ]
"1232
{
[; ;RF24_cg.c: 1231: void RF24_openReadingPipe(uint8_t child, const uint8_t *address)
[; ;RF24_cg.c: 1232: {
[e :U _RF24_openReadingPipe ]
"1231
[v _child `uc ~T0 @X0 1 r1 ]
[v _address `*Cuc ~T0 @X0 1 r2 ]
"1232
[f ]
[; ;RF24_cg.c: 1236: if (child == 0){
"1236
[e $ ! == -> _child `i -> 0 `i 451  ]
{
[; ;RF24_cg.c: 1237: memcpy(rf.pipe0_reading_address,address,rf.addr_width);
"1237
[e ( _memcpy (3 , , -> &U . _rf 6 `*v -> _address `*Cv -> . _rf 7 `ui ]
"1238
}
[e :U 451 ]
[; ;RF24_cg.c: 1238: }
[; ;RF24_cg.c: 1239: if (child <= 6)
"1239
[e $ ! <= -> _child `i -> 6 `i 452  ]
[; ;RF24_cg.c: 1240: {
"1240
{
[; ;RF24_cg.c: 1242: if ( child < 2 ){
"1242
[e $ ! < -> _child `i -> 2 `i 453  ]
{
[; ;RF24_cg.c: 1243: RF24_write_register_c_d((*(&child_pipe[child])), address, rf.addr_width);
"1243
[e ( _RF24_write_register_c_d (3 , , *U &U *U + &U _child_pipe * -> _child `ux -> -> # *U &U _child_pipe `ui `ux _address . _rf 7 ]
"1244
}
[; ;RF24_cg.c: 1244: }else{
[e $U 454  ]
[e :U 453 ]
{
[; ;RF24_cg.c: 1245: RF24_write_register_c_d((*(&child_pipe[child])), address, 1);
"1245
[e ( _RF24_write_register_c_d (3 , , *U &U *U + &U _child_pipe * -> _child `ux -> -> # *U &U _child_pipe `ui `ux _address -> -> 1 `i `uc ]
"1246
}
[e :U 454 ]
[; ;RF24_cg.c: 1246: }
[; ;RF24_cg.c: 1247: RF24_write_register_d((*(&child_payload_size[child])),rf.payload_size);
"1247
[e ( _RF24_write_register_d (2 , *U &U *U + &U _child_payload_size * -> _child `ux -> -> # *U &U _child_payload_size `ui `ux . _rf 4 ]
[; ;RF24_cg.c: 1252: RF24_write_register_d(0x02,RF24_read_register_d(0x02) | (1<<((*(&child_pipe_enable[child])))));
"1252
[e ( _RF24_write_register_d (2 , -> -> 2 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 2 `i `uc `i << -> 1 `i *U &U *U + &U _child_pipe_enable * -> _child `ux -> -> # *U &U _child_pipe_enable `ui `ux `uc ]
"1254
}
[e :U 452 ]
[; ;RF24_cg.c: 1254: }
[; ;RF24_cg.c: 1255: }
"1255
[e :UE 450 ]
}
"1259
[v _RF24_closeReadingPipe `(v ~T0 @X0 1 ef1`uc ]
"1260
{
[; ;RF24_cg.c: 1259: void RF24_closeReadingPipe(uint8_t pipe )
[; ;RF24_cg.c: 1260: {
[e :U _RF24_closeReadingPipe ]
"1259
[v _pipe `uc ~T0 @X0 1 r1 ]
"1260
[f ]
[; ;RF24_cg.c: 1261: RF24_write_register_d(0x02,RF24_read_register_d(0x02) & ~(1<<((*(&child_pipe_enable[pipe])))));
"1261
[e ( _RF24_write_register_d (2 , -> -> 2 `i `uc -> & -> ( _RF24_read_register_d (1 -> -> 2 `i `uc `i ~ << -> 1 `i *U &U *U + &U _child_pipe_enable * -> _pipe `ux -> -> # *U &U _child_pipe_enable `ui `ux `uc ]
[; ;RF24_cg.c: 1262: }
"1262
[e :UE 455 ]
}
"1266
[v _RF24_toggle_features_d `(v ~T0 @X0 1 ef ]
"1267
{
[; ;RF24_cg.c: 1266: void RF24_toggle_features_d(void)
[; ;RF24_cg.c: 1267: {
[e :U _RF24_toggle_features_d ]
[f ]
[; ;RF24_cg.c: 1268: RF24_beginTransaction();
"1268
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 1269: SPI_transfer( 0x50 );
"1269
[e ( _SPI_transfer (1 -> -> 80 `i `uc ]
[; ;RF24_cg.c: 1270: SPI_transfer( 0x73 );
"1270
[e ( _SPI_transfer (1 -> -> 115 `i `uc ]
[; ;RF24_cg.c: 1271: RF24_endTransaction();
"1271
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 1272: }
"1272
[e :UE 456 ]
}
"1276
[v _RF24_enableDynamicPayloads `(v ~T0 @X0 1 ef ]
"1277
{
[; ;RF24_cg.c: 1276: void RF24_enableDynamicPayloads(void)
[; ;RF24_cg.c: 1277: {
[e :U _RF24_enableDynamicPayloads ]
[f ]
[; ;RF24_cg.c: 1281: RF24_write_register_d(0x1D,RF24_read_register_d(0x1D) | (1<<(2)) );
"1281
[e ( _RF24_write_register_d (2 , -> -> 29 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 29 `i `uc `i << -> 1 `i -> 2 `i `uc ]
[; ;RF24_cg.c: 1284: ;
[; ;RF24_cg.c: 1290: RF24_write_register_d(0x1C,RF24_read_register_d(0x1C) | (1<<(5)) | (1<<(4)) | (1<<(3)) | (1<<(2)) | (1<<(1)) | (1<<(0)));
"1290
[e ( _RF24_write_register_d (2 , -> -> 28 `i `uc -> | | | | | | -> ( _RF24_read_register_d (1 -> -> 28 `i `uc `i << -> 1 `i -> 5 `i << -> 1 `i -> 4 `i << -> 1 `i -> 3 `i << -> 1 `i -> 2 `i << -> 1 `i -> 1 `i << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 1292: rf.dynamic_payloads_enabled = 1;
"1292
[e = . _rf 5 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 1293: }
"1293
[e :UE 457 ]
}
"1297
[v _RF24_enableAckPayload `(v ~T0 @X0 1 ef ]
"1298
{
[; ;RF24_cg.c: 1297: void RF24_enableAckPayload(void)
[; ;RF24_cg.c: 1298: {
[e :U _RF24_enableAckPayload ]
[f ]
[; ;RF24_cg.c: 1304: RF24_write_register_d(0x1D,RF24_read_register_d(0x1D) | (1<<(1)) | (1<<(2)) );
"1304
[e ( _RF24_write_register_d (2 , -> -> 29 `i `uc -> | | -> ( _RF24_read_register_d (1 -> -> 29 `i `uc `i << -> 1 `i -> 1 `i << -> 1 `i -> 2 `i `uc ]
[; ;RF24_cg.c: 1306: ;
[; ;RF24_cg.c: 1312: RF24_write_register_d(0x1C,RF24_read_register_d(0x1C) | (1<<(1)) | (1<<(0)));
"1312
[e ( _RF24_write_register_d (2 , -> -> 28 `i `uc -> | | -> ( _RF24_read_register_d (1 -> -> 28 `i `uc `i << -> 1 `i -> 1 `i << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 1313: rf.dynamic_payloads_enabled = 1;
"1313
[e = . _rf 5 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 1314: }
"1314
[e :UE 458 ]
}
"1318
[v _RF24_enableDynamicAck `(v ~T0 @X0 1 ef ]
{
[; ;RF24_cg.c: 1318: void RF24_enableDynamicAck(void){
[e :U _RF24_enableDynamicAck ]
[f ]
[; ;RF24_cg.c: 1323: RF24_write_register_d(0x1D,RF24_read_register_d(0x1D) | (1<<(0)) );
"1323
[e ( _RF24_write_register_d (2 , -> -> 29 `i `uc -> | -> ( _RF24_read_register_d (1 -> -> 29 `i `uc `i << -> 1 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 1325: ;
[; ;RF24_cg.c: 1328: }
"1328
[e :UE 459 ]
}
"1332
[v _RF24_writeAckPayload `(v ~T0 @X0 1 ef3`uc`*Cv`uc ]
"1333
{
[; ;RF24_cg.c: 1332: void RF24_writeAckPayload(uint8_t pipe, const void* buf, uint8_t len)
[; ;RF24_cg.c: 1333: {
[e :U _RF24_writeAckPayload ]
"1332
[v _pipe `uc ~T0 @X0 1 r1 ]
[v _buf `*Cv ~T0 @X0 1 r2 ]
[v _len `uc ~T0 @X0 1 r3 ]
"1333
[f ]
"1334
[v _current `*Cuc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1334: const uint8_t* current = (const uint8_t*)(buf);
[e = _current -> _buf `*Cuc ]
"1336
[v _data_len `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1336: uint8_t data_len = (len<32?len:32);
[e = _data_len -> ? < -> _len `i -> 32 `i : -> _len `i -> 32 `i `uc ]
[; ;RF24_cg.c: 1350: RF24_beginTransaction();
"1350
[e ( _RF24_beginTransaction ..  ]
[; ;RF24_cg.c: 1351: SPI_transfer(0xA8 | ( pipe & 0b111 ) );
"1351
[e ( _SPI_transfer (1 -> | -> 168 `i & -> _pipe `i -> 7 `i `uc ]
[; ;RF24_cg.c: 1353: while ( data_len-- )
"1353
[e $U 461  ]
[e :U 462 ]
[; ;RF24_cg.c: 1354: SPI_transfer(*current++);
"1354
[e ( _SPI_transfer (1 *U ++ _current * -> -> 1 `i `x -> -> # *U _current `i `x ]
[e :U 461 ]
"1353
[e $ != -> -- _data_len -> -> 1 `i `uc `i -> -> -> 0 `i `uc `i 462  ]
[e :U 463 ]
[; ;RF24_cg.c: 1355: RF24_endTransaction();
"1355
[e ( _RF24_endTransaction ..  ]
[; ;RF24_cg.c: 1359: }
"1359
[e :UE 460 ]
}
"1363
[v _RF24_isAckPayloadAvailable `(uc ~T0 @X0 1 ef ]
"1364
{
[; ;RF24_cg.c: 1363: uint8_t RF24_isAckPayloadAvailable(void)
[; ;RF24_cg.c: 1364: {
[e :U _RF24_isAckPayloadAvailable ]
[f ]
[; ;RF24_cg.c: 1365: return ! (RF24_read_register_d(0x17) & (1<<(0)));
"1365
[e ) -> -> ! != & -> ( _RF24_read_register_d (1 -> -> 23 `i `uc `i << -> 1 `i -> 0 `i -> 0 `i `i `uc ]
[e $UE 464  ]
[; ;RF24_cg.c: 1366: }
"1366
[e :UE 464 ]
}
"1370
[v _RF24_isPVariant `(uc ~T0 @X0 1 ef ]
"1371
{
[; ;RF24_cg.c: 1370: uint8_t RF24_isPVariant(void)
[; ;RF24_cg.c: 1371: {
[e :U _RF24_isPVariant ]
[f ]
[; ;RF24_cg.c: 1372: return rf.p_variant ;
"1372
[e ) . _rf 3 ]
[e $UE 465  ]
[; ;RF24_cg.c: 1373: }
"1373
[e :UE 465 ]
}
"1377
[v _RF24_setAutoAck `(v ~T0 @X0 1 ef1`uc ]
"1378
{
[; ;RF24_cg.c: 1377: void RF24_setAutoAck( uint8_t enable)
[; ;RF24_cg.c: 1378: {
[e :U _RF24_setAutoAck ]
"1377
[v _enable `uc ~T0 @X0 1 r1 ]
"1378
[f ]
[; ;RF24_cg.c: 1379: if ( enable )
"1379
[e $ ! != -> _enable `i -> -> -> 0 `i `uc `i 467  ]
[; ;RF24_cg.c: 1380: RF24_write_register_d(0x01, 0b111111);
"1380
[e ( _RF24_write_register_d (2 , -> -> 1 `i `uc -> -> 63 `i `uc ]
[e $U 468  ]
"1381
[e :U 467 ]
[; ;RF24_cg.c: 1381: else
[; ;RF24_cg.c: 1382: RF24_write_register_d(0x01, 0);
"1382
[e ( _RF24_write_register_d (2 , -> -> 1 `i `uc -> -> 0 `i `uc ]
[e :U 468 ]
[; ;RF24_cg.c: 1383: }
"1383
[e :UE 466 ]
}
"1387
[v _RF24_setAutoAck_p `(v ~T0 @X0 1 ef2`uc`uc ]
"1388
{
[; ;RF24_cg.c: 1387: void RF24_setAutoAck_p( uint8_t pipe, uint8_t enable )
[; ;RF24_cg.c: 1388: {
[e :U _RF24_setAutoAck_p ]
"1387
[v _pipe `uc ~T0 @X0 1 r1 ]
[v _enable `uc ~T0 @X0 1 r2 ]
"1388
[f ]
[; ;RF24_cg.c: 1389: if ( pipe <= 6 )
"1389
[e $ ! <= -> _pipe `i -> 6 `i 470  ]
[; ;RF24_cg.c: 1390: {
"1390
{
"1391
[v _en_aa `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1391: uint8_t en_aa = RF24_read_register_d( 0x01 ) ;
[e = _en_aa ( _RF24_read_register_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 1392: if( enable )
"1392
[e $ ! != -> _enable `i -> -> -> 0 `i `uc `i 471  ]
[; ;RF24_cg.c: 1393: {
"1393
{
[; ;RF24_cg.c: 1394: en_aa |= (1<<(pipe)) ;
"1394
[e =| _en_aa -> << -> 1 `i _pipe `uc ]
"1395
}
[; ;RF24_cg.c: 1395: }
[e $U 472  ]
"1396
[e :U 471 ]
[; ;RF24_cg.c: 1396: else
[; ;RF24_cg.c: 1397: {
"1397
{
[; ;RF24_cg.c: 1398: en_aa &= ~(1<<(pipe)) ;
"1398
[e =& _en_aa -> ~ << -> 1 `i _pipe `uc ]
"1399
}
[e :U 472 ]
[; ;RF24_cg.c: 1399: }
[; ;RF24_cg.c: 1400: RF24_write_register_d( 0x01, en_aa ) ;
"1400
[e ( _RF24_write_register_d (2 , -> -> 1 `i `uc _en_aa ]
"1401
}
[e :U 470 ]
[; ;RF24_cg.c: 1401: }
[; ;RF24_cg.c: 1402: }
"1402
[e :UE 469 ]
}
"1406
[v _RF24_testCarrier `(uc ~T0 @X0 1 ef ]
"1407
{
[; ;RF24_cg.c: 1406: uint8_t RF24_testCarrier(void)
[; ;RF24_cg.c: 1407: {
[e :U _RF24_testCarrier ]
[f ]
[; ;RF24_cg.c: 1408: return ( RF24_read_register_d(0x09) & 1 );
"1408
[e ) -> & -> ( _RF24_read_register_d (1 -> -> 9 `i `uc `i -> 1 `i `uc ]
[e $UE 473  ]
[; ;RF24_cg.c: 1409: }
"1409
[e :UE 473 ]
}
"1413
[v _RF24_testRPD `(uc ~T0 @X0 1 ef ]
"1414
{
[; ;RF24_cg.c: 1413: uint8_t RF24_testRPD(void)
[; ;RF24_cg.c: 1414: {
[e :U _RF24_testRPD ]
[f ]
[; ;RF24_cg.c: 1415: return ( RF24_read_register_d(0x09) & 1 ) ;
"1415
[e ) -> & -> ( _RF24_read_register_d (1 -> -> 9 `i `uc `i -> 1 `i `uc ]
[e $UE 474  ]
[; ;RF24_cg.c: 1416: }
"1416
[e :UE 474 ]
}
"1420
[v _RF24_isValid `(uc ~T0 @X0 1 ef ]
"1421
{
[; ;RF24_cg.c: 1420: uint8_t RF24_isValid(void)
[; ;RF24_cg.c: 1421: {
[e :U _RF24_isValid ]
[f ]
[; ;RF24_cg.c: 1422: return rf.ce_pin != 0xff && rf.csn_pin != 0xff;
"1422
[e ) -> -> && != -> . _rf 0 `i -> 255 `i != -> . _rf 1 `i -> 255 `i `i `uc ]
[e $UE 475  ]
[; ;RF24_cg.c: 1424: }
"1424
[e :UE 475 ]
}
"1428
[v _RF24_setPALevel `(v ~T0 @X0 1 ef1`uc ]
"1429
{
[; ;RF24_cg.c: 1428: void RF24_setPALevel(uint8_t level)
[; ;RF24_cg.c: 1429: {
[e :U _RF24_setPALevel ]
"1428
[v _level `uc ~T0 @X0 1 r1 ]
"1429
[f ]
"1431
[v _setup `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1431: uint8_t setup = RF24_read_register_d(0x06) & 0b11111000;
[e = _setup -> & -> ( _RF24_read_register_d (1 -> -> 6 `i `uc `i -> 248 `i `uc ]
[; ;RF24_cg.c: 1433: if(level > 3){
"1433
[e $ ! > -> _level `i -> 3 `i 477  ]
{
[; ;RF24_cg.c: 1434: level = (RF24_PA_MAX << 1) + 1;
"1434
[e = _level -> + << -> . `E3381 3 `i -> 1 `i -> 1 `i `uc ]
"1435
}
[; ;RF24_cg.c: 1435: }else{
[e $U 478  ]
[e :U 477 ]
{
[; ;RF24_cg.c: 1436: level = (level << 1) + 1;
"1436
[e = _level -> + << -> _level `i -> 1 `i -> 1 `i `uc ]
"1437
}
[e :U 478 ]
[; ;RF24_cg.c: 1437: }
[; ;RF24_cg.c: 1440: RF24_write_register_d( 0x06, setup |= level ) ;
"1440
[e ( _RF24_write_register_d (2 , -> -> 6 `i `uc =| _setup _level ]
[; ;RF24_cg.c: 1441: }
"1441
[e :UE 476 ]
}
"1445
[v _RF24_getPALevel `(uc ~T0 @X0 1 ef ]
"1446
{
[; ;RF24_cg.c: 1445: uint8_t RF24_getPALevel(void)
[; ;RF24_cg.c: 1446: {
[e :U _RF24_getPALevel ]
[f ]
[; ;RF24_cg.c: 1448: return (RF24_read_register_d(0x06) & ((1<<(1)) | (1<<(2)))) >> 1 ;
"1448
[e ) -> >> & -> ( _RF24_read_register_d (1 -> -> 6 `i `uc `i | << -> 1 `i -> 1 `i << -> 1 `i -> 2 `i -> 1 `i `uc ]
[e $UE 479  ]
[; ;RF24_cg.c: 1449: }
"1449
[e :UE 479 ]
}
"1453
[v _RF24_setDataRate `(uc ~T0 @X0 1 ef1`E3388 ]
"1454
{
[; ;RF24_cg.c: 1453: uint8_t RF24_setDataRate(rf24_datarate_e speed)
[; ;RF24_cg.c: 1454: {
[e :U _RF24_setDataRate ]
"1453
[v _speed `E3388 ~T0 @X0 1 r1 ]
"1454
[f ]
"1455
[v _result `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1455: uint8_t result = 0;
[e = _result -> -> 0 `i `uc ]
"1456
[v _setup `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1456: uint8_t setup = RF24_read_register_d(0x06) ;
[e = _setup ( _RF24_read_register_d (1 -> -> 6 `i `uc ]
[; ;RF24_cg.c: 1459: setup &= ~((1<<(5)) | (1<<(3))) ;
"1459
[e =& _setup -> ~ | << -> 1 `i -> 5 `i << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1464: rf.txDelay=85;
"1464
[e = . _rf 8 -> -> -> 85 `i `l `ul ]
[; ;RF24_cg.c: 1466: if( speed == RF24_250KBPS )
"1466
[e $ ! == -> _speed `i -> . `E3388 2 `i 481  ]
[; ;RF24_cg.c: 1467: {
"1467
{
[; ;RF24_cg.c: 1470: setup |= (1<<(5)) ;
"1470
[e =| _setup -> << -> 1 `i -> 5 `i `uc ]
[; ;RF24_cg.c: 1474: rf.txDelay=155;
"1474
[e = . _rf 8 -> -> -> 155 `i `l `ul ]
"1476
}
[; ;RF24_cg.c: 1476: }
[e $U 482  ]
"1477
[e :U 481 ]
[; ;RF24_cg.c: 1477: else
[; ;RF24_cg.c: 1478: {
"1478
{
[; ;RF24_cg.c: 1481: if ( speed == RF24_2MBPS )
"1481
[e $ ! == -> _speed `i -> . `E3388 1 `i 483  ]
[; ;RF24_cg.c: 1482: {
"1482
{
[; ;RF24_cg.c: 1483: setup |= (1<<(3));
"1483
[e =| _setup -> << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1487: rf.txDelay=65;
"1487
[e = . _rf 8 -> -> -> 65 `i `l `ul ]
"1489
}
[e :U 483 ]
"1490
}
[e :U 482 ]
[; ;RF24_cg.c: 1489: }
[; ;RF24_cg.c: 1490: }
[; ;RF24_cg.c: 1491: RF24_write_register_d(0x06,setup);
"1491
[e ( _RF24_write_register_d (2 , -> -> 6 `i `uc _setup ]
[; ;RF24_cg.c: 1494: if ( RF24_read_register_d(0x06) == setup )
"1494
[e $ ! == -> ( _RF24_read_register_d (1 -> -> 6 `i `uc `i -> _setup `i 484  ]
[; ;RF24_cg.c: 1495: {
"1495
{
[; ;RF24_cg.c: 1496: result = 1;
"1496
[e = _result -> -> 1 `i `uc ]
"1497
}
[e :U 484 ]
[; ;RF24_cg.c: 1497: }
[; ;RF24_cg.c: 1498: return result;
"1498
[e ) _result ]
[e $UE 480  ]
[; ;RF24_cg.c: 1499: }
"1499
[e :UE 480 ]
}
"1503
[v _RF24_getDataRate `(E3388 ~T0 @X0 1 ef ]
"1504
{
[; ;RF24_cg.c: 1503: rf24_datarate_e RF24_getDataRate(void )
[; ;RF24_cg.c: 1504: {
[e :U _RF24_getDataRate ]
[f ]
"1505
[v _result `E3388 ~T0 @X0 1 a ]
"1506
[v _dr `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1505: rf24_datarate_e result ;
[; ;RF24_cg.c: 1506: uint8_t dr = RF24_read_register_d(0x06) & ((1<<(5)) | (1<<(3)));
[e = _dr -> & -> ( _RF24_read_register_d (1 -> -> 6 `i `uc `i | << -> 1 `i -> 5 `i << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1510: if ( dr == (1<<(5)) )
"1510
[e $ ! == -> _dr `i << -> 1 `i -> 5 `i 486  ]
[; ;RF24_cg.c: 1511: {
"1511
{
[; ;RF24_cg.c: 1513: result = RF24_250KBPS ;
"1513
[e = _result . `E3388 2 ]
"1514
}
[; ;RF24_cg.c: 1514: }
[e $U 487  ]
"1515
[e :U 486 ]
[; ;RF24_cg.c: 1515: else if ( dr == (1<<(3)) )
[e $ ! == -> _dr `i << -> 1 `i -> 3 `i 488  ]
[; ;RF24_cg.c: 1516: {
"1516
{
[; ;RF24_cg.c: 1518: result = RF24_2MBPS ;
"1518
[e = _result . `E3388 1 ]
"1519
}
[; ;RF24_cg.c: 1519: }
[e $U 489  ]
"1520
[e :U 488 ]
[; ;RF24_cg.c: 1520: else
[; ;RF24_cg.c: 1521: {
"1521
{
[; ;RF24_cg.c: 1523: result = RF24_1MBPS ;
"1523
[e = _result . `E3388 0 ]
"1524
}
[e :U 489 ]
[e :U 487 ]
[; ;RF24_cg.c: 1524: }
[; ;RF24_cg.c: 1525: return result ;
"1525
[e ) _result ]
[e $UE 485  ]
[; ;RF24_cg.c: 1526: }
"1526
[e :UE 485 ]
}
"1530
[v _RF24_setCRCLength `(v ~T0 @X0 1 ef1`E3393 ]
"1531
{
[; ;RF24_cg.c: 1530: void RF24_setCRCLength(rf24_crclength_e length)
[; ;RF24_cg.c: 1531: {
[e :U _RF24_setCRCLength ]
"1530
[v _length `E3393 ~T0 @X0 1 r1 ]
"1531
[f ]
"1532
[v _config `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1532: uint8_t config = RF24_read_register_d(0x00) & ~( (1<<(2)) | (1<<(3))) ;
[e = _config -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i ~ | << -> 1 `i -> 2 `i << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1535: if ( length == RF24_CRC_DISABLED )
"1535
[e $ ! == -> _length `i -> . `E3393 0 `i 491  ]
[; ;RF24_cg.c: 1536: {
"1536
{
"1538
}
[; ;RF24_cg.c: 1538: }
[e $U 492  ]
"1539
[e :U 491 ]
[; ;RF24_cg.c: 1539: else if ( length == RF24_CRC_8 )
[e $ ! == -> _length `i -> . `E3393 1 `i 493  ]
[; ;RF24_cg.c: 1540: {
"1540
{
[; ;RF24_cg.c: 1541: config |= (1<<(3));
"1541
[e =| _config -> << -> 1 `i -> 3 `i `uc ]
"1542
}
[; ;RF24_cg.c: 1542: }
[e $U 494  ]
"1543
[e :U 493 ]
[; ;RF24_cg.c: 1543: else
[; ;RF24_cg.c: 1544: {
"1544
{
[; ;RF24_cg.c: 1545: config |= (1<<(3));
"1545
[e =| _config -> << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1546: config |= (1<<(2));
"1546
[e =| _config -> << -> 1 `i -> 2 `i `uc ]
"1547
}
[e :U 494 ]
[e :U 492 ]
[; ;RF24_cg.c: 1547: }
[; ;RF24_cg.c: 1548: RF24_write_register_d( 0x00, config ) ;
"1548
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc _config ]
[; ;RF24_cg.c: 1549: }
"1549
[e :UE 490 ]
}
"1553
[v _RF24_getCRCLength `(E3393 ~T0 @X0 1 ef ]
"1554
{
[; ;RF24_cg.c: 1553: rf24_crclength_e RF24_getCRCLength(void)
[; ;RF24_cg.c: 1554: {
[e :U _RF24_getCRCLength ]
[f ]
"1555
[v _result `E3393 ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1555: rf24_crclength_e result = RF24_CRC_DISABLED;
[e = _result . `E3393 0 ]
"1557
[v _config `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1557: uint8_t config = RF24_read_register_d(0x00) & ( (1<<(2)) | (1<<(3))) ;
[e = _config -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i | << -> 1 `i -> 2 `i << -> 1 `i -> 3 `i `uc ]
"1558
[v _AA `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1558: uint8_t AA = RF24_read_register_d(0x01);
[e = _AA ( _RF24_read_register_d (1 -> -> 1 `i `uc ]
[; ;RF24_cg.c: 1560: if ( config & (1<<(3)) || AA)
"1560
[e $ ! || != & -> _config `i << -> 1 `i -> 3 `i -> 0 `i != -> _AA `i -> -> -> 0 `i `uc `i 496  ]
[; ;RF24_cg.c: 1561: {
"1561
{
[; ;RF24_cg.c: 1562: if ( config & (1<<(2)) )
"1562
[e $ ! != & -> _config `i << -> 1 `i -> 2 `i -> 0 `i 497  ]
[; ;RF24_cg.c: 1563: result = RF24_CRC_16;
"1563
[e = _result . `E3393 2 ]
[e $U 498  ]
"1564
[e :U 497 ]
[; ;RF24_cg.c: 1564: else
[; ;RF24_cg.c: 1565: result = RF24_CRC_8;
"1565
[e = _result . `E3393 1 ]
[e :U 498 ]
"1566
}
[e :U 496 ]
[; ;RF24_cg.c: 1566: }
[; ;RF24_cg.c: 1568: return result;
"1568
[e ) _result ]
[e $UE 495  ]
[; ;RF24_cg.c: 1569: }
"1569
[e :UE 495 ]
}
"1573
[v _RF24_disableCRC `(v ~T0 @X0 1 ef ]
"1574
{
[; ;RF24_cg.c: 1573: void RF24_disableCRC(void)
[; ;RF24_cg.c: 1574: {
[e :U _RF24_disableCRC ]
[f ]
"1575
[v _disable `uc ~T0 @X0 1 a ]
[; ;RF24_cg.c: 1575: uint8_t disable = RF24_read_register_d(0x00) & ~(1<<(3)) ;
[e = _disable -> & -> ( _RF24_read_register_d (1 -> -> 0 `i `uc `i ~ << -> 1 `i -> 3 `i `uc ]
[; ;RF24_cg.c: 1576: RF24_write_register_d( 0x00, disable ) ;
"1576
[e ( _RF24_write_register_d (2 , -> -> 0 `i `uc _disable ]
[; ;RF24_cg.c: 1577: }
"1577
[e :UE 499 ]
}
"1580
[v _RF24_setRetries `(v ~T0 @X0 1 ef2`uc`uc ]
"1581
{
[; ;RF24_cg.c: 1580: void RF24_setRetries( uint8_t delay, uint8_t count)
[; ;RF24_cg.c: 1581: {
[e :U _RF24_setRetries ]
[v _delay `uc ~T0 @X0 1 r1 ]
"1580
[v _count `uc ~T0 @X0 1 r2 ]
"1581
[f ]
[; ;RF24_cg.c: 1582: RF24_write_register_d(0x04,(delay&0xf)<<4 | (count&0xf)<<0);
"1582
[e ( _RF24_write_register_d (2 , -> -> 4 `i `uc -> | << & -> _delay `i -> 15 `i -> 4 `i << & -> _count `i -> 15 `i -> 0 `i `uc ]
[; ;RF24_cg.c: 1583: }
"1583
[e :UE 500 ]
}
