Analysis & Synthesis report for wrapper
Fri May 05 23:44:01 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu
 12. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|pc:PC
 13. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|inst_memory:IMEM
 14. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|if_id:IF_ID
 15. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|register_file:REGFILE
 16. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|immgen:IMMGEN
 17. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|staller:HZD
 18. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|id_ex:ID_EX
 19. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|fowarder:FOWARD_UNIT
 20. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|brcomp:BRCOMP
 21. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|alu:ALU
 22. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|ex_mem:EX_MEM
 23. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU
 24. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5
 25. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4
 26. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_3
 27. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_2
 28. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_1
 29. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_0
 30. Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB
 31. Port Connectivity Checks: "pipelinedcpu:pipelinedcpu"
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 05 23:44:01 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; wrapper                                         ;
; Top-level Entity Name              ; wrapper                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 25,688                                          ;
;     Total combinational functions  ; 14,462                                          ;
;     Dedicated logic registers      ; 11,645                                          ;
; Total registers                    ; 11645                                           ;
; Total pins                         ; 114                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; wrapper            ; wrapper            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                   ; Library ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+
; ../src/pipelined_units/staller.sv                                                               ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv    ;         ;
; ../src/pipelined_units/fowarder.sv                                                              ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv   ;         ;
; ../src/pipelined_registers/mem_wb.sv                                                            ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv ;         ;
; ../src/pipelined_registers/if_id.sv                                                             ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/if_id.sv  ;         ;
; ../src/pipelined_registers/id_ex.sv                                                             ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/id_ex.sv  ;         ;
; ../src/pipelined_registers/ex_mem.sv                                                            ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/ex_mem.sv ;         ;
; ../src/register_file.sv                                                                         ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/register_file.sv              ;         ;
; ../src/pipelinedcpu.sv                                                                          ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv               ;         ;
; ../src/pc.sv                                                                                    ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pc.sv                         ;         ;
; ../src/lsu_main.sv                                                                              ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv                   ;         ;
; ../src/lsu_2d_op_bank.sv                                                                        ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv             ;         ;
; ../src/lsu_2d_ip_bank.sv                                                                        ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv             ;         ;
; ../src/lsu_2d_bank.sv                                                                           ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_bank.sv                ;         ;
; ../src/inst_memory.sv                                                                           ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv                ;         ;
; ../src/immgen.sv                                                                                ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv                     ;         ;
; ../src/brcomp.sv                                                                                ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/brcomp.sv                     ;         ;
; ../src/alu.sv                                                                                   ; yes             ; User SystemVerilog HDL File        ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/src/alu.sv                        ;         ;
; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu.txt          ; yes             ; Auto-Found File                    ; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu.txt                         ;         ;
; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/mem/instmem.data.kit ; yes             ; Auto-Found Unspecified File        ; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/mem/instmem.data.kit                ;         ;
; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/reg_file.txt     ; yes             ; Auto-Found File                    ; /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/reg_file.txt                    ;         ;
; wrapper.sv                                                                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/wrapper.sv                ;         ;
+-------------------------------------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 25,688   ;
;                                             ;          ;
; Total combinational functions               ; 14462    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 13290    ;
;     -- 3 input functions                    ; 743      ;
;     -- <=2 input functions                  ; 429      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 14216    ;
;     -- arithmetic mode                      ; 246      ;
;                                             ;          ;
; Total registers                             ; 11645    ;
;     -- Dedicated logic registers            ; 11645    ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 114      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 11645    ;
; Total fan-out                               ; 91310    ;
; Average fan-out                             ; 3.48     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                     ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                     ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
; |wrapper                           ; 14462 (86)        ; 11645 (0)    ; 0           ; 0            ; 0       ; 0         ; 114  ; 0            ; |wrapper                                                                ; work         ;
;    |pipelinedcpu:pipelinedcpu|     ; 14376 (6625)      ; 11645 (0)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu                                      ; work         ;
;       |alu:ALU|                    ; 698 (698)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU                              ; work         ;
;       |brcomp:BRCOMP|              ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|brcomp:BRCOMP                        ; work         ;
;       |ex_mem:EX_MEM|              ; 118 (118)         ; 109 (109)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|ex_mem:EX_MEM                        ; work         ;
;       |fowarder:FOWARD_UNIT|       ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|fowarder:FOWARD_UNIT                 ; work         ;
;       |id_ex:ID_EX|                ; 1600 (1600)       ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX                          ; work         ;
;       |if_id:IF_ID|                ; 32 (32)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|if_id:IF_ID                          ; work         ;
;       |immgen:IMMGEN|              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|immgen:IMMGEN                        ; work         ;
;       |inst_memory:IMEM|           ; 3363 (3363)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|inst_memory:IMEM                     ; work         ;
;       |lsu_main:LSU|               ; 1668 (20)         ; 10257 (0)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU                         ; work         ;
;          |lsu_2d_bank:lsu_2d_0|    ; 323 (323)         ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_0    ; work         ;
;          |lsu_2d_bank:lsu_2d_1|    ; 323 (323)         ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_1    ; work         ;
;          |lsu_2d_bank:lsu_2d_2|    ; 323 (323)         ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_2    ; work         ;
;          |lsu_2d_bank:lsu_2d_3|    ; 323 (323)         ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_3    ; work         ;
;          |lsu_2d_ip_bank:lsu_2d_5| ; 12 (12)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5 ; work         ;
;          |lsu_2d_op_bank:lsu_2d_4| ; 344 (344)         ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4 ; work         ;
;       |mem_wb:MEM_WB|              ; 19 (19)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB                        ; work         ;
;       |pc:PC|                      ; 34 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|pc:PC                                ; work         ;
;       |register_file:REGFILE|      ; 79 (79)           ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE                ; work         ;
;       |staller:HZD|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |wrapper|pipelinedcpu:pipelinedcpu|staller:HZD                          ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------------------------+------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                   ;
+------------------------------------------------------------------------------+------------------------------------------------------+
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][1] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][2] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][3] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][4] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][5] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][6] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][2][7] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][0] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][1] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][2] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][3] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][4] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][5] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][6] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|dmem[0][3][7] ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[0]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[0]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[1]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[1]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[2]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[2]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[3]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[3]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[4]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[4]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[5]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[5]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[6]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[6]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[7]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[7]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[8]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[8]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[9]                                        ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[9]  ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[10]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[10] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[11]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[11] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[12]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[12] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[13]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[13] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[14]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[14] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[15]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[15] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[16]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[16] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[17]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[17] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[18]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[18] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[19]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[19] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[20]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[20] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[21]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[21] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[22]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[22] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[23]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[23] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[24]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[24] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[25]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[25] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[26]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[26] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[27]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[27] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[28]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[28] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[29]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[29] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[30]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[30] ;
; pipelinedcpu:pipelinedcpu|pc:PC|pc[31]                                       ; Merged with pipelinedcpu:pipelinedcpu|pc:PC|pc_o[31] ;
; pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB|inst[6]                              ; Lost fanout                                          ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][0]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][8]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][3]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][4]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][9]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][10]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][11]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][1]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][12]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][13]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][14]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][15]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][2]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][16]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][17]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][18]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][19]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][20]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][21]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][22]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][23]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][24]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][25]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][26]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][27]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][28]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][29]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][30]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][31]               ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][7]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][6]                ; Stuck at GND due to stuck port data_in               ;
; pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][5]                ; Stuck at GND due to stuck port data_in               ;
; Total Number of Removed Registers = 80                                       ;                                                      ;
+------------------------------------------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11645 ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11477 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|if_id:IF_ID|inst[21]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|pc:PC|pc_o[0]                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|pc:PC|pc_o[30]                         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|imm[7]                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|imm[24]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|imm[18]                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[31][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[30][10]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[29][11]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[28][24]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[27][3]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[26][29]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[25][23]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[24][12]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[23][16]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[22][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[21][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[20][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[19][22]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[18][22]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[17][15]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[16][12]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[15][15]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[14][0]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[13][2]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[12][4]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[11][28]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[10][19]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[9][17]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[8][21]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[7][9]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[6][6]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[5][3]    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[4][31]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[3][19]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[2][19]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[1][19]   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|register_file:REGFILE|regfile[0][12]   ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|pc[26]                     ;
; 38:1               ; 32 bits   ; 800 LEs       ; 736 LEs              ; 64 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|rs2[25]                    ;
; 38:1               ; 32 bits   ; 800 LEs       ; 736 LEs              ; 64 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|rs1[11]                    ;
; 338:1              ; 15 bits   ; 3375 LEs      ; 3330 LEs             ; 45 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB|wb_data[25]              ;
; 342:1              ; 7 bits    ; 1596 LEs      ; 1512 LEs             ; 84 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB|wb_data[1]               ;
; 342:1              ; 7 bits    ; 1596 LEs      ; 1540 LEs             ; 56 LEs                 ; Yes        ; |wrapper|pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB|wb_data[8]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|rs2_ex[1]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|rs1_ex[0]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|comb                                   ;
; 64:1               ; 10 bits   ; 420 LEs       ; 420 LEs              ; 0 LEs                  ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_3|Mux1 ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux23                          ;
; 20:1               ; 7 bits    ; 91 LEs        ; 56 LEs               ; 35 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux11                          ;
; 20:1               ; 4 bits    ; 52 LEs        ; 28 LEs               ; 24 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux27                          ;
; 21:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux4                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux28                          ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|alu:ALU|Mux2                           ;
; 67:1               ; 2 bits    ; 88 LEs        ; 54 LEs               ; 34 LEs                 ; No         ; |wrapper|pipelinedcpu:pipelinedcpu|id_ex:ID_EX|alu_op_o[3]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|pc:PC ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|inst_memory:IMEM ;
+----------------+----------------------------------+-------------------------------------+
; Parameter Name ; Value                            ; Type                                ;
+----------------+----------------------------------+-------------------------------------+
; IMEM_W         ; 00000000000000000000000000001101 ; Unsigned Binary                     ;
+----------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|if_id:IF_ID ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|register_file:REGFILE ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ADDR_DEPTH     ; 32    ; Signed Integer                                                      ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|immgen:IMMGEN ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|staller:HZD ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|id_ex:ID_EX ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|fowarder:FOWARD_UNIT ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|brcomp:BRCOMP ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|alu:ALU ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|ex_mem:EX_MEM ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ADDR_WIDTH     ; 32    ; Signed Integer                                             ;
; DATA_WIDTH     ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5 ;
+----------------+----------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                    ;
+----------------+----------------------------------+---------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                         ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                         ;
+----------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4 ;
+----------------+----------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                    ;
+----------------+----------------------------------+---------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                         ;
; DATA_WIDTH     ; 32                               ; Signed Integer                                          ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                         ;
+----------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_3 ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                      ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_2 ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                      ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_1 ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                      ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_0 ;
+----------------+----------------------------------+------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                 ;
+----------------+----------------------------------+------------------------------------------------------+
; DMEM_W         ; 00000000000000000000000000001000 ; Unsigned Binary                                      ;
; DMEM_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary                                      ;
+----------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelinedcpu:pipelinedcpu"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_sw_i[31..17]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_lcd_o[30..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_debug_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 05 23:42:34 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/staller.sv
    Info (12023): Found entity 1: staller
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_units/fowarder.sv
    Info (12023): Found entity 1: fowarder
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/mem_wb.sv
    Info (12023): Found entity 1: mem_wb
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/if_id.sv
    Info (12023): Found entity 1: if_id
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/id_ex.sv
    Info (12023): Found entity 1: id_ex
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelined_registers/ex_mem.sv
    Info (12023): Found entity 1: ex_mem
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/register_file.sv
    Info (12023): Found entity 1: register_file
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pipelinedcpu.sv
    Info (12023): Found entity 1: pipelinedcpu
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_main.sv
    Info (12023): Found entity 1: lsu_main
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_op_bank.sv
    Info (12023): Found entity 1: lsu_2d_op_bank
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_ip_bank.sv
    Info (12023): Found entity 1: lsu_2d_ip_bank
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/lsu_2d_bank.sv
    Info (12023): Found entity 1: lsu_2d_bank
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/inst_memory.sv
    Info (12023): Found entity 1: inst_memory
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/immgen.sv
    Info (12023): Found entity 1: immgen
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/data_memory.sv
    Info (12023): Found entity 1: data_memory
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/brcomp.sv
    Info (12023): Found entity 1: brcomp
Info (12021): Found 1 design units, including 1 entities, in source file /installations/msys2/home/sf/labs/ee3043-lab-pipedline/pipelined-fowarding/src/alu.sv
    Info (12023): Found entity 1: alu
Warning (12125): Using design file wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: wrapper
Info (12127): Elaborating entity "wrapper" for the top level hierarchy
Info (12128): Elaborating entity "pipelinedcpu" for hierarchy "pipelinedcpu:pipelinedcpu"
Warning (10036): Verilog HDL or VHDL warning at pipelinedcpu.sv(272): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "pc" for hierarchy "pipelinedcpu:pipelinedcpu|pc:PC"
Info (12128): Elaborating entity "inst_memory" for hierarchy "pipelinedcpu:pipelinedcpu|inst_memory:IMEM"
Warning (10036): Verilog HDL or VHDL warning at inst_memory.sv(14): object "unused" assigned a value but never read
Warning (10850): Verilog HDL warning at inst_memory.sv(27): number of words (1434) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "imem.data_a" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.waddr_a" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "imem.we_a" at inst_memory.sv(19) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "if_id" for hierarchy "pipelinedcpu:pipelinedcpu|if_id:IF_ID"
Info (12128): Elaborating entity "register_file" for hierarchy "pipelinedcpu:pipelinedcpu|register_file:REGFILE"
Info (12128): Elaborating entity "immgen" for hierarchy "pipelinedcpu:pipelinedcpu|immgen:IMMGEN"
Warning (10036): Verilog HDL or VHDL warning at immgen.sv(31): object "_unused_ok" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at immgen.sv(21): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "staller" for hierarchy "pipelinedcpu:pipelinedcpu|staller:HZD"
Warning (10036): Verilog HDL or VHDL warning at staller.sv(35): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "id_ex" for hierarchy "pipelinedcpu:pipelinedcpu|id_ex:ID_EX"
Info (12128): Elaborating entity "fowarder" for hierarchy "pipelinedcpu:pipelinedcpu|fowarder:FOWARD_UNIT"
Warning (10036): Verilog HDL or VHDL warning at fowarder.sv(51): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "brcomp" for hierarchy "pipelinedcpu:pipelinedcpu|brcomp:BRCOMP"
Info (12128): Elaborating entity "alu" for hierarchy "pipelinedcpu:pipelinedcpu|alu:ALU"
Info (12128): Elaborating entity "ex_mem" for hierarchy "pipelinedcpu:pipelinedcpu|ex_mem:EX_MEM"
Info (12128): Elaborating entity "lsu_main" for hierarchy "pipelinedcpu:pipelinedcpu|lsu_main:LSU"
Warning (10036): Verilog HDL or VHDL warning at lsu_main.sv(141): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "lsu_2d_ip_bank" for hierarchy "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dmem" into its bus
Info (12128): Elaborating entity "lsu_2d_op_bank" for hierarchy "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dmem" into its bus
Info (12128): Elaborating entity "lsu_2d_bank" for hierarchy "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_bank:lsu_2d_3"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "dmem" into its bus
Info (12128): Elaborating entity "mem_wb" for hierarchy "pipelinedcpu:pipelinedcpu|mem_wb:MEM_WB"
Warning (10036): Verilog HDL or VHDL warning at mem_wb.sv(30): object "_unused_ok" assigned a value but never read
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|wb_data[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_o[31]" feeding internal logic into a wire
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[31]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[30]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[29]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[28]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[27]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[26]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[25]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[24]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[23]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[22]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[21]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[20]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[19]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[18]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[17]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[16]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[15]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[14]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[13]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[12]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[11]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[10]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[9]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[8]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[7]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[6]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[5]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[4]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[3]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[2]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[1]" into a selector
    Warning (13048): Converted tri-state node "pipelinedcpu:pipelinedcpu|lsu_main:LSU|ld_data_d[0]" into a selector
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_op_bank:lsu_2d_4|prdata_o[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "pipelinedcpu:pipelinedcpu|lsu_main:LSU|lsu_2d_ip_bank:lsu_2d_5|prdata_o[31]" feeding internal logic into a wire
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/db/wrapper.ram0_inst_memory_38b34dae.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/output_files/wrapper.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 25834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 95 output pins
    Info (21061): Implemented 25720 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 175 warnings
    Info: Peak virtual memory: 4675 megabytes
    Info: Processing ended: Fri May 05 23:44:01 2023
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:01:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Installations/msys2/home/SF/labs/ee3043-lab-pipedline/pipelined-fowarding/quartus/output_files/wrapper.map.smsg.


