{"result": {"query": ":facetid:toc:\"db/conf/iccad/iccad2000.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "181.54"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "95", "@dc": "95", "@oc": "95", "@id": "40552061", "text": ":facetid:toc:db/conf/iccad/iccad2000.bht"}}, "hits": {"@total": "95", "@computed": "95", "@sent": "95", "@first": "0", "hit": [{"@score": "1", "@id": "6073533", "info": {"authors": {"author": [{"@pid": "13/4847", "text": "Geng Bai"}, {"@pid": "79/2539", "text": "Sudhakar Bobba"}, {"@pid": "28/3945", "text": "Ibrahim N. Hajj"}]}, "title": "Simulation and Optimization of the Power Distribution Network in VLSI Circuits.", "venue": "ICCAD", "pages": "481-486", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BaiBH00", "doi": "10.1109/ICCAD.2000.896519", "ee": "https://doi.org/10.1109/ICCAD.2000.896519", "url": "https://dblp.org/rec/conf/iccad/BaiBH00"}, "url": "URL#6073533"}, {"@score": "1", "@id": "6073534", "info": {"authors": {"author": {"@pid": "61/3390", "text": "Florin Balasa"}}, "title": "Modeling Non-Slicing Floorplans with Binary Trees.", "venue": "ICCAD", "pages": "13-16", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Balasa00", "doi": "10.1109/ICCAD.2000.896443", "ee": "https://doi.org/10.1109/ICCAD.2000.896443", "url": "https://dblp.org/rec/conf/iccad/Balasa00"}, "url": "URL#6073534"}, {"@score": "1", "@id": "6073535", "info": {"authors": {"author": [{"@pid": "98/5468", "text": "Michael W. Beattie"}, {"@pid": "94/144", "text": "Satrajit Gupta"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}]}, "title": "Hierarchical Interconnect Circuit Models.", "venue": "ICCAD", "pages": "215-221", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BeattieGP00", "doi": "10.1109/ICCAD.2000.896477", "ee": "https://doi.org/10.1109/ICCAD.2000.896477", "url": "https://dblp.org/rec/conf/iccad/BeattieGP00"}, "url": "URL#6073535"}, {"@score": "1", "@id": "6073536", "info": {"authors": {"author": [{"@pid": "53/926", "text": "Andreas von Bechtolsheim"}, {"@pid": "91/4309", "text": "Joe Costello"}, {"@pid": "22/5876", "text": "Aart de Gues"}, {"@pid": "64/7007", "text": "Patrick Scaglia"}, {"@pid": "57/2023", "text": "Jennifer Smith"}]}, "title": "Why Doesn&apos;t EDA Get Enough Respect?", "venue": "ICCAD", "pages": "329", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BechtolsheimCGSS00", "doi": "10.1109/ICCAD.2000.10011", "ee": "https://doi.ieeecomputersociety.org/10.1109/ICCAD.2000.10011", "url": "https://dblp.org/rec/conf/iccad/BechtolsheimCGSS00"}, "url": "URL#6073536"}, {"@score": "1", "@id": "6073537", "info": {"authors": {"author": [{"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "25/36", "text": "Vladimir Zolotov"}, {"@pid": "86/6980", "text": "Savithri Sundareswaran"}, {"@pid": "59/162", "text": "Chanhee Oh"}, {"@pid": "49/6971", "text": "Rajendran Panda"}]}, "title": "Slope Propagation in Static Timing Analysis.", "venue": "ICCAD", "pages": "338-343", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/BlaauwZSOP00", "doi": "10.1109/ICCAD.2000.896495", "ee": "https://doi.org/10.1109/ICCAD.2000.896495", "url": "https://dblp.org/rec/conf/iccad/BlaauwZSOP00"}, "url": "URL#6073537"}, {"@score": "1", "@id": "6073538", "info": {"authors": {"author": [{"@pid": "68/6563-1", "text": "Yu Cao 0001"}, {"@pid": "27/2478", "text": "Chenming Hu"}, {"@pid": "81/5112", "text": "Xuejue Huang"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "26/1111", "text": "Sudhakar Muddu"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}]}, "title": "Effects of Global Interconnect Optimizations on Performance Estimation of Deep Submicron Design.", "venue": "ICCAD", "pages": "56-61", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CaoHHKMSS00", "doi": "10.1109/ICCAD.2000.896451", "ee": "https://doi.org/10.1109/ICCAD.2000.896451", "url": "https://dblp.org/rec/conf/iccad/CaoHHKMSS00"}, "url": "URL#6073538"}, {"@score": "1", "@id": "6073539", "info": {"authors": {"author": [{"@pid": "20/3137", "text": "Sudip Chakrabarti"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Partial Simulation-Driven ATPG for Detection and Diagnosis of Faults in Analog Circuits.", "venue": "ICCAD", "pages": "562-567", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChakrabartiC00", "doi": "10.1109/ICCAD.2000.896532", "ee": "https://doi.org/10.1109/ICCAD.2000.896532", "url": "https://dblp.org/rec/conf/iccad/ChakrabartiC00"}, "url": "URL#6073539"}, {"@score": "1", "@id": "6073540", "info": {"authors": {"author": [{"@pid": "61/2585", "text": "Tony F. Chan"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "75/5330", "text": "Tianming Kong"}, {"@pid": "61/325", "text": "Joseph R. Shinnerl"}]}, "title": "Multilevel Optimization for Large-Scale Circuit Placement.", "venue": "ICCAD", "pages": "171-176", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChanCKS00", "doi": "10.1109/ICCAD.2000.896469", "ee": "https://doi.org/10.1109/ICCAD.2000.896469", "url": "https://dblp.org/rec/conf/iccad/ChanCKS00"}, "url": "URL#6073540"}, {"@score": "1", "@id": "6073541", "info": {"authors": {"author": [{"@pid": "57/2331", "text": "Shih-Chieh Chang"}, {"@pid": "89/5445", "text": "Zhong-Zhen Wu"}, {"@pid": "10/49", "text": "He-Zhe Yu"}]}, "title": "Wire Reconnections Based on Implication Flow Graph.", "venue": "ICCAD", "pages": "533-536", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChangWY00", "doi": "10.1109/ICCAD.2000.896527", "ee": "https://doi.org/10.1109/ICCAD.2000.896527", "url": "https://dblp.org/rec/conf/iccad/ChangWY00"}, "url": "URL#6073541"}, {"@score": "1", "@id": "6073542", "info": {"authors": {"author": [{"@pid": "181/2832", "text": "Wei Chen"}, {"@pid": "99/2802", "text": "Cheng-Ta Hsieh"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "Simultaneous Gate Sizing and Fanout Optimization.", "venue": "ICCAD", "pages": "374-378", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenHP00", "doi": "10.1109/ICCAD.2000.896501", "ee": "https://doi.org/10.1109/ICCAD.2000.896501", "url": "https://dblp.org/rec/conf/iccad/ChenHP00"}, "url": "URL#6073542"}, {"@score": "1", "@id": "6073543", "info": {"authors": {"author": [{"@pid": "25/1148", "text": "Pinhong Chen"}, {"@pid": "53/2061", "text": "Desmond Kirkpatrick"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Miller Factor for Gate-Level Coupling Delay Calculation.", "venue": "ICCAD", "pages": "68-74", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenKK00", "doi": "10.1109/ICCAD.2000.896453", "ee": "https://doi.org/10.1109/ICCAD.2000.896453", "url": "https://dblp.org/rec/conf/iccad/ChenKK00"}, "url": "URL#6073543"}, {"@score": "1", "@id": "6073544", "info": {"authors": {"author": [{"@pid": "25/1148", "text": "Pinhong Chen"}, {"@pid": "53/2061", "text": "Desmond Kirkpatrick"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}]}, "title": "Switching Window Computation for Static Timing Analysis in Presence of Crosstalk Noise.", "venue": "ICCAD", "pages": "331-337", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenKK00a", "doi": "10.1109/ICCAD.2000.896494", "ee": "https://doi.org/10.1109/ICCAD.2000.896494", "url": "https://dblp.org/rec/conf/iccad/ChenKK00a"}, "url": "URL#6073544"}, {"@score": "1", "@id": "6073545", "info": {"authors": {"author": [{"@pid": "c/CharlieChungPingChen", "text": "Charlie Chung-Ping Chen"}, {"@pid": "87/6331", "text": "Tae-Woo Lee"}, {"@pid": "24/4652", "text": "Narayanan Murugesan"}, {"@pid": "13/21", "text": "Susan C. Hagness"}]}, "title": "Generalized FDTD-ADI: An Unconditionally Stable Full-Wave Maxwell&apos;s Equations Solver for VLSI Interconnect Modeling.", "venue": "ICCAD", "pages": "156-163", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenLMH00", "doi": "10.1109/ICCAD.2000.896466", "ee": "https://doi.org/10.1109/ICCAD.2000.896466", "url": "https://dblp.org/rec/conf/iccad/ChenLMH00"}, "url": "URL#6073545"}, {"@score": "1", "@id": "6073546", "info": {"authors": {"author": [{"@pid": "73/2998", "text": "Chunhong Chen"}, {"@pid": "99/5425", "text": "Xiaojian Yang"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Potential Slack: An Effective Metric of Combinational Circuit Performance.", "venue": "ICCAD", "pages": "198-201", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChenYS00", "doi": "10.1109/ICCAD.2000.896474", "ee": "https://doi.org/10.1109/ICCAD.2000.896474", "url": "https://dblp.org/rec/conf/iccad/ChenYS00"}, "url": "URL#6073546"}, {"@score": "1", "@id": "6073547", "info": {"authors": {"author": [{"@pid": "32/5795", "text": "Ching-Hwa Cheng"}, {"@pid": "57/2331", "text": "Shih-Chieh Chang"}, {"@pid": "22/2393", "text": "Shin-De Li"}, {"@pid": "j/WenBenJone", "text": "Wen-Ben Jone"}, {"@pid": "94/2690", "text": "Jinn-Shyan Wang"}]}, "title": "Synthesis of CMOS Domino Circuits for Charge Sharing Alleviation.", "venue": "ICCAD", "pages": "387-390", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ChengCLJW00", "doi": "10.1109/ICCAD.2000.896503", "ee": "https://doi.org/10.1109/ICCAD.2000.896503", "url": "https://dblp.org/rec/conf/iccad/ChengCLJW00"}, "url": "URL#6073547"}, {"@score": "1", "@id": "6073548", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "58/2235", "text": "Sung Kyu Lim"}]}, "title": "Physical Planning with Retiming.", "venue": "ICCAD", "pages": "2-7", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CongL00", "doi": "10.1109/ICCAD.2000.896441", "ee": "https://doi.org/10.1109/ICCAD.2000.896441", "url": "https://dblp.org/rec/conf/iccad/CongL00"}, "url": "URL#6073548"}, {"@score": "1", "@id": "6073549", "info": {"authors": {"author": [{"@pid": "02/5319", "text": "Jos\u00e9 C. Costa"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}, {"@pid": "m/JoseCMonteiro", "text": "Jos\u00e9 Monteiro 0001"}]}, "title": "Observability Analysis of Embedded Software for Coverage-Directed Validation.", "venue": "ICCAD", "pages": "27-32", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CostaDM00", "doi": "10.1109/ICCAD.2000.896446", "ee": "https://doi.org/10.1109/ICCAD.2000.896446", "url": "https://dblp.org/rec/conf/iccad/CostaDM00"}, "url": "URL#6073549"}, {"@score": "1", "@id": "6073550", "info": {"authors": {"author": [{"@pid": "26/6362", "text": "Olivier Coudert"}, {"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "79/6934", "text": "Sharad Malik"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Incremental CAD.", "venue": "ICCAD", "pages": "236-243", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/CoudertCMS00", "doi": "10.1109/ICCAD.2000.896480", "ee": "https://doi.org/10.1109/ICCAD.2000.896480", "url": "https://dblp.org/rec/conf/iccad/CoudertCMS00"}, "url": "URL#6073550"}, {"@score": "1", "@id": "6073551", "info": {"authors": {"author": [{"@pid": "32/1301", "text": "Alper Demir 0001"}, {"@pid": "77/1553", "text": "Peter Feldmann"}]}, "title": "Modelling and Analysis of Communication Circuit Performance Using Markov Chains and Efficient Graph Representations.", "venue": "ICCAD", "pages": "290-295", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DemirF00", "doi": "10.1109/ICCAD.2000.896488", "ee": "https://doi.org/10.1109/ICCAD.2000.896488", "url": "https://dblp.org/rec/conf/iccad/DemirF00"}, "url": "URL#6073551"}, {"@score": "1", "@id": "6073552", "info": {"authors": {"author": [{"@pid": "32/1301", "text": "Alper Demir 0001"}, {"@pid": "25/1925", "text": "David E. Long"}, {"@pid": "40/1690", "text": "Jaijeet S. Roychowdhury"}]}, "title": "Computing Phase Noise Eigenfunctions Directly from Steady-State Jacobian Matrices.", "venue": "ICCAD", "pages": "283-288", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DemirLR00", "doi": "10.1109/ICCAD.2000.896487", "ee": "https://doi.org/10.1109/ICCAD.2000.896487", "url": "https://dblp.org/rec/conf/iccad/DemirLR00"}, "url": "URL#6073552"}, {"@score": "1", "@id": "6073553", "info": {"authors": {"author": [{"@pid": "51/3602", "text": "Anirudh Devgan"}, {"@pid": "06/2615", "text": "Hao Ji"}, {"@pid": "d/WWMDai", "text": "Wayne Wei-Ming Dai"}]}, "title": "How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K.", "venue": "ICCAD", "pages": "150-155", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DevganJD00", "doi": "10.1109/ICCAD.2000.896465", "ee": "https://doi.org/10.1109/ICCAD.2000.896465", "url": "https://dblp.org/rec/conf/iccad/DevganJD00"}, "url": "URL#6073553"}, {"@score": "1", "@id": "6073554", "info": {"authors": {"author": [{"@pid": "d/FFDragan", "text": "Feodor F. Dragan"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "63/2084", "text": "Ion I. Mandoiu"}, {"@pid": "26/1111", "text": "Sudhakar Muddu"}, {"@pid": "z/AZelikovsky", "text": "Alexander Zelikovsky"}]}, "title": "Provably Good Global Buffering Using an Available Buffer Block Plan.", "venue": "ICCAD", "pages": "104-109", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DraganKMMZ00", "doi": "10.1109/ICCAD.2000.896458", "ee": "https://doi.org/10.1109/ICCAD.2000.896458", "url": "https://dblp.org/rec/conf/iccad/DraganKMMZ00"}, "url": "URL#6073554"}, {"@score": "1", "@id": "6073555", "info": {"authors": {"author": [{"@pid": "35/5867", "text": "Milenko Drinic"}, {"@pid": "81/4627", "text": "Darko Kirovski"}, {"@pid": "53/4939", "text": "Seapahn Meguerdichian"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Latency-Guided On-Chip Bus Network Design.", "venue": "ICCAD", "pages": "420-423", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/DrinicKMP00", "doi": "10.1109/ICCAD.2000.896508", "ee": "https://doi.org/10.1109/ICCAD.2000.896508", "url": "https://dblp.org/rec/conf/iccad/DrinicKMP00"}, "url": "URL#6073555"}, {"@score": "1", "@id": "6073556", "info": {"authors": {"author": [{"@pid": "66/6128", "text": "Hongbing Fan"}, {"@pid": "66/4558", "text": "Jiping Liu"}, {"@pid": "w/DYLWu", "text": "Yu-Liang Wu"}]}, "title": "General Models for Optimum Arbitrary-Dimension FPGA Switch Box Designs.", "venue": "ICCAD", "pages": "93-98", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FanLW00", "doi": "10.1109/ICCAD.2000.896456", "ee": "https://doi.org/10.1109/ICCAD.2000.896456", "url": "https://dblp.org/rec/conf/iccad/FanLW00"}, "url": "URL#6073556"}, {"@score": "1", "@id": "6073557", "info": {"authors": {"author": [{"@pid": "70/415", "text": "Kenneth Francken"}, {"@pid": "22/6292", "text": "Peter J. Vancorenland"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "DAISY: A Simulation-Based High-Level Synthesis Tool for Delta-Sigma Modulators.", "venue": "ICCAD", "pages": "188-192", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/FranckenVG00", "doi": "10.1109/ICCAD.2000.896472", "ee": "https://doi.org/10.1109/ICCAD.2000.896472", "url": "https://dblp.org/rec/conf/iccad/FranckenVG00"}, "url": "URL#6073557"}, {"@score": "1", "@id": "6073558", "info": {"authors": {"author": [{"@pid": "04/6262", "text": "Shankar G. Govindaraju"}, {"@pid": "d/DavidLDill", "text": "David L. Dill"}]}, "title": "Counterexample-Guided Choice of Projections in Approximate Symbolic Model Checking.", "venue": "ICCAD", "pages": "115-119", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GovindarajuD00", "doi": "10.1109/ICCAD.2000.896460", "ee": "https://doi.org/10.1109/ICCAD.2000.896460", "url": "https://dblp.org/rec/conf/iccad/GovindarajuD00"}, "url": "URL#6073558"}, {"@score": "1", "@id": "6073559", "info": {"authors": {"author": [{"@pid": "30/4739", "text": "Peter Grun"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}]}, "title": "MIST: An Algorithm for Memory Miss Traffic Management.", "venue": "ICCAD", "pages": "431-437", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/GrunDN00", "doi": "10.1109/ICCAD.2000.896510", "ee": "https://doi.org/10.1109/ICCAD.2000.896510", "url": "https://dblp.org/rec/conf/iccad/GrunDN00"}, "url": "URL#6073559"}, {"@score": "1", "@id": "6073560", "info": {"authors": {"author": [{"@pid": "66/4492", "text": "Ilker Hamzaoglu"}, {"@pid": "21/127", "text": "Janak H. Patel"}]}, "title": "Deterministic Test Pattern Generation Techniques for Sequential Circuits.", "venue": "ICCAD", "pages": "538-543", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HamzaogluP00", "doi": "10.1109/ICCAD.2000.896528", "ee": "https://doi.org/10.1109/ICCAD.2000.896528", "url": "https://dblp.org/rec/conf/iccad/HamzaogluP00"}, "url": "URL#6073560"}, {"@score": "1", "@id": "6073561", "info": {"authors": {"author": [{"@pid": "99/4204", "text": "Ian G. Harris"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Diagnosis of Interconnect Faults in Cluster-Based FPGA Architectures.", "venue": "ICCAD", "pages": "472-475", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HarrisT00", "doi": "10.1109/ICCAD.2000.896517", "ee": "https://doi.org/10.1109/ICCAD.2000.896517", "url": "https://dblp.org/rec/conf/iccad/HarrisT00"}, "url": "URL#6073561"}, {"@score": "1", "@id": "6073562", "info": {"authors": {"author": [{"@pid": "h/ThomasAHenzinger", "text": "Thomas A. Henzinger"}, {"@pid": "q/ShazQadeer", "text": "Shaz Qadeer"}, {"@pid": "r/SriramKRajamani", "text": "Sriram K. Rajamani"}]}, "title": "Decomposing Refinement Proofs Using Assume-Guarantee Reasoning.", "venue": "ICCAD", "pages": "245-252", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HenzingerQR00", "doi": "10.1109/ICCAD.2000.896481", "ee": "https://doi.org/10.1109/ICCAD.2000.896481", "url": "https://dblp.org/rec/conf/iccad/HenzingerQR00"}, "url": "URL#6073562"}, {"@score": "1", "@id": "6073563", "info": {"authors": {"author": [{"@pid": "15/835", "text": "Pei-Hsin Ho"}, {"@pid": "36/2850", "text": "Thomas R. Shiple"}, {"@pid": "88/6235", "text": "Kevin Harer"}, {"@pid": "82/3557", "text": "James H. Kukula"}, {"@pid": "30/6446", "text": "Robert F. Damiano"}, {"@pid": "51/4859", "text": "Valeria Bertacco"}, {"@pid": "42/1924", "text": "Jerry Taylor"}, {"@pid": "88/4611", "text": "Jiang Long"}]}, "title": "Smart Simulation Using Collaborative Formal and Simulation Engines.", "venue": "ICCAD", "pages": "120-126", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HoSHKDBTL00", "doi": "10.1109/ICCAD.2000.896461", "ee": "https://doi.org/10.1109/ICCAD.2000.896461", "url": "https://dblp.org/rec/conf/iccad/HoSHKDBTL00"}, "url": "URL#6073563"}, {"@score": "1", "@id": "6073564", "info": {"authors": {"author": [{"@pid": "33/3960", "text": "James C. Hoe"}, {"@pid": "a/Arvind", "text": "Arvind"}]}, "title": "Synthesis of Operation-Centric Hardware Descriptions.", "venue": "ICCAD", "pages": "511-518", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HoeA00", "doi": "10.1109/ICCAD.2000.896524", "ee": "https://doi.org/10.1109/ICCAD.2000.896524", "url": "https://dblp.org/rec/conf/iccad/HoeA00"}, "url": "URL#6073564"}, {"@score": "1", "@id": "6073565", "info": {"authors": {"author": [{"@pid": "49/3541", "text": "Xianlong Hong"}, {"@pid": "11/539", "text": "Gang Huang"}, {"@pid": "09/2775", "text": "Yici Cai"}, {"@pid": "43/6859", "text": "Jiangchun Gu"}, {"@pid": "03/4680", "text": "Sheqin Dong"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "61/3516", "text": "Jun Gu"}]}, "title": "Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan.", "venue": "ICCAD", "pages": "8-12", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HongHCGDCG00", "doi": "10.1109/ICCAD.2000.896442", "ee": "https://doi.org/10.1109/ICCAD.2000.896442", "url": "https://dblp.org/rec/conf/iccad/HongHCGDCG00"}, "url": "URL#6073565"}, {"@score": "1", "@id": "6073566", "info": {"authors": {"author": [{"@pid": "93/5196", "text": "Sungpack Hong"}, {"@pid": "50/6842", "text": "Taewhan Kim"}]}, "title": "Bus Optimization for Low-Power Data Path Synthesis Based on Network Flow Method.", "venue": "ICCAD", "pages": "312-317", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HongK00", "doi": "10.1109/ICCAD.2000.896491", "ee": "https://doi.org/10.1109/ICCAD.2000.896491", "url": "https://dblp.org/rec/conf/iccad/HongK00"}, "url": "URL#6073566"}, {"@score": "1", "@id": "6073567", "info": {"authors": {"author": [{"@pid": "20/5455", "text": "Jiang Hu"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets.", "venue": "ICCAD", "pages": "99-103", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuS00", "doi": "10.1109/ICCAD.2000.896457", "ee": "https://doi.org/10.1109/ICCAD.2000.896457", "url": "https://dblp.org/rec/conf/iccad/HuS00"}, "url": "URL#6073567"}, {"@score": "1", "@id": "6073568", "info": {"authors": {"author": [{"@pid": "39/6301-5", "text": "Yu Huang 0005"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}, {"@pid": "53/6555", "text": "Janusz Rajski"}]}, "title": "Improving the Proportion of At-Speed Tests in Scan BIST.", "venue": "ICCAD", "pages": "459-463", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HuangPRR00", "doi": "10.1109/ICCAD.2000.896514", "ee": "https://doi.org/10.1109/ICCAD.2000.896514", "url": "https://dblp.org/rec/conf/iccad/HuangPRR00"}, "url": "URL#6073568"}, {"@score": "1", "@id": "6073569", "info": {"authors": {"author": [{"@pid": "54/4078", "text": "Sung-Woo Hur"}, {"@pid": "94/1334", "text": "John Lillis"}]}, "title": "MONGREL: Hybrid Techniques for Standard Cell Placement.", "venue": "ICCAD", "pages": "165-170", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/HurL00", "doi": "10.1109/ICCAD.2000.896468", "ee": "https://doi.org/10.1109/ICCAD.2000.896468", "url": "https://dblp.org/rec/conf/iccad/HurL00"}, "url": "URL#6073569"}, {"@score": "1", "@id": "6073570", "info": {"authors": {"author": [{"@pid": "71/1615", "text": "Tomoo Inoue"}, {"@pid": "d/DebeshKumarDas", "text": "Debesh Kumar Das"}, {"@pid": "61/130", "text": "Chiiho Sano"}, {"@pid": "80/1788", "text": "Takahiro Mihara"}, {"@pid": "64/1146", "text": "Hideo Fujiwara"}]}, "title": "Test Generation for Acyclic Sequential Circuits with Hold Registers.", "venue": "ICCAD", "pages": "550-556", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/InoueDSMF00", "doi": "10.1109/ICCAD.2000.896530", "ee": "https://doi.org/10.1109/ICCAD.2000.896530", "url": "https://dblp.org/rec/conf/iccad/InoueDSMF00"}, "url": "URL#6073570"}, {"@score": "1", "@id": "6073571", "info": {"authors": {"author": {"@pid": "47/2168", "text": "C. Norris Ip"}}, "title": "Simulation Coverage Enhancement Using Test Stimulus Transformations.", "venue": "ICCAD", "pages": "127-133", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Ip00", "doi": "10.1109/ICCAD.2000.896462", "ee": "https://doi.org/10.1109/ICCAD.2000.896462", "url": "https://dblp.org/rec/conf/iccad/Ip00"}, "url": "URL#6073571"}, {"@score": "1", "@id": "6073572", "info": {"authors": {"author": [{"@pid": "73/5886", "text": "Hans M. Jacobson"}, {"@pid": "89/3161", "text": "Chris J. Myers"}, {"@pid": "g/GGopalakrishnan", "text": "Ganesh Gopalakrishnan"}]}, "title": "Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines.", "venue": "ICCAD", "pages": "303-310", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JacobsonMG00", "doi": "10.1109/ICCAD.2000.896490", "ee": "https://doi.org/10.1109/ICCAD.2000.896490", "url": "https://dblp.org/rec/conf/iccad/JacobsonMG00"}, "url": "URL#6073572"}, {"@score": "1", "@id": "6073573", "info": {"authors": {"author": [{"@pid": "75/1137", "text": "Margarida F. Jacome"}, {"@pid": "v/GustavodeVeciana", "text": "Gustavo de Veciana"}, {"@pid": "62/810", "text": "Viktor S. Lapinskii"}]}, "title": "Exploring Performance Tradeoffs for Clustered VLIW ASIPs.", "venue": "ICCAD", "pages": "504-510", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JacomeVL00", "doi": "10.1109/ICCAD.2000.896523", "ee": "https://doi.org/10.1109/ICCAD.2000.896523", "url": "https://dblp.org/rec/conf/iccad/JacomeVL00"}, "url": "URL#6073573"}, {"@score": "1", "@id": "6073574", "info": {"authors": {"author": [{"@pid": "71/5485", "text": "Yunjian Jiang"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "Don&apos;t Cares and Multi-Valued Logic Network Minimization.", "venue": "ICCAD", "pages": "520-525", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/JiangB00", "doi": "10.1109/ICCAD.2000.896525", "ee": "https://doi.org/10.1109/ICCAD.2000.896525", "url": "https://dblp.org/rec/conf/iccad/JiangB00"}, "url": "URL#6073574"}, {"@score": "1", "@id": "6073575", "info": {"authors": {"author": [{"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "51/1003", "text": "Stefanus Mantik"}]}, "title": "On Mismatches between Incremental Optimizers and Instance Perturbations in Physical Design Tools.", "venue": "ICCAD", "pages": "17-21", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KahngM00", "doi": "10.1109/ICCAD.2000.896444", "ee": "https://doi.org/10.1109/ICCAD.2000.896444", "url": "https://dblp.org/rec/conf/iccad/KahngM00"}, "url": "URL#6073575"}, {"@score": "1", "@id": "6073576", "info": {"authors": {"author": [{"@pid": "72/2511", "text": "Hyeong-Ju Kang"}, {"@pid": "17/5115", "text": "Hansoo Kim"}, {"@pid": "47/4676", "text": "In-Cheol Park"}]}, "title": "FIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders.", "venue": "ICCAD", "pages": "51-54", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KangKP00", "doi": "10.1109/ICCAD.2000.896450", "ee": "https://doi.org/10.1109/ICCAD.2000.896450", "url": "https://dblp.org/rec/conf/iccad/KangKP00"}, "url": "URL#6073576"}, {"@score": "1", "@id": "6073577", "info": {"authors": {"author": [{"@pid": "08/4485", "text": "Chandramouli V. Kashyap"}, {"@pid": "41/4379", "text": "Charles J. Alpert"}, {"@pid": "51/3602", "text": "Anirudh Devgan"}]}, "title": "An &quot;Effective&quot; Capacitance Based Delay Metric for RC Interconnect.", "venue": "ICCAD", "pages": "229-234", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KashyapAD00", "doi": "10.1109/ICCAD.2000.896479", "ee": "https://doi.org/10.1109/ICCAD.2000.896479", "url": "https://dblp.org/rec/conf/iccad/KashyapAD00"}, "url": "URL#6073577"}, {"@score": "1", "@id": "6073578", "info": {"authors": {"author": [{"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "b/ElahehBozorgzadeh", "text": "Elaheh Bozorgzadeh"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Predictable Routing.", "venue": "ICCAD", "pages": "110-113", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KastnerBS00", "doi": "10.1109/ICCAD.2000.896459", "ee": "https://doi.org/10.1109/ICCAD.2000.896459", "url": "https://dblp.org/rec/conf/iccad/KastnerBS00"}, "url": "URL#6073578"}, {"@score": "1", "@id": "6073579", "info": {"authors": {"author": [{"@pid": "15/884", "text": "Sunil P. Khatri"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}]}, "title": "Cross-Talk Immune VLSI Design Using a Network of PLAs Embedded in a Regular Layout Fabric.", "venue": "ICCAD", "pages": "412-418", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KhatriBS00", "doi": "10.1109/ICCAD.2000.896507", "ee": "https://doi.org/10.1109/ICCAD.2000.896507", "url": "https://dblp.org/rec/conf/iccad/KhatriBS00"}, "url": "URL#6073579"}, {"@score": "1", "@id": "6073580", "info": {"authors": {"author": [{"@pid": "85/6907", "text": "Sangyun Kim"}, {"@pid": "29/6330", "text": "Peter A. Beerel"}]}, "title": "Pipeline Optimization for Asynchronous Circuits: Complexity Analysis and an Efficient Optimal Algorithm.", "venue": "ICCAD", "pages": "296-302", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimB00", "doi": "10.1109/ICCAD.2000.896489", "ee": "https://doi.org/10.1109/ICCAD.2000.896489", "url": "https://dblp.org/rec/conf/iccad/KimB00"}, "url": "URL#6073580"}, {"@score": "1", "@id": "6073581", "info": {"authors": {"author": [{"@pid": "98/2787", "text": "Ki-Wook Kim"}, {"@pid": "67/206", "text": "Kwang-Hyun Baek"}, {"@pid": "72/6310", "text": "Naresh R. Shanbhag"}, {"@pid": "l/CLLiu", "text": "C. L. Liu 0001"}, {"@pid": "57/2381", "text": "Sung-Mo Kang"}]}, "title": "Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design.", "venue": "ICCAD", "pages": "318-321", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimBSLK00", "doi": "10.1109/ICCAD.2000.896492", "ee": "https://doi.org/10.1109/ICCAD.2000.896492", "url": "https://dblp.org/rec/conf/iccad/KimBSLK00"}, "url": "URL#6073581"}, {"@score": "1", "@id": "6073582", "info": {"authors": {"author": [{"@pid": "18/4537", "text": "Seonki Kim"}, {"@pid": "31/5271", "text": "Bapiraju Vinnakota"}]}, "title": "Fast Test Application Technique Without Fast Scan Clocks.", "venue": "ICCAD", "pages": "464-467", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KimV00", "doi": "10.1109/ICCAD.2000.896515", "ee": "https://doi.org/10.1109/ICCAD.2000.896515", "url": "https://dblp.org/rec/conf/iccad/KimV00"}, "url": "URL#6073582"}, {"@score": "1", "@id": "6073583", "info": {"authors": {"author": [{"@pid": "04/5892", "text": "Per Gunnar Kjeldsberg"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "57/3763", "text": "Einar J. Aas"}]}, "title": "Automated Data Dependency Size Estimation with a Partially Fixed Execution Ordering.", "venue": "ICCAD", "pages": "44-50", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KjeldsbergCA00", "doi": "10.1109/ICCAD.2000.896449", "ee": "https://doi.org/10.1109/ICCAD.2000.896449", "url": "https://dblp.org/rec/conf/iccad/KjeldsbergCA00"}, "url": "URL#6073583"}, {"@score": "1", "@id": "6073584", "info": {"authors": {"author": [{"@pid": "16/6562", "text": "Gernot Koch"}, {"@pid": "50/6842", "text": "Taewhan Kim"}, {"@pid": "34/5321", "text": "Reiner Genevriere"}]}, "title": "A Methodology for Verifying Memory Access Protocols in Behavioral Synthesis.", "venue": "ICCAD", "pages": "33-38", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KochKG00", "doi": "10.1109/ICCAD.2000.896447", "ee": "https://doi.org/10.1109/ICCAD.2000.896447", "url": "https://dblp.org/rec/conf/iccad/KochKG00"}, "url": "URL#6073584"}, {"@score": "1", "@id": "6073585", "info": {"authors": {"author": [{"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}, {"@pid": "81/4627", "text": "Darko Kirovski"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Symbolic Debugging Scheme for Optimized Hardware and Software.", "venue": "ICCAD", "pages": "40-43", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KoushanfarKP00", "doi": "10.1109/ICCAD.2000.896448", "ee": "https://doi.org/10.1109/ICCAD.2000.896448", "url": "https://dblp.org/rec/conf/iccad/KoushanfarKP00"}, "url": "URL#6073585"}, {"@score": "1", "@id": "6073586", "info": {"authors": {"author": [{"@pid": "55/2821", "text": "Victor N. Kravets"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Generalized Symmetries in Boolean Functions.", "venue": "ICCAD", "pages": "526-532", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KravetsS00", "doi": "10.1109/ICCAD.2000.896526", "ee": "https://doi.org/10.1109/ICCAD.2000.896526", "url": "https://dblp.org/rec/conf/iccad/KravetsS00"}, "url": "URL#6073586"}, {"@score": "1", "@id": "6073587", "info": {"authors": {"author": [{"@pid": "59/2186", "text": "Pawan Kulshreshtha"}, {"@pid": "17/1625", "text": "Robert Palermo"}, {"@pid": "14/3978", "text": "Mohammad Mortazavi"}, {"@pid": "67/2225", "text": "Cyrus Bamji"}, {"@pid": "96/6925", "text": "Hakan Yalcin"}]}, "title": "Transistor-Level Timing Analysis Using Embedded Simulation.", "venue": "ICCAD", "pages": "344-348", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KulshreshthaPMBY00", "doi": "10.1109/ICCAD.2000.896496", "ee": "https://doi.org/10.1109/ICCAD.2000.896496", "url": "https://dblp.org/rec/conf/iccad/KulshreshthaPMBY00"}, "url": "URL#6073587"}, {"@score": "1", "@id": "6073588", "info": {"authors": {"author": [{"@pid": "58/1610", "text": "Chien-Chu Kuo"}, {"@pid": "05/5904", "text": "Allen C.-H. Wu"}]}, "title": "Delay Budgeting for a Timing-Closure-Driven Design Method.", "venue": "ICCAD", "pages": "202-207", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KuoW00", "doi": "10.1109/ICCAD.2000.896475", "ee": "https://doi.org/10.1109/ICCAD.2000.896475", "url": "https://dblp.org/rec/conf/iccad/KuoW00"}, "url": "URL#6073588"}, {"@score": "1", "@id": "6073589", "info": {"authors": {"author": [{"@pid": "90/3965", "text": "Thomas Kutzschebauch"}, {"@pid": "08/4571", "text": "Leon Stok"}]}, "title": "Regularity Driven Logic Synthesis.", "venue": "ICCAD", "pages": "439-446", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/KutzschebauchS00", "doi": "10.1109/ICCAD.2000.896511", "ee": "https://doi.org/10.1109/ICCAD.2000.896511", "url": "https://dblp.org/rec/conf/iccad/KutzschebauchS00"}, "url": "URL#6073589"}, {"@score": "1", "@id": "6073590", "info": {"authors": {"author": [{"@pid": "80/3405", "text": "Kanishka Lahiri"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}]}, "title": "Efficient Exploration of the SoC Communication Architecture Design Space.", "venue": "ICCAD", "pages": "424-430", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LahiriRD00", "doi": "10.1109/ICCAD.2000.896509", "ee": "https://doi.org/10.1109/ICCAD.2000.896509", "url": "https://dblp.org/rec/conf/iccad/LahiriRD00"}, "url": "URL#6073590"}, {"@score": "1", "@id": "6073591", "info": {"authors": {"author": [{"@pid": "29/4937", "text": "Erik Lauwers"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "ACTIF: A High-Level Power Estimation Tool for Analog Continuous-Time-Filters.", "venue": "ICCAD", "pages": "193-196", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LauwersG00", "doi": "10.1109/ICCAD.2000.896473", "ee": "https://doi.org/10.1109/ICCAD.2000.896473", "url": "https://dblp.org/rec/conf/iccad/LauwersG00"}, "url": "URL#6073591"}, {"@score": "1", "@id": "6073592", "info": {"authors": {"author": [{"@pid": "18/6918", "text": "Jing-Jia Liou"}, {"@pid": "09/2617", "text": "Angela Krstic"}, {"@pid": "99/2681", "text": "Yi-Min Jiang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Path Selection and Pattern Generation for Dynamic Timing Analysis Considering Power Supply Noise Effects.", "venue": "ICCAD", "pages": "493-496", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LiouKJC00", "doi": "10.1109/ICCAD.2000.896521", "ee": "https://doi.org/10.1109/ICCAD.2000.896521", "url": "https://dblp.org/rec/conf/iccad/LiouKJC00"}, "url": "URL#6073592"}, {"@score": "1", "@id": "6073593", "info": {"authors": {"author": [{"@pid": "69/2626", "text": "Jiong Luo"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Power-Conscious Joint Scheduling of Periodic Task Graphs and Aperiodic Tasks in Distributed Real-Time Embedded Systems.", "venue": "ICCAD", "pages": "357-364", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/LuoJ00", "doi": "10.1109/ICCAD.2000.896498", "ee": "https://doi.org/10.1109/ICCAD.2000.896498", "url": "https://dblp.org/rec/conf/iccad/LuoJ00"}, "url": "URL#6073593"}, {"@score": "1", "@id": "6073594", "info": {"authors": {"author": {"@pid": "17/6305", "text": "Peter M. Maurer"}}, "title": "Event Driven Simulation Without Loops or Conditionals.", "venue": "ICCAD", "pages": "23-26", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Maurer00", "doi": "10.1109/ICCAD.2000.896445", "ee": "https://doi.org/10.1109/ICCAD.2000.896445", "url": "https://dblp.org/rec/conf/iccad/Maurer00"}, "url": "URL#6073594"}, {"@score": "1", "@id": "6073595", "info": {"authors": {"author": {"@pid": "86/1411", "text": "Amit Mehrotra"}}, "title": "Noise Analysis of Phase-Locked Loops.", "venue": "ICCAD", "pages": "277-282", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Mehrotra00", "doi": "10.1109/ICCAD.2000.896486", "ee": "https://doi.org/10.1109/ICCAD.2000.896486", "url": "https://dblp.org/rec/conf/iccad/Mehrotra00"}, "url": "URL#6073595"}, {"@score": "1", "@id": "6073596", "info": {"authors": {"author": [{"@pid": "07/4726", "text": "Fan Mo"}, {"@pid": "76/3816", "text": "Abdallah Tabbara"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "A Force-Directed Macro-Cell Placer.", "venue": "ICCAD", "pages": "177-180", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/MoTB00", "doi": "10.1109/ICCAD.2000.896470", "ee": "https://doi.org/10.1109/ICCAD.2000.896470", "url": "https://dblp.org/rec/conf/iccad/MoTB00"}, "url": "URL#6073596"}, {"@score": "1", "@id": "6073597", "info": {"authors": {"author": {"@pid": "25/3230", "text": "Rajeev Murgai"}}, "title": "Layout-Driven Area-Constrained Timing Optimization by Net Buffering.", "venue": "ICCAD", "pages": "379-386", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Murgai00", "doi": "10.1109/ICCAD.2000.896502", "ee": "https://doi.org/10.1109/ICCAD.2000.896502", "url": "https://dblp.org/rec/conf/iccad/Murgai00"}, "url": "URL#6073597"}, {"@score": "1", "@id": "6073598", "info": {"authors": {"author": [{"@pid": "47/6020", "text": "Lode Nachtergaele"}, {"@pid": "15/3283", "text": "Vivek Tiwari"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "System and Architecture-Level Power Reduction for Microprocessor-Based Communication and Multi-Media Applications.", "venue": "ICCAD", "pages": "569-573", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/NachtergaeleTD00", "doi": "10.1109/ICCAD.2000.896533", "ee": "https://doi.org/10.1109/ICCAD.2000.896533", "url": "https://dblp.org/rec/conf/iccad/NachtergaeleTD00"}, "url": "URL#6073598"}, {"@score": "1", "@id": "6073599", "info": {"authors": {"author": [{"@pid": "o/ArlindoLOliveira", "text": "Arlindo L. Oliveira"}, {"@pid": "25/3230", "text": "Rajeev Murgai"}]}, "title": "An Exact Gate Assignment Algorithm for Tree Circuits Under Rise and Fall Delays.", "venue": "ICCAD", "pages": "451-457", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OliveiraM00", "doi": "10.1109/ICCAD.2000.896513", "ee": "https://doi.org/10.1109/ICCAD.2000.896513", "url": "https://dblp.org/rec/conf/iccad/OliveiraM00"}, "url": "URL#6073599"}, {"@score": "1", "@id": "6073600", "info": {"authors": {"author": [{"@pid": "38/3999", "text": "Michael Orshansky"}, {"@pid": "m/LindaSMilor", "text": "Linda Milor"}, {"@pid": "25/1148", "text": "Pinhong Chen"}, {"@pid": "k/KurtKeutzer", "text": "Kurt Keutzer"}, {"@pid": "27/2478", "text": "Chenming Hu"}]}, "title": "Impact of Systematic Spatial Intra-Chip Gate Length Variability on Performance of High-Speed Digital Circuits.", "venue": "ICCAD", "pages": "62-67", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OrshanskyMCKH00", "doi": "10.1109/ICCAD.2000.896452", "ee": "https://doi.org/10.1109/ICCAD.2000.896452", "url": "https://dblp.org/rec/conf/iccad/OrshanskyMCKH00"}, "url": "URL#6073600"}, {"@score": "1", "@id": "6073601", "info": {"authors": {"author": [{"@pid": "01/1549", "text": "Ralph H. J. M. Otten"}, {"@pid": "53/4665", "text": "Paul Stravers"}]}, "title": "Challenges in Physical Chip Design.", "venue": "ICCAD", "pages": "84-91", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/OttenS00", "doi": "10.1109/ICCAD.2000.896455", "ee": "https://doi.org/10.1109/ICCAD.2000.896455", "url": "https://dblp.org/rec/conf/iccad/OttenS00"}, "url": "URL#6073601"}, {"@score": "1", "@id": "6073602", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Simulation Based Test Generation for Scan Designs.", "venue": "ICCAD", "pages": "544-549", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PomeranzR00", "doi": "10.1109/ICCAD.2000.896529", "ee": "https://doi.org/10.1109/ICCAD.2000.896529", "url": "https://dblp.org/rec/conf/iccad/PomeranzR00"}, "url": "URL#6073602"}, {"@score": "1", "@id": "6073603", "info": {"authors": {"author": [{"@pid": "17/1258", "text": "Michael Pronath"}, {"@pid": "52/2269", "text": "Volker Gloeckel"}, {"@pid": "44/608", "text": "Helmut E. Graeb"}]}, "title": "A Parametric Test Method for Analog Components in Integrated Mixed-Signal Circuits.", "venue": "ICCAD", "pages": "557-561", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/PronathGG00", "doi": "10.1109/ICCAD.2000.896531", "ee": "https://doi.org/10.1109/ICCAD.2000.896531", "url": "https://dblp.org/rec/conf/iccad/PronathGG00"}, "url": "URL#6073603"}, {"@score": "1", "@id": "6073604", "info": {"authors": {"author": [{"@pid": "r/JMRabaey", "text": "Jan M. Rabaey"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}, {"@pid": "k/FarinazKoushanfar", "text": "Farinaz Koushanfar"}, {"@pid": "41/3459", "text": "Suet-Fei Li"}, {"@pid": "20/2748", "text": "Tim Tuan"}]}, "title": "Challenges and Opportunities in Broadband and Wireless Communication Designs.", "venue": "ICCAD", "pages": "76-82", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RabaeyPKLT00", "doi": "10.1109/ICCAD.2000.896454", "ee": "https://doi.org/10.1109/ICCAD.2000.896454", "url": "https://dblp.org/rec/conf/iccad/RabaeyPKLT00"}, "url": "URL#6073604"}, {"@score": "1", "@id": "6073605", "info": {"authors": {"author": [{"@pid": "72/1130", "text": "Dinesh Ramanathan"}, {"@pid": "i/SandyIrani", "text": "Sandy Irani"}, {"@pid": "213/9138-1", "text": "Rajesh K. Gupta 0001"}]}, "title": "Latency Effects of System Level Power Management Algorithms.", "venue": "ICCAD", "pages": "350-356", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RamanathanIG00", "doi": "10.1109/ICCAD.2000.896497", "ee": "https://doi.org/10.1109/ICCAD.2000.896497", "url": "https://dblp.org/rec/conf/iccad/RamanathanIG00"}, "url": "URL#6073605"}, {"@score": "1", "@id": "6073606", "info": {"authors": {"author": [{"@pid": "22/2860", "text": "Jeongjin Roh"}, {"@pid": "44/5653", "text": "Suresh Seshadri"}, {"@pid": "a/JacobAAbraham", "text": "Jacob A. Abraham"}]}, "title": "Verification of Delta-Sigma Converters Using Adaptive Regression Modeling.", "venue": "ICCAD", "pages": "182-187", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/RohSA00", "doi": "10.1109/ICCAD.2000.896471", "ee": "https://doi.org/10.1109/ICCAD.2000.896471", "url": "https://dblp.org/rec/conf/iccad/RohSA00"}, "url": "URL#6073606"}, {"@score": "1", "@id": "6073607", "info": {"authors": {"author": [{"@pid": "06/1101", "text": "Mariagiovanna Sami"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "86/903", "text": "Cristina Silvano"}, {"@pid": "82/5784", "text": "Vittorio Zaccaria"}]}, "title": "Power Exploration for Embedded VLIW Architectures.", "venue": "ICCAD", "pages": "498-503", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SamiSSZ00", "doi": "10.1109/ICCAD.2000.896522", "ee": "https://doi.org/10.1109/ICCAD.2000.896522", "url": "https://dblp.org/rec/conf/iccad/SamiSSZ00"}, "url": "URL#6073607"}, {"@score": "1", "@id": "6073608", "info": {"authors": {"author": [{"@pid": "37/907", "text": "Kenneth L. Shepard"}, {"@pid": "43/2103", "text": "Dipak Sitaram"}, {"@pid": "87/1585", "text": "Yu Zheng"}]}, "title": "Full-Chip, Three-Dimensional, Shapes-Based RLC Extraction.", "venue": "ICCAD", "pages": "142-149", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShepardSZ00", "doi": "10.1109/ICCAD.2000.896464", "ee": "https://doi.org/10.1109/ICCAD.2000.896464", "url": "https://dblp.org/rec/conf/iccad/ShepardSZ00"}, "url": "URL#6073608"}, {"@score": "1", "@id": "6073609", "info": {"authors": {"author": [{"@pid": "81/750", "text": "Youngsoo Shin"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}, {"@pid": "37/6335", "text": "Takayasu Sakurai"}]}, "title": "Power Optimization of Real-Time Embedded Systems on Variable Speed Processors.", "venue": "ICCAD", "pages": "365-368", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ShinCS00", "doi": "10.1109/ICCAD.2000.896499", "ee": "https://doi.org/10.1109/ICCAD.2000.896499", "url": "https://dblp.org/rec/conf/iccad/ShinCS00"}, "url": "URL#6073609"}, {"@score": "1", "@id": "6073610", "info": {"authors": {"author": [{"@pid": "s/PaulPeterSotiriadis", "text": "Paul-Peter Sotiriadis"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "Bus Energy Minimization by Transition Pattern Coding (TPC) in Deep Submicron Technologies.", "venue": "ICCAD", "pages": "322-327", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SotiriadisC00", "doi": "10.1109/ICCAD.2000.896493", "ee": "https://doi.org/10.1109/ICCAD.2000.896493", "url": "https://dblp.org/rec/conf/iccad/SotiriadisC00"}, "url": "URL#6073610"}, {"@score": "1", "@id": "6073611", "info": {"authors": {"author": [{"@pid": "83/1695", "text": "Ankur Srivastava 0001"}, {"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "Timing Driven Gate Duplication: Complexity Issues and Algorithms.", "venue": "ICCAD", "pages": "447-450", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SrivastavaKS00", "doi": "10.1109/ICCAD.2000.896512", "ee": "https://doi.org/10.1109/ICCAD.2000.896512", "url": "https://dblp.org/rec/conf/iccad/SrivastavaKS00"}, "url": "URL#6073611"}, {"@score": "1", "@id": "6073612", "info": {"authors": {"author": {"@pid": "22/860", "text": "Andrzej J. Strojwas"}}, "title": "Design-Manufacturing Interface for 0.13 Micron and Below.", "venue": "ICCAD", "pages": "575", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/Strojwas00", "doi": "10.1109/ICCAD.2000.896534", "ee": "https://doi.org/10.1109/ICCAD.2000.896534", "url": "https://dblp.org/rec/conf/iccad/Strojwas00"}, "url": "URL#6073612"}, {"@score": "1", "@id": "6073613", "info": {"authors": {"author": [{"@pid": "24/4226", "text": "Haihua Su"}, {"@pid": "71/778", "text": "Kaushik Gala"}, {"@pid": "s/SachinSSapatnekar", "text": "Sachin S. Sapatnekar"}]}, "title": "Fast Analysis and Optimization of Power/Ground Networks.", "venue": "ICCAD", "pages": "477-480", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/SuGS00", "doi": "10.1109/ICCAD.2000.896518", "ee": "https://doi.org/10.1109/ICCAD.2000.896518", "url": "https://dblp.org/rec/conf/iccad/SuGS00"}, "url": "URL#6073613"}, {"@score": "1", "@id": "6073614", "info": {"authors": {"author": [{"@pid": "08/1546", "text": "Chung-Wen Albert Tsao"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}]}, "title": "UST/DME: A Clock Tree Router for General Skew Constraints.", "venue": "ICCAD", "pages": "400-405", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/TsaoK00", "doi": "10.1109/ICCAD.2000.896505", "ee": "https://doi.org/10.1109/ICCAD.2000.896505", "url": "https://dblp.org/rec/conf/iccad/TsaoK00"}, "url": "URL#6073614"}, {"@score": "1", "@id": "6073615", "info": {"authors": {"author": [{"@pid": "70/3670", "text": "Maogang Wang"}, {"@pid": "99/5425", "text": "Xiaojian Yang"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "DRAGON2000: Standard-Cell Placement Tool for Large Industry Circuits.", "venue": "ICCAD", "pages": "260-263", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WangYS00", "doi": "10.1109/ICCAD.2000.896483", "ee": "https://doi.org/10.1109/ICCAD.2000.896483", "url": "https://dblp.org/rec/conf/iccad/WangYS00"}, "url": "URL#6073615"}, {"@score": "1", "@id": "6073616", "info": {"authors": {"author": [{"@pid": "71/5806", "text": "Chi-Feng Wu"}, {"@pid": "34/3633", "text": "Chih-Tsun Huang"}, {"@pid": "04/1252", "text": "Chih-Wea Wang"}, {"@pid": "00/5558", "text": "Kuo-Liang Cheng"}, {"@pid": "74/1000", "text": "Cheng-Wen Wu"}]}, "title": "Error Catch and Analysis for Semiconductor Memories Using March Tests.", "venue": "ICCAD", "pages": "468-471", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/WuHWCW00", "doi": "10.1109/ICCAD.2000.896516", "ee": "https://doi.org/10.1109/ICCAD.2000.896516", "url": "https://dblp.org/rec/conf/iccad/WuHWCW00"}, "url": "URL#6073616"}, {"@score": "1", "@id": "6073617", "info": {"authors": {"author": [{"@pid": "19/1551", "text": "Xiaodong Yang"}, {"@pid": "c/ChungKuanCheng", "text": "Chung-Kuan Cheng"}, {"@pid": "05/3756", "text": "Walter H. Ku"}, {"@pid": "28/6658", "text": "Robert J. Carragher"}]}, "title": "Hurwitz Stable Reduced Order Modelling for RLC Interconnect Trees.", "venue": "ICCAD", "pages": "222-228", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangCKC00", "doi": "10.1109/ICCAD.2000.896478", "ee": "https://doi.org/10.1109/ICCAD.2000.896478", "url": "https://dblp.org/rec/conf/iccad/YangCKC00"}, "url": "URL#6073617"}, {"@score": "1", "@id": "6073618", "info": {"authors": {"author": [{"@pid": "41/4142", "text": "Baolin Yang"}, {"@pid": "48/5939", "text": "Dan Feng"}]}, "title": "Efficient Finite-Difference Method for Quasi-Periodic Steady-State and Small Signal Analyses.", "venue": "ICCAD", "pages": "272-276", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YangF00", "doi": "10.1109/ICCAD.2000.896485", "ee": "https://doi.org/10.1109/ICCAD.2000.896485", "url": "https://dblp.org/rec/conf/iccad/YangF00"}, "url": "URL#6073618"}, {"@score": "1", "@id": "6073619", "info": {"authors": {"author": [{"@pid": "12/6657-1", "text": "Terry Tao Ye"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "Data Path Placement with Regularity.", "venue": "ICCAD", "pages": "264-270", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/YeM00", "doi": "10.1109/ICCAD.2000.896484", "ee": "https://doi.org/10.1109/ICCAD.2000.896484", "url": "https://dblp.org/rec/conf/iccad/YeM00"}, "url": "URL#6073619"}, {"@score": "1", "@id": "6073620", "info": {"authors": {"author": [{"@pid": "33/1631", "text": "Qiushuang Zhang"}, {"@pid": "99/4204", "text": "Ian G. Harris"}]}, "title": "A Data Flow Fault Coverage Metric for Validation of Behavioral HDL Descriptions.", "venue": "ICCAD", "pages": "369-372", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhangH00", "doi": "10.1109/ICCAD.2000.896500", "ee": "https://doi.org/10.1109/ICCAD.2000.896500", "url": "https://dblp.org/rec/conf/iccad/ZhangH00"}, "url": "URL#6073620"}, {"@score": "1", "@id": "6073621", "info": {"authors": {"author": [{"@pid": "36/3624", "text": "Rongtian Zhang"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "39/2062", "text": "David B. Janes"}]}, "title": "Stochastic Wire-Length and Delay Distribution of 3-Dimensional Circuits.", "venue": "ICCAD", "pages": "208-213", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhangRKJ00", "doi": "10.1109/ICCAD.2000.896476", "ee": "https://doi.org/10.1109/ICCAD.2000.896476", "url": "https://dblp.org/rec/conf/iccad/ZhangRKJ00"}, "url": "URL#6073621"}, {"@score": "1", "@id": "6073622", "info": {"authors": {"author": [{"@pid": "57/6538", "text": "Shiyou Zhao"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}]}, "title": "Frequency Domain Analysis of Switching Noise on Power Supply Network.", "venue": "ICCAD", "pages": "487-492", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhaoRK00", "doi": "10.1109/ICCAD.2000.896520", "ee": "https://doi.org/10.1109/ICCAD.2000.896520", "url": "https://dblp.org/rec/conf/iccad/ZhaoRK00"}, "url": "URL#6073622"}, {"@score": "1", "@id": "6073623", "info": {"authors": {"author": [{"@pid": "40/4551", "text": "Ke Zhong"}, {"@pid": "d/ShantanuDutt", "text": "Shantanu Dutt"}]}, "title": "Effective Partition-Driven Placement with Simultaneous Level Processing and a Global Net Views.", "venue": "ICCAD", "pages": "254-259", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhongD00", "doi": "10.1109/ICCAD.2000.896482", "ee": "https://doi.org/10.1109/ICCAD.2000.896482", "url": "https://dblp.org/rec/conf/iccad/ZhongD00"}, "url": "URL#6073623"}, {"@score": "1", "@id": "6073624", "info": {"authors": {"author": [{"@pid": "45/35", "text": "Guoan Zhong"}, {"@pid": "65/5850", "text": "Cheng-Kok Koh"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "A Twisted Bundle Layout Structure for Minimizing Inductive Coupling Noise.", "venue": "ICCAD", "pages": "406-411", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZhongKR00", "doi": "10.1109/ICCAD.2000.896506", "ee": "https://doi.org/10.1109/ICCAD.2000.896506", "url": "https://dblp.org/rec/conf/iccad/ZhongKR00"}, "url": "URL#6073624"}, {"@score": "1", "@id": "6073625", "info": {"authors": {"author": [{"@pid": "73/1337", "text": "Dirk Ziegenbein"}, {"@pid": "96/6572", "text": "Jan Uerpmann"}, {"@pid": "44/1240", "text": "Ralph Ernst"}]}, "title": "Dynamic Response Time Optimization for SDF Graphs.", "venue": "ICCAD", "pages": "135-140", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZiegenbeinUE00", "doi": "10.1109/ICCAD.2000.896463", "ee": "https://doi.org/10.1109/ICCAD.2000.896463", "url": "https://dblp.org/rec/conf/iccad/ZiegenbeinUE00"}, "url": "URL#6073625"}, {"@score": "1", "@id": "6073626", "info": {"authors": {"author": [{"@pid": "08/3972", "text": "Yervant Zorian"}, {"@pid": "d/SujitDey", "text": "Sujit Dey"}, {"@pid": "26/2165", "text": "Mike Rodgers"}]}, "title": "Test of Future System-on-Chips.", "venue": "ICCAD", "pages": "392-398", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/iccad/ZorianDR00", "doi": "10.1109/ICCAD.2000.896504", "ee": "https://doi.org/10.1109/ICCAD.2000.896504", "url": "https://dblp.org/rec/conf/iccad/ZorianDR00"}, "url": "URL#6073626"}, {"@score": "1", "@id": "6099615", "info": {"authors": {"author": {"@pid": "s/EllenSentovich", "text": "Ellen Sentovich"}}, "title": "Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided Design, 2000, San Jose, California, USA, November 5-9, 2000", "venue": "ICCAD", "publisher": "IEEE Computer Society", "year": "2000", "type": "Editorship", "key": "conf/iccad/2000", "ee": "https://ieeexplore.ieee.org/xpl/conhome/7189/proceeding", "url": "https://dblp.org/rec/conf/iccad/2000"}, "url": "URL#6099615"}]}}}