{"vcs1":{"timestamp_begin":1681302363.502887897, "rt":0.76, "ut":0.20, "st":0.13}}
{"vcselab":{"timestamp_begin":1681302364.298415261, "rt":0.80, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681302365.126993164, "rt":0.88, "ut":0.06, "st":0.55}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681302363.214608911}
{"VCS_COMP_START_TIME": 1681302363.214608911}
{"VCS_COMP_END_TIME": 1681302366.598461198}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 222604}}
