

================================================================
== Synthesis Summary Report of 'setMem'
================================================================
+ General Information: 
    * Date:           Wed Apr 10 17:18:24 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        AXI_M
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |               Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |               & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ setMem                            |     -|  0.00|      178|  1.780e+03|         -|      179|     -|        no|  15 (5%)|   -|  3313 (3%)|  3728 (7%)|    -|
    | + setMem_Pipeline_1                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|   55 (~0%)|   77 (~0%)|    -|
    |  o Loop 1                          |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|          -|          -|    -|
    | + setMem_Pipeline_2                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|   55 (~0%)|   77 (~0%)|    -|
    |  o Loop 1                          |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|          -|          -|    -|
    | + setMem_Pipeline_3                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|   55 (~0%)|   77 (~0%)|    -|
    |  o Loop 1                          |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|          -|          -|    -|
    | + setMem_Pipeline_VITIS_LOOP_35_1  |     -|  0.80|       53|    530.000|         -|       53|     -|        no|        -|   -|   55 (~0%)|  176 (~0%)|    -|
    |  o VITIS_LOOP_35_1                 |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|          -|          -|    -|
    | + setMem_Pipeline_5                |     -|  0.00|       53|    530.000|         -|       53|     -|        no|        -|   -|   43 (~0%)|   77 (~0%)|    -|
    |  o Loop 1                          |     -|  7.30|       51|    510.000|         3|        1|    50|       yes|        -|   -|          -|          -|    -|
    +------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem2 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | a_1      | 0x10   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | a_2      | 0x14   | 32    | W      | Data signal of a                 |                                                                      |
| s_axi_control | b_1      | 0x1c   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | b_2      | 0x20   | 32    | W      | Data signal of b                 |                                                                      |
| s_axi_control | c_1      | 0x28   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | c_2      | 0x2c   | 32    | W      | Data signal of c                 |                                                                      |
| s_axi_control | op       | 0x34   | 32    | W      | Data signal of op                |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | pointer  |
| b        | in        | pointer  |
| c        | inout     | pointer  |
| op       | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| a        | m_axi_gmem0   | interface |          |                               |
| a        | s_axi_control | register  | offset   | name=a_1 offset=0x10 range=32 |
| a        | s_axi_control | register  | offset   | name=a_2 offset=0x14 range=32 |
| b        | m_axi_gmem1   | interface |          |                               |
| b        | s_axi_control | register  | offset   | name=b_1 offset=0x1c range=32 |
| b        | s_axi_control | register  | offset   | name=b_2 offset=0x20 range=32 |
| c        | m_axi_gmem2   | interface |          |                               |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x28 range=32 |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x2c range=32 |
| op       | s_axi_control | register  |          | name=op offset=0x34 range=32  |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------+---------------------+
| HW Interface | Direction | Length | Width | Loop      | Loop Location       |
+--------------+-----------+--------+-------+-----------+---------------------+
| m_axi_gmem0  | read      | 50     | 32    | anonymous | AXI_M/core.cpp:29:5 |
| m_axi_gmem1  | read      | 50     | 32    | anonymous | AXI_M/core.cpp:30:5 |
| m_axi_gmem2  | read      | 50     | 32    | anonymous | AXI_M/core.cpp:31:5 |
| m_axi_gmem2  | write     | 50     | 32    | anonymous | AXI_M/core.cpp:48:5 |
+--------------+-----------+--------+-------+-----------+---------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------+-----------+--------------+--------+-----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location     | Direction | Burst Status | Length | Loop      | Loop Location       | Resolution | Problem                                                                                               |
+--------------+----------+---------------------+-----------+--------------+--------+-----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | a        | AXI_M/core.cpp:29:5 | read      | Widen Fail   |        | anonymous | AXI_M/core.cpp:29:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | a        | AXI_M/core.cpp:29:5 | read      | Inferred     | 50     | anonymous | AXI_M/core.cpp:29:5 |            |                                                                                                       |
| m_axi_gmem1  | b        | AXI_M/core.cpp:30:5 | read      | Widen Fail   |        | anonymous | AXI_M/core.cpp:30:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | b        | AXI_M/core.cpp:30:5 | read      | Inferred     | 50     | anonymous | AXI_M/core.cpp:30:5 |            |                                                                                                       |
| m_axi_gmem2  | c        | AXI_M/core.cpp:31:5 | read      | Widen Fail   |        | anonymous | AXI_M/core.cpp:31:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | c        | AXI_M/core.cpp:31:5 | read      | Inferred     | 50     | anonymous | AXI_M/core.cpp:31:5 |            |                                                                                                       |
| m_axi_gmem2  | c        | AXI_M/core.cpp:48:5 | write     | Widen Fail   |        | anonymous | AXI_M/core.cpp:48:5 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem2  | c        | AXI_M/core.cpp:48:5 | write     | Inferred     | 50     | anonymous | AXI_M/core.cpp:48:5 |            |                                                                                                       |
+--------------+----------+---------------------+-----------+--------------+--------+-----------+---------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                               | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------+-----+--------+----------+-----+--------+---------+
| + setMem                           | 0   |        |          |     |        |         |
|  + setMem_Pipeline_1               | 0   |        |          |     |        |         |
|    empty_fu_92_p2                  |     |        | empty    | add | fabric | 0       |
|  + setMem_Pipeline_2               | 0   |        |          |     |        |         |
|    empty_fu_92_p2                  |     |        | empty    | add | fabric | 0       |
|  + setMem_Pipeline_3               | 0   |        |          |     |        |         |
|    empty_fu_92_p2                  |     |        | empty    | add | fabric | 0       |
|  + setMem_Pipeline_VITIS_LOOP_35_1 | 0   |        |          |     |        |         |
|    add_ln35_fu_99_p2               |     |        | add_ln35 | add | fabric | 0       |
|    sub_ln44_fu_116_p2              |     |        | sub_ln44 | sub | fabric | 0       |
|    add_ln40_fu_122_p2              |     |        | add_ln40 | add | fabric | 0       |
|  + setMem_Pipeline_5               | 0   |        |          |     |        |         |
|    empty_fu_97_p2                  |     |        | empty    | add | fabric | 0       |
+------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage        | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |              |           |      |      |        |          |      |         | Banks            |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+
| + setMem          |              |           | 15   | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface    | s_axilite |      |      |        |          |      |         |                  |
|   gmem0_m_axi_U   | interface    | m_axi     | 4    |      |        |          |      |         |                  |
|   gmem1_m_axi_U   | interface    | m_axi     | 4    |      |        |          |      |         |                  |
|   gmem2_m_axi_U   | interface    | m_axi     | 4    |      |        |          |      |         |                  |
|   buff_U          | ram_1p array |           | 2    |      |        | buff     | auto | 1       | 32, 50, 1        |
|   buff2_U         | ram_1p array |           | 2    |      |        | buff2    | auto | 1       | 32, 50, 1        |
|   buff3_U         | ram_1p array |           | 2    |      |        | buff3    | auto | 1       | 32, 50, 1        |
+-------------------+--------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+-------------------------------------+
| Type      | Options                                              | Location                            |
+-----------+------------------------------------------------------+-------------------------------------+
| interface | mode=s_axilite bundle=control port=op                | AXI_M/core.cpp:8 in setmem, op      |
| interface | mode=s_axilite bundle=control port=a                 | AXI_M/core.cpp:9 in setmem, a       |
| interface | mode=s_axilite bundle=control port=b                 | AXI_M/core.cpp:10 in setmem, b      |
| interface | mode=s_axilite bundle=control port=c                 | AXI_M/core.cpp:11 in setmem, c      |
| interface | mode=s_axilite bundle=control port=return            | AXI_M/core.cpp:13 in setmem, return |
| interface | mode=m_axi port=a bundle=gmem0 depth=50 offset=slave | AXI_M/core.cpp:15 in setmem, a      |
| interface | mode=m_axi port=b bundle=gmem1 depth=50 offset=slave | AXI_M/core.cpp:16 in setmem, b      |
| interface | mode=m_axi port=c bundle=gmem2 depth=50 offset=slave | AXI_M/core.cpp:17 in setmem, c      |
+-----------+------------------------------------------------------+-------------------------------------+


