#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Thu Nov 14 23:34:13 2019
# Process ID: 7573
# Current directory: /afs/athena.mit.edu/user/c/m/cmll/six_111/project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/adc_ila_synth_1
# Command line: vivado -log adc_ila.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc_ila.tcl
# Log file: /afs/athena.mit.edu/user/c/m/cmll/six_111/project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/adc_ila_synth_1/adc_ila.vds
# Journal file: /afs/athena.mit.edu/user/c/m/cmll/six_111/project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/adc_ila_synth_1/vivado.jou
#-----------------------------------------------------------
source adc_ila.tcl -notrace
Command: synth_design -top adc_ila -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7609 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1834.086 ; gain = 163.527 ; free physical = 1263 ; free virtual = 12264
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adc_ila' [/afs/athena.mit.edu/user/c/m/cmll/six_111/project/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/adc_ila_1/synth/adc_ila.v:84]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (12#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1516]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (13#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1479]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77866]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (23#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77866]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77716]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (25#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77716]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77805]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (27#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77805]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (32#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
