Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Sep 18 14:34:15 2020
| Host         : TELOPS258-7 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_160_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_251_output_top_160
| Device       : 7k160tfbg676-1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                              Instance                             |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_251_output_top_160                                            |                                                           (top) |      28222 |      25093 |    1748 | 1381 | 35666 |    197 |     17 |           20 |
|   (fir_251_output_top_160)                                        |                                                           (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   U1                                                              |                                              fir_251_output_top |      28222 |      25093 |    1748 | 1381 | 35666 |    197 |     17 |           20 |
|     (U1)                                                          |                                              fir_251_output_top |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CLINK                                                         |                                                      Clink_intf |        594 |        594 |       0 |    0 |   935 |      4 |      1 |            0 |
|       CH0                                                         |                                                       CH0_CLINK |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                       CH0_CLINK_selectio_wiz_48 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH1                                                         |                                                    CH0_CLINK_39 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                       CH0_CLINK_selectio_wiz_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CH2                                                         |                                                    CH0_CLINK_40 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                        |                                          CH0_CLINK_selectio_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                        |                                                      CLINK_CTRL |        104 |        104 |       0 |    0 |   144 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                      CLINK_CTRL |         91 |         91 |       0 |    0 |   138 |      0 |      0 |            0 |
|         U0A                                                       |                                                  sync_resetn_45 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|         stretch_freset                                            |                                                   gh_stretch_46 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|       LB_ASYNC_FIFO                                               |                                            t_axi4_stream64_fifo |         48 |         48 |       0 |    0 |   113 |      1 |      1 |            0 |
|         (LB_ASYNC_FIFO)                                           |                                            t_axi4_stream64_fifo |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_stream64_afifo_d16_inst                   |                                       t_axi4_stream64_afifo_d16 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|           U0                                                      |                t_axi4_stream64_afifo_d16_fifo_generator_v13_1_2 |         47 |         47 |       0 |    0 |   112 |      1 |      1 |            0 |
|       LB_FIFO                                                     |                            t_axi4_stream64_fifo__parameterized1 |         92 |         92 |       0 |    0 |   192 |      3 |      0 |            0 |
|         (LB_FIFO)                                                 |                            t_axi4_stream64_fifo__parameterized1 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst |                              t_axi4_stream64_sfifo_d1024_packet |         91 |         91 |       0 |    0 |   191 |      3 |      0 |            0 |
|           U0                                                      |       t_axi4_stream64_sfifo_d1024_packet_fifo_generator_v13_1_2 |         91 |         91 |       0 |    0 |   191 |      3 |      0 |            0 |
|       LineFrame                                                   |                                                     LineFraming |         95 |         95 |       0 |    0 |   287 |      0 |      0 |            0 |
|         (LineFrame)                                               |                                                     LineFraming |         93 |         93 |       0 |    0 |   283 |      0 |      0 |            0 |
|         configvalid_sync                                          |                                                  double_sync_43 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sreset_0                                                  |                                                  sync_resetn_44 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       PHY                                                         |                                                       CLink_Phy |        255 |        255 |       0 |    0 |   199 |      0 |      0 |            0 |
|         (PHY)                                                     |                                                       CLink_Phy |        218 |        218 |       0 |    0 |   195 |      0 |      0 |            0 |
|         sync_SOFTRESET                                            |                                                   sync_reset_41 |         36 |         36 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_cfg_valid                                            |                                                  double_sync_42 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       clink_mmcm                                                  |                                                   clink_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                      |                             clink_clk_wiz_clink_clk_wiz_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     GIGE_FB                                                       |                                                     frameBuffer |       1934 |       1745 |       0 |  189 |  2247 |      4 |      1 |            0 |
|       CTRL                                                        |                                                         FB_CTRL |         95 |         95 |       0 |    0 |   187 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                         FB_CTRL |         87 |         87 |       0 |    0 |   185 |      0 |      0 |            0 |
|         U0A                                                       |                                                  sync_resetn_38 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DM                                                          |                                               datamover_wrapper |       1557 |       1368 |       0 |  189 |  1723 |      3 |      0 |            0 |
|         (DM)                                                      |                                               datamover_wrapper |          7 |          7 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                                axi_fb_datamover |       1550 |       1361 |       0 |  189 |  1723 |      3 |      0 |            0 |
|           U0                                                      |                                  axi_fb_datamover_axi_datamover |       1550 |       1361 |       0 |  189 |  1723 |      3 |      0 |            0 |
|       DM_IN_FIFO                                                  |                            t_axi4_stream64_fifo__parameterized3 |         51 |         51 |       0 |    0 |    75 |      1 |      1 |            0 |
|         (DM_IN_FIFO)                                              |                            t_axi4_stream64_fifo__parameterized3 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                                      t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|           U0                                                      |               t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|       FSM                                                         |                                                          FB_FSM |        228 |        228 |       0 |    0 |   257 |      0 |      0 |            0 |
|         (FSM)                                                     |                                                          FB_FSM |        215 |        215 |       0 |    0 |   251 |      0 |      0 |            0 |
|         dataout_waterlevel_sync                                   |                                     double_sync__parameterized4 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_configvalid_sync                                       |                                     double_sync__parameterized2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                                   sync_reset_37 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SOF                                                         |                                           axis64_img_sof_output |          3 |          3 |       0 |    0 |     5 |      0 |      0 |            0 |
|         (SOF)                                                     |                                           axis64_img_sof_output |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|         U1                                                        |                                                  sync_resetn_36 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     MB                                                            |                                                      bd_wrapper |      14747 |      12566 |    1732 |  449 | 17103 |     72 |      3 |            5 |
|       core_wrapper_i                                              |                                                    core_wrapper |      14747 |      12566 |    1732 |  449 | 17103 |     72 |      3 |            5 |
|         (core_wrapper_i)                                          |                                                    core_wrapper |         60 |         60 |       0 |    0 |     0 |      0 |      0 |            0 |
|         core_i                                                    |                                                            core |      14687 |      12506 |    1732 |  449 | 17103 |     72 |      3 |            5 |
|           (core_i)                                                |                                                            core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           FB_MEMORY                                               |                                           FB_MEMORY_imp_18PW2K3 |      10134 |       8217 |    1620 |  297 | 12784 |      8 |      3 |            0 |
|           MCU                                                     |                                                  MCU_imp_N4RJ0G |       2547 |       2328 |      96 |  123 |  2365 |     64 |      0 |            5 |
|           axi_gpio_0                                              |                                               core_axi_gpio_0_0 |         27 |         27 |       0 |    0 |    26 |      0 |      0 |            0 |
|           axi_quad_spi_0                                          |                                           core_axi_quad_spi_0_0 |        368 |        350 |      16 |    2 |   568 |      0 |      0 |            0 |
|           axi_timer_0                                             |                                              core_axi_timer_0_0 |        283 |        283 |       0 |    0 |   216 |      0 |      0 |            0 |
|           axi_uart_storage                                        |                                         core_axi_uart_storage_0 |        339 |        326 |       0 |   13 |   304 |      0 |      0 |            0 |
|           clk_wiz_0                                               |                                                core_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpga_comm_uart                                          |                                           core_fpga_comm_uart_0 |        337 |        324 |       0 |   13 |   304 |      0 |      0 |            0 |
|           gnd                                                     |                                                      core_gnd_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           microblaze_0_axi_periph                                 |                                  core_microblaze_0_axi_periph_0 |        359 |        359 |       0 |    0 |   141 |      0 |      0 |            0 |
|           microblaze_0_xlconcat                                   |                                    core_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           proc_sys_reset_1                                        |                                         core_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |    31 |      0 |      0 |            0 |
|           xadc_wiz_0                                              |                                               core_xadc_wiz_0_0 |        277 |        277 |       0 |    0 |   364 |      0 |      0 |            0 |
|     MGT                                                           |                                          mgt_wrapper_data_video |       1724 |       1467 |       0 |  257 |  3355 |      4 |      2 |            0 |
|       (MGT)                                                       |                                          mgt_wrapper_data_video |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       MGTS                                                        |                                            mgt_block_data_video |       1528 |       1271 |       0 |  257 |  2981 |      2 |      0 |            0 |
|         (MGTS)                                                    |                                            mgt_block_data_video |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA                                                      |                                                        data_mgt |        715 |        587 |       0 |  128 |  1384 |      1 |      0 |            0 |
|           inst                                                    |                                          data_mgt_data_mgt_core |        715 |        587 |       0 |  128 |  1384 |      1 |      0 |            0 |
|         DATA_CLOCK                                                |                                           data_mgt_clock_module |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                      data_mgt_CLOCK_MODULE_impl |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_COMMON                                               |                                      data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                 data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                          |                                    data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|           U1                                                      |                               data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |    16 |      0 |      0 |            0 |
|         U3                                                        |                                                        MGT_CTRL |         87 |         87 |       0 |    0 |   197 |      0 |      0 |            0 |
|           (U3)                                                    |                                                        MGT_CTRL |         86 |         86 |       0 |    0 |   143 |      0 |      0 |            0 |
|           core_sync                                               |                                              double_sync_vector |          0 |          0 |       0 |    0 |    32 |      0 |      0 |            0 |
|           data_loopback_sync                                      |                              double_sync_vector__parameterized2 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                       |                                                  double_sync_32 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           pll_sync                                                |                                           double_sync_vector_33 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|           sync_resetn_inst                                        |                                                  sync_resetn_34 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           video_loopback_sync                                     |                              double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                      |                                                  double_sync_35 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                         |                                                       video_mgt |        714 |        586 |       0 |  128 |  1384 |      1 |      0 |            0 |
|           inst                                                    |                                        video_mgt_video_mgt_core |        714 |        586 |       0 |  128 |  1384 |      1 |      0 |            0 |
|       U5                                                          |                                                        mgt_init |         18 |         18 |       0 |    0 |    20 |      0 |      0 |            0 |
|       gen_mgt_2ch.MGT_DATAOUT_64_FIFO                             |                            t_axi4_stream64_fifo__parameterized5 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                 |                                      t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|           U0                                                      |               t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2 |         89 |         89 |       0 |    0 |   177 |      1 |      1 |            0 |
|       gen_mgt_2ch.MGT_VIDEOOUT_64_FIFO                            |                            t_axi4_stream64_fifo__parameterized7 |         88 |         88 |       0 |    0 |   177 |      1 |      1 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst                 |                                 t_axi4_stream64_afifo_d512_HD36 |         88 |         88 |       0 |    0 |   177 |      1 |      1 |            0 |
|           U0                                                      |          t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD37 |         88 |         88 |       0 |    0 |   177 |      1 |      1 |            0 |
|     PLEORA                                                        |                                                     pleora_intf |        197 |        197 |       0 |    0 |   273 |      0 |      0 |            2 |
|       CTRL                                                        |                                                     PLEORA_CTRL |         49 |         49 |       0 |    0 |   140 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                     PLEORA_CTRL |         46 |         46 |       0 |    0 |   138 |      0 |      0 |            0 |
|         U0A                                                       |                                                  sync_resetn_31 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       PHY                                                         |                                                  GIGE_CLINK_PHY |        148 |        148 |       0 |    0 |   114 |      0 |      0 |            2 |
|         (PHY)                                                     |                                                  GIGE_CLINK_PHY |        145 |        145 |       0 |    0 |   110 |      0 |      0 |            2 |
|         U0                                                        |                                                  double_sync_29 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_RESET_GIGE                                           |                                                   sync_reset_30 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SYNC                                                        |                                                  GIGE_SYNC_INTF |          0 |          0 |       0 |    0 |    19 |      0 |      0 |            0 |
|     SDI                                                           |                                                      sdi_output |       8415 |       8019 |      16 |  380 | 11201 |     23 |     10 |           13 |
|       (SDI)                                                       |                                                      sdi_output |          3 |          3 |       0 |    0 |     0 |      0 |      0 |            0 |
|       AGC_inst                                                    |                                                             AGC |        384 |        384 |       0 |    0 |   668 |      1 |      0 |            0 |
|         U1                                                        |                                                        AGC_Ctrl |        183 |        183 |       0 |    0 |   125 |      0 |      0 |            0 |
|           (U1)                                                    |                                                        AGC_Ctrl |        180 |        180 |       0 |    0 |   117 |      0 |      0 |            0 |
|           U0                                                      |                                                  double_sync_25 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           U0A                                                     |                                                  sync_resetn_26 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           stretch_freset                                          |                                                      gh_stretch |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2                                                        |                                                      AGC_CUMSUM |        148 |        148 |       0 |    0 |   394 |      0 |      0 |            0 |
|           (U2)                                                    |                                                      AGC_CUMSUM |        138 |        138 |       0 |    0 |   388 |      0 |      0 |            0 |
|           sreset_data_gen                                         |                                                   sync_reset_22 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync_clearmem                                           |                                                  double_sync_23 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync_new_config_flag                                    |                                                  double_sync_24 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U3                                                        |                                              histogram_axis_tmi |         53 |         53 |       0 |    0 |   149 |      1 |      0 |            0 |
|           histogram_axis_tmi_struct                               |                                       histogram_axis_tmi_struct |         53 |         53 |       0 |    0 |   149 |      1 |      0 |            0 |
|       BF_SYNC                                                     |                                                  Bad_Frame_Sync |        136 |        136 |       0 |    0 |    35 |      0 |      0 |            0 |
|         (BF_SYNC)                                                 |                                                  Bad_Frame_Sync |        133 |        133 |       0 |    0 |    33 |      0 |      0 |            0 |
|         reset                                                     |                                                  sync_resetn_28 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       CMAP                                                        |                                                    colormap_top |       1703 |       1564 |       0 |  139 |  3042 |      5 |      0 |            2 |
|         U1                                                        |                                                   color_map_mem |         41 |         41 |       0 |    0 |    51 |      5 |      0 |            0 |
|           U2                                                      |                                                native_to_axis32 |          2 |          2 |       0 |    0 |    23 |      0 |      0 |            0 |
|           U5                                                      |                                               colormap_mem_wrap |         39 |         39 |       0 |    0 |    28 |      5 |      0 |            0 |
|         U2                                                        |                                                        X_to_Add |       1662 |       1523 |       0 |  139 |  2991 |      0 |      0 |            2 |
|           U1                                                      |                                                 axis_fp32tofi16 |        140 |        137 |       0 |    3 |   221 |      0 |      0 |            0 |
|           U2                                                      |                                                  fp32_axis_mult |        155 |        128 |       0 |   27 |   347 |      0 |      0 |            2 |
|           U3                                                      |                                                 axis_fi16tofp32 |         92 |         90 |       0 |    2 |   183 |      0 |      0 |            0 |
|           U4                                                      |                                      axis_fi32tofp32__xdcDup__1 |        208 |        189 |       0 |   19 |   341 |      0 |      0 |            0 |
|           U5                                                      |                                                fp32_axis_divide |        858 |        789 |       0 |   69 |  1542 |      0 |      0 |            0 |
|           U6                                                      |                                                   fi16_axis_min |          1 |          1 |       0 |    0 |    16 |      0 |      0 |            0 |
|           U8                                                      |                                                 axis_fi32tofp32 |        208 |        189 |       0 |   19 |   341 |      0 |      0 |            0 |
|       CTRL                                                        |                                                        SDI_ctrl |        686 |        686 |       0 |    0 |   551 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                        SDI_ctrl |        557 |        557 |       0 |    0 |   547 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                                    sync_reset_9 |        128 |        128 |       0 |    0 |     2 |      0 |      0 |            0 |
|         sync_mb_cfg                                               |                                                     double_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DM                                                          |                                           sdi_datamover_wrapper |       1566 |       1378 |       0 |  188 |  1723 |      3 |      0 |            0 |
|         (DM)                                                      |                                           sdi_datamover_wrapper |         11 |         11 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fb_datamover                                              |                                            axi_sdi_fb_datamover |       1555 |       1367 |       0 |  188 |  1723 |      3 |      0 |            0 |
|           U0                                                      |                              axi_sdi_fb_datamover_axi_datamover |       1555 |       1367 |       0 |  188 |  1723 |      3 |      0 |            0 |
|       DM_IN_FIFO                                                  |                            t_axi4_stream64_fifo__parameterized9 |         50 |         50 |       0 |    0 |    75 |      1 |      1 |            0 |
|         (DM_IN_FIFO)                                              |                            t_axi4_stream64_fifo__parameterized9 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d128.t_axi4_stream64_sfifo_d128_inst                 |                                  t_axi4_stream64_sfifo_d128_HD2 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|           U0                                                      |           t_axi4_stream64_sfifo_d128_fifo_generator_v13_1_2_HD3 |         49 |         49 |       0 |    0 |    74 |      1 |      1 |            0 |
|       DM_OUT_FIFO                                                 |                                            t_axi4_stream16_fifo |         77 |         77 |       0 |    0 |    82 |      0 |      1 |            0 |
|         (DM_OUT_FIFO)                                             |                                            t_axi4_stream16_fifo |         16 |         16 |       0 |    0 |     0 |      0 |      0 |            0 |
|         sgen_d512.t_axi4_stream16_sfifo_d512_inst                 |                                      t_axi4_stream16_sfifo_d512 |         61 |         61 |       0 |    0 |    82 |      0 |      1 |            0 |
|           U0                                                      |               t_axi4_stream16_sfifo_d512_fifo_generator_v13_1_2 |         61 |         61 |       0 |    0 |    82 |      0 |      1 |            0 |
|       FSM                                                         |                                                      FB_SDI_FSM |        281 |        281 |       0 |    0 |   237 |      0 |      0 |            2 |
|         (FSM)                                                     |                                                      FB_SDI_FSM |        154 |        154 |       0 |    0 |   229 |      0 |      0 |            2 |
|         fb_configvalid_sync                                       |                                    double_sync__parameterized19 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_read_pause_sync                                        |                                    double_sync__parameterized21 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fb_y_flip_sync                                            |                                    double_sync__parameterized23 |        110 |        110 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                                    sync_reset_8 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |            0 |
|       GTX_FIFO                                                    |                                            t_axi4_stream32_fifo |         97 |         97 |       0 |    0 |   216 |      4 |      0 |            0 |
|         (GTX_FIFO)                                                |                                            t_axi4_stream32_fifo |          5 |          5 |       0 |    0 |     0 |      0 |      0 |            0 |
|         agen_d4096.t_axi4_stream32_afifo_d4096_inst               |                                     t_axi4_stream32_afifo_d4096 |         92 |         92 |       0 |    0 |   216 |      4 |      0 |            0 |
|           U0                                                      |              t_axi4_stream32_afifo_d4096_fifo_generator_v13_1_2 |         92 |         92 |       0 |    0 |   216 |      4 |      0 |            0 |
|       OUTPUT_GEN                                                  |                                                     k7_sdi_rxtx |       1450 |       1432 |       0 |   18 |  1239 |      1 |      4 |            0 |
|         (OUTPUT_GEN)                                              |                                                     k7_sdi_rxtx |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         SDI                                                       |                                          x7gtx_sdi_rxtx_wrapper |       1168 |       1152 |       0 |   16 |  1033 |      0 |      0 |            0 |
|           (SDI)                                                   |                                          x7gtx_sdi_rxtx_wrapper |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|           GTX_CTRL                                                |                                               x7gtx_sdi_control |        631 |        626 |       0 |    5 |   477 |      0 |      0 |            0 |
|           SDIRXTX                                                 |                                                       smpte_sdi |        536 |        525 |       0 |   11 |   546 |      0 |      0 |            0 |
|         VIDGEN                                                    |                                                      multigenHD |        282 |        280 |       0 |    2 |   205 |      1 |      4 |            0 |
|           (VIDGEN)                                                |                                                      multigenHD |          2 |          1 |       0 |    1 |    50 |      0 |      0 |            0 |
|           HORZ                                                    |                                                 multigenHD_horz |         77 |         77 |       0 |    0 |    12 |      0 |      1 |            0 |
|           OUTGEN                                                  |                                               multigenHD_output |        144 |        143 |       0 |    1 |   132 |      1 |      2 |            0 |
|           VERT                                                    |                                                 multigenHD_vert |         63 |         63 |       0 |    0 |    11 |      0 |      1 |            0 |
|       SCALER                                                      |                                            video_scaler_wrapper |       1851 |       1802 |      16 |   33 |  3043 |      8 |      4 |            9 |
|         (SCALER)                                                  |                                            video_scaler_wrapper |         46 |         46 |       0 |    0 |    50 |      0 |      0 |            0 |
|         U1                                                        |                                                      v_scaler_0 |       1801 |       1752 |      16 |   33 |  2991 |      8 |      4 |            9 |
|           U0                                                      |                              v_scaler_0v_scaler__parameterized0 |       1801 |       1752 |      16 |   33 |  2991 |      8 |      4 |            9 |
|         reset                                                     |                                                   sync_resetn_6 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       SDI_GTX                                                     |                                               k7gtx_sdi_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (SDI_GTX)                                                 |                                               k7gtx_sdi_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         gt0_k7gtx_sdi_wrapper_i                                   |                                            k7gtx_sdi_wrapper_GT |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       SOF                                                         |                           axis64_img_sof_output__parameterized1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|         (SOF)                                                     |                           axis64_img_sof_output__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                                        |                                                   sync_resetn_5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                                          |                                                     hdr_manager |          8 |          8 |       0 |    0 |   210 |      0 |      0 |            0 |
|         (U1)                                                      |                                                     hdr_manager |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         REG                                                       |                                                      axis64_reg |          8 |          8 |       0 |    0 |   207 |      0 |      0 |            0 |
|           (REG)                                                   |                                                      axis64_reg |          5 |          5 |       0 |    0 |   205 |      0 |      0 |            0 |
|           U0                                                      |                                                    sync_reset_4 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|         U1                                                        |                                                   sync_resetn_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                                          |                                              video_data_handler |        126 |        126 |       0 |    0 |    13 |      0 |      0 |            0 |
|         (U2)                                                      |                                              video_data_handler |         11 |         11 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U2                                                        |                                            video_ehdri_selector |         84 |         84 |       0 |    0 |     4 |      0 |      0 |            0 |
|           U1                                                      |                                                  video_ehdri_SM |         84 |         84 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U3                                                        |                                                    video_freeze |         28 |         28 |       0 |    0 |     5 |      0 |      0 |            0 |
|           U1                                                      |                                                 video_freeze_SM |         28 |         28 |       0 |    0 |     5 |      0 |      0 |            0 |
|         U4                                                        |                                       video_fwposition_selector |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|           U1                                                      |                                             video_fwposition_SM |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|       U3                                                          |                                           axis64_hder_extractor |         30 |         30 |       0 |    0 |    47 |      0 |      0 |            0 |
|         (U3)                                                      |                                           axis64_hder_extractor |         25 |         25 |       0 |    0 |    45 |      0 |      0 |            0 |
|         r0                                                        |                                                   sync_reset_27 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3__0                                                       |                                        axis64_hder_extractor__1 |         22 |         22 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U5                                                          |                                               gtx_reset_process |          6 |          4 |       0 |    2 |    16 |      0 |      0 |            0 |
|     U1                                                            |                                                  axis64_fanout2 |         17 |         17 |       0 |    0 |     2 |      0 |      0 |            0 |
|       (U1)                                                        |                                                  axis64_fanout2 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U1                                                          |                                               ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         inst                                                      |                         ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|           broadcaster_core                                        |                 ip_axis64_fanout2_axis_broadcaster_v1_1_10_core |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|     g0.U2                                                         |                                          axis64_throughput_ctrl |        300 |        247 |       0 |   53 |   275 |     45 |      0 |            0 |
|       (g0.U2)                                                     |                                          axis64_throughput_ctrl |         58 |          5 |       0 |   53 |   128 |      0 |      0 |            0 |
|       U1                                                          |                                                    sync_reset_0 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst               |                                    t_axi4_stream64_sfifo_d16384 |        236 |        236 |       0 |    0 |   145 |     45 |      0 |            0 |
|         U0                                                        |             t_axi4_stream64_sfifo_d16384_fifo_generator_v13_1_2 |        236 |        236 |       0 |    0 |   145 |     45 |      0 |            0 |
|           inst_fifo_gen                                           |       t_axi4_stream64_sfifo_d16384_fifo_generator_v13_1_2_synth |        236 |        236 |       0 |    0 |   145 |     45 |      0 |            0 |
|     g0.U5                                                         |                          axis64_throughput_ctrl__parameterized1 |        301 |        248 |       0 |   53 |   275 |     45 |      0 |            0 |
|       (g0.U5)                                                     |                          axis64_throughput_ctrl__parameterized1 |         60 |          7 |       0 |   53 |   128 |      0 |      0 |            0 |
|       U1                                                          |                                                      sync_reset |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       sgen_d16384.t_axi4_stream64_sfifo_d16384_inst               |                              t_axi4_stream64_sfifo_d16384_HD158 |        235 |        235 |       0 |    0 |   145 |     45 |      0 |            0 |
|         U0                                                        |       t_axi4_stream64_sfifo_d16384_fifo_generator_v13_1_2_HD159 |        235 |        235 |       0 |    0 |   145 |     45 |      0 |            0 |
|           inst_fifo_gen                                           | t_axi4_stream64_sfifo_d16384_fifo_generator_v13_1_2_synth_HD160 |        235 |        235 |       0 |    0 |   145 |     45 |      0 |            0 |
+-------------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


