#Start recording tcl command: 4/28/2019 14:16:07
#Project Location: D:/code/fpga/lattice/divider; Project name: divider
prj_project new -name "divider" -impl "impl1" -dev LCMXO2-4000HC-4MG132C -synthesis "lse"
prj_project save
prj_src add "D:/code/fpga/lattice/divider/divider.v"
prj_run Synthesis -impl impl1
prj_run Export -impl impl1 -task Jedecgen
prj_run Synthesis -impl impl1
prj_run Export -impl impl1 -task Jedecgen
#Stop recording: 4/28/2019 14:21:32
