
---------- Begin Simulation Statistics ----------
final_tick                               1250482157500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60359                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702068                       # Number of bytes of host memory used
host_op_rate                                    60536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23801.56                       # Real time elapsed on the host
host_tick_rate                               52537817                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436641266                       # Number of instructions simulated
sim_ops                                    1440845027                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.250482                       # Number of seconds simulated
sim_ticks                                1250482157500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.368080                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              193057897                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           220970744                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         30178107                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        281596012                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          25800861                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       26805891                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1005030                       # Number of indirect misses.
system.cpu0.branchPred.lookups              366535740                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188054                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100293                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15036438                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547881                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40454639                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      130655848                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316566038                       # Number of instructions committed
system.cpu0.commit.committedOps            1318669615                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2274926214                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579654                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.367947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1657536221     72.86%     72.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358496251     15.76%     88.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     86940499      3.82%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86004316      3.78%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     31369390      1.38%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7096133      0.31%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5517274      0.24%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1511491      0.07%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40454639      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2274926214                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143548                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273937673                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171870                       # Number of loads committed
system.cpu0.commit.membars                    4203737                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203743      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742074778     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272155     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186022     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318669615                       # Class of committed instruction
system.cpu0.commit.refs                     558458205                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316566038                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318669615                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.895992                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.895992                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            426778774                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             15192010                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           185030087                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1475628604                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               840483982                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1014913817                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              15046338                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23314419                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7656511                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  366535740                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                264098973                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1461494106                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             12796186                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          126                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1522513876                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          107                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               60376048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.146838                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         813196745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         218858758                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.609933                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2304879422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.661474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.908236                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1236094002     53.63%     53.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               787151529     34.15%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144633016      6.28%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111996983      4.86%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19651948      0.85%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2718680      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  528761      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     419      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104084      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2304879422                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      191319641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15151663                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               344852956                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.575486                       # Inst execution rate
system.cpu0.iew.exec_refs                   636975157                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 167675884                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              359922839                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            466220415                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106189                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8691518                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           168367287                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1449269921                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            469299273                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10593314                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1436528277                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2128776                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6689518                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              15046338                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11241299                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       185070                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26813676                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        57844                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9163                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8432188                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61048545                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15080952                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9163                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       736841                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14414822                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                656487748                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1420923902                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840173                       # average fanout of values written-back
system.cpu0.iew.wb_producers                551563174                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.569235                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1421003225                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1756837950                       # number of integer regfile reads
system.cpu0.int_regfile_writes              920006986                       # number of integer regfile writes
system.cpu0.ipc                              0.527428                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.527428                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790986420     54.66%     54.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848406      0.82%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100468      0.15%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           472174252     32.63%     88.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165806364     11.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1447121591                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2734682                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001890                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 427015     15.61%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1927154     70.47%     86.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               380509     13.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1445650588                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5202005556                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1420923850                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1579878952                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1442959876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1447121591                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310045                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      130600303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           148378                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           274                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23213234                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2304879422                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.627851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.861687                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1294345780     56.16%     56.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          691767641     30.01%     86.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          224604256      9.74%     95.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           75657291      3.28%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15681408      0.68%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1149544      0.05%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1216254      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             255295      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             201953      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2304879422                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.579730                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18320320                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3120605                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           466220415                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          168367287                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1901                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2496199063                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4765253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              386187448                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845209042                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13983871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               854492966                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11163998                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19353                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1796913373                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1470750528                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          962697408                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1007357914                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16070293                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              15046338                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41635329                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117488362                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1796913329                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        159427                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5848                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29747699                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5837                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3683772819                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2928623888                       # The number of ROB writes
system.cpu0.timesIdled                       23289373                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1868                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.789629                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20094631                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22133179                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2734911                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         29612415                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1043089                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1056224                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13135                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34052402                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48024                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1946902                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28121156                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3124151                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13432649                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120075228                       # Number of instructions committed
system.cpu1.commit.committedOps             122175412                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    443453877                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.275509                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.011319                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    390677143     88.10%     88.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26995066      6.09%     94.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9870147      2.23%     96.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7471481      1.68%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1765966      0.40%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       897953      0.20%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2085018      0.47%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       566952      0.13%     99.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3124151      0.70%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    443453877                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798255                       # Number of function calls committed.
system.cpu1.commit.int_insts                116612380                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177475                       # Number of loads committed
system.cpu1.commit.membars                    4200126                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200126      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76674394     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277477     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023271      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122175412                       # Class of committed instruction
system.cpu1.commit.refs                      41300760                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120075228                       # Number of Instructions Simulated
system.cpu1.committedOps                    122175412                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.733040                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.733040                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            345669718                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               833864                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19214295                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             142083977                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26976623                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66858946                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1948122                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2016160                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4992484                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34052402                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24634040                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    416441129                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               469913                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     146788235                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5472262                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075968                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          27268632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21137720                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.327473                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         446445893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.333498                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.755834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               350700360     78.55%     78.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61280980     13.73%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19997411      4.48%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11626870      2.60%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1969842      0.44%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  369979      0.08%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  500226      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     215      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           446445893                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1799678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2033730                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                29950692                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.292651                       # Inst execution rate
system.cpu1.iew.exec_refs                    44925250                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11478832                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              294460169                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34030124                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100673                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2049189                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11871665                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          135572332                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33446418                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1975612                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            131179677                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2178676                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5489720                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1948122                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10176690                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        61319                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          897878                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        39569                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1582                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         8650                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3852649                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       748380                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1582                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       526909                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1506821                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 74838418                       # num instructions consuming a value
system.cpu1.iew.wb_count                    129832409                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842283                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 63035150                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.289646                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129884089                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               166509419                       # number of integer regfile reads
system.cpu1.int_regfile_writes               87352650                       # number of integer regfile writes
system.cpu1.ipc                              0.267878                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.267878                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200235      3.15%      3.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             83472129     62.69%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36024017     27.05%     92.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9458761      7.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             133155289                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2521570                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018937                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 405641     16.09%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1768050     70.12%     86.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               347875     13.80%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             131476608                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         715406276                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    129832397                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        148970448                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 129271445                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                133155289                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300887                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13396919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           128263                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           194                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5784736                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    446445893                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.298256                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.763262                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          362637220     81.23%     81.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54436193     12.19%     93.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17994118      4.03%     97.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6043003      1.35%     98.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3594460      0.81%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             703457      0.16%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             699206      0.16%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             194398      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             143838      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      446445893                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.297059                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13563001                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1423293                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34030124                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11871665                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    109                       # number of misc regfile reads
system.cpu1.numCycles                       448245571                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2052703008                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              318829281                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81695596                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13341428                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30321811                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3569373                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28309                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            178090948                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             139913256                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           94181769                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67489376                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10460700                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1948122                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27824115                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12486173                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       178090936                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33188                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               661                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 27648060                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           660                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   575937527                       # The number of ROB reads
system.cpu1.rob.rob_writes                  274214201                       # The number of ROB writes
system.cpu1.timesIdled                          71940                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3388700                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                16005                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3498298                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              12489258                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6869693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13649398                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       313378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87265                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     65653232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5124453                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    131305810                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5211718                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3975985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3737254                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3042315                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              351                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            250                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2893156                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2893150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3975985                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            87                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20518533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20518533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    678808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               678808896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6869829                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6869829    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6869829                       # Request fanout histogram
system.membus.respLayer1.occupancy        36413781339                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30399126255                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    340375714.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457618595.523504                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1119529000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1248099527500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2382630000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    226135802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       226135802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    226135802                       # number of overall hits
system.cpu0.icache.overall_hits::total      226135802                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     37963170                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      37963170                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     37963170                       # number of overall misses
system.cpu0.icache.overall_misses::total     37963170                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 570768693495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 570768693495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 570768693495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 570768693495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    264098972                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    264098972                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    264098972                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    264098972                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143746                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143746                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143746                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143746                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15034.800663                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15034.800663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15034.800663                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15034.800663                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3521                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              131                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.877863                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     30636825                       # number of writebacks
system.cpu0.icache.writebacks::total         30636825                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7326312                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7326312                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7326312                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7326312                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     30636858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     30636858                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     30636858                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     30636858                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 414857068496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 414857068496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 414857068496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 414857068496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.116005                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.116005                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.116005                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.116005                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13541.110139                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13541.110139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13541.110139                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13541.110139                       # average overall mshr miss latency
system.cpu0.icache.replacements              30636825                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    226135802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      226135802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     37963170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     37963170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 570768693495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 570768693495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    264098972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    264098972                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143746                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143746                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15034.800663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15034.800663                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7326312                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7326312                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     30636858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     30636858                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 414857068496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 414857068496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.116005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.116005                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13541.110139                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13541.110139                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256771225                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         30636825                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.381130                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999957                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        558834801                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       558834801                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    536051558                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       536051558                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    536051558                       # number of overall hits
system.cpu0.dcache.overall_hits::total      536051558                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     48657067                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      48657067                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     48657067                       # number of overall misses
system.cpu0.dcache.overall_misses::total     48657067                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1399649896347                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1399649896347                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1399649896347                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1399649896347                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    584708625                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    584708625                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    584708625                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    584708625                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.083216                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.083216                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.083216                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.083216                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28765.603491                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28765.603491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28765.603491                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28765.603491                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8262367                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       425375                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           216397                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5415                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.181523                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.554940                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32307429                       # number of writebacks
system.cpu0.dcache.writebacks::total         32307429                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17258419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17258419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17258419                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17258419                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31398648                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31398648                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31398648                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31398648                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 632717492629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 632717492629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 632717492629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 632717492629                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.053700                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.053700                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.053700                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.053700                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20151.106271                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20151.106271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20151.106271                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20151.106271                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32307429                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    395403479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      395403479                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     38122972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     38122972                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 967343157500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 967343157500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    433526451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    433526451                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087937                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25374.285024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25374.285024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     10513677                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     10513677                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27609295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27609295                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 503619334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 503619334500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063685                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18240.934240                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18240.934240                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140648079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140648079                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10534095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10534095                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 432306738847                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 432306738847                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182174                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182174                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.069678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.069678                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41038.811483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41038.811483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6744742                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6744742                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3789353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3789353                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 129098158129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 129098158129                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025065                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34068.654498                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34068.654498                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1739                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11114500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11114500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.442381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.442381                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6391.316849                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6391.316849                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       973000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003816                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 64866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 64866.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3725                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       594000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       594000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036472                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036472                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4212.765957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4212.765957                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036472                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036472                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3219.858156                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3219.858156                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190618                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909675                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909675                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92229511000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92229511000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100293                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433118                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101387.320746                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101387.320746                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909675                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91319836000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91319836000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433118                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100387.320746                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100387.320746                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999389                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          569556544                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32308078                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.628921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999389                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1205941540                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1205941540                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            30527444                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29775470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               73057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              855625                       # number of demand (read+write) hits
system.l2.demand_hits::total                 61231596                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           30527444                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29775470                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              73057                       # number of overall hits
system.l2.overall_hits::.cpu1.data             855625                       # number of overall hits
system.l2.overall_hits::total                61231596                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            109414                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2531580                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1768618                       # number of demand (read+write) misses
system.l2.demand_misses::total                4419768                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           109414                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2531580                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10156                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1768618                       # number of overall misses
system.l2.overall_misses::total               4419768                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9516976500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 259552433467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    926985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 188426446483                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     458422841450                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9516976500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 259552433467                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    926985000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 188426446483                       # number of overall miss cycles
system.l2.overall_miss_latency::total    458422841450                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        30636858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32307050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           83213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2624243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             65651364                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       30636858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32307050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          83213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2624243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            65651364                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.122048                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.673954                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067322                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.122048                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.673954                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067322                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86981.341510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102525.866639                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91274.615991                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 106538.804017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103721.019169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86981.341510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102525.866639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91274.615991                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 106538.804017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103721.019169                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              30238                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       359                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      84.228412                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    990068                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3737254                       # number of writebacks
system.l2.writebacks::total                   3737254                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         100295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          60769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              161405                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        100295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         60769                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             161405                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2431285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1707849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4258363                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2431285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1707849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2618669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6877032                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8416500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 227439469477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    816675000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 166239471983                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 402912116960                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8416500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 227439469477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    816675000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 166239471983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 233837207478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 636749324438                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.119717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.650797                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064863                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.119717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.650797                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104751                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77026.920296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93547.021216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81979.020277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97338.507083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94616.667710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77026.920296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93547.021216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81979.020277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97338.507083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89296.206385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92590.717106                       # average overall mshr miss latency
system.l2.replacements                       11976210                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8567973                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8567973                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8567973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8567973                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     56772799                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         56772799                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     56772799                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     56772799                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2618669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2618669                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 233837207478                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 233837207478                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89296.206385                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89296.206385                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   24                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 52                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       453000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.642857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.735294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.684211                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8925.925926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         8480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8711.538462                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            52                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       542500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1037000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.642857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.735294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.684211                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20092.592593                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19942.307692                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.454545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       104500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20900                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2955941                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           304471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3260412                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1742260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1272626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3014886                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 179452052972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 134823207488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  314275260460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4698201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1577097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6275298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.370836                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.806942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.480437                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102999.582710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105940.950042                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104241.175441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        78116                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           123635                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1664144                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2891251                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 156158696982                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 118340426488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 274499123470                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.354209                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.778080                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93837.250251                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96438.555471                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94941.298237                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      30527444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         73057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           30600501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       109414                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10156                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           119570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9516976500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    926985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10443961500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     30636858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        83213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       30720071                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.122048                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003892                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86981.341510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91274.615991                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87346.002342                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           341                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       119229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8416500500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    816675000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9233175500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.119717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77026.920296                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81979.020277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77440.685571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26819529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       551154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          27370683                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       789320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       495992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1285312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  80100380495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  53603238995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 133703619490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27608849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1047146                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28655995                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.028589                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.473661                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101480.236780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108072.789470                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104024.252080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15250                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       767141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       480742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1247883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  71280772495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47899045495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119179817990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.459097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043547                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92917.433034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99635.657993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95505.602681                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           45                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                65                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           92                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           27                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             119                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       683500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       710000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1393500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          137                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           184                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.671533                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.574468                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.646739                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7429.347826                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26296.296296                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11710.084034                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1459999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       230500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1690499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.540146                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.255319                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.467391                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19729.716216                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19208.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19656.965116                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999922                       # Cycle average of tags in use
system.l2.tags.total_refs                   133441504                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11976307                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.142125                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.938083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.678305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.875673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.057230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.384416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.066215                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.436533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.088724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.251035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            41                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.640625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.359375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1059915627                       # Number of tag accesses
system.l2.tags.data_accesses               1059915627                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6993024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     155672192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        637568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     109354304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    166967552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          439624640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6993024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       637568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7630592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239184256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239184256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2432378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1708661                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2608868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6869135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3737254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3737254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5592262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124489735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           509858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87449712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    133522538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             351564105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5592262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       509858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6102120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191273626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191273626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191273626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5592262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124489735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          509858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87449712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    133522538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542837730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3713236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2395139.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1702167.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2608576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006709763750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227148                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227148                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14948505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3498251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6869135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3737254                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6869135                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3737254                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  44025                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24018                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            392248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            395587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            687691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            408620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            426850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            414098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            397125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            392593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           399781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           421054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           397221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           391728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           403000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            229576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            229593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           238254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           242167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           231508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232461                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 249265989418                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                34125550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            377236801918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36521.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55271.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3749149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1711495                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6869135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3737254                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2528466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1598547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  728116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  569829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  466275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  259525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  174561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  129482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  101319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   78196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  59832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  33575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 158100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 202084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 222294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 232066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 242934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 248311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 254790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 254602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 251269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 240735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 238376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5077666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.826659                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.003703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.534581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3831216     75.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       636255     12.53%     87.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       216056      4.26%     92.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       153666      3.03%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40842      0.80%     96.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        20501      0.40%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16754      0.33%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14914      0.29%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       147462      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5077666                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227148                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.046890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.935672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    299.763577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227143    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227148                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227148                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.347073                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           193528     85.20%     85.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4481      1.97%     87.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18840      8.29%     95.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6831      3.01%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2222      0.98%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              695      0.31%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              285      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              136      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               61      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227148                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              436807040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2817600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237645120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               439624640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239184256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       349.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       190.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    351.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1250482139500                       # Total gap between requests
system.mem_ctrls.avgGap                     117898.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6993024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    153288896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       637568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    108938688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    166948864                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237645120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5592262.119101847522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122583833.028421282768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 509857.734615457710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87117346.974221020937                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 133507593.849854663014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 190042791.554184973240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2432378                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1708661                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2608868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3737254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3887330165                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 126549181833                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    397977804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  95115320484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 151286991632                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29892567882956                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35576.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52026.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39949.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55666.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57989.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7998537.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18026914920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9581521125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23322067440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9755814600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98711798640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     229874151450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     286606915680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       675879183855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.494864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 742454285787                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41756260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 466271611713                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18227656020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9688221345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25409217960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9627115500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98711798640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     335054589330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     198033915360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       694752514155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.587707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 511057956617                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41756260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 697667940883                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11528319455.056179                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   58867856926.879105                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 489739668000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   224461726000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1026020431500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24541578                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24541578                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24541578                       # number of overall hits
system.cpu1.icache.overall_hits::total       24541578                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        92462                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         92462                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        92462                       # number of overall misses
system.cpu1.icache.overall_misses::total        92462                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2114132000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2114132000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2114132000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2114132000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24634040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24634040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24634040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24634040                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003753                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003753                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003753                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003753                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22864.874219                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22864.874219                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22864.874219                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22864.874219                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           44                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           44                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        83181                       # number of writebacks
system.cpu1.icache.writebacks::total            83181                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9249                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9249                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9249                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9249                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        83213                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        83213                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        83213                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        83213                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1872153000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1872153000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1872153000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1872153000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003378                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003378                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003378                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003378                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22498.323579                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22498.323579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22498.323579                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22498.323579                       # average overall mshr miss latency
system.cpu1.icache.replacements                 83181                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24541578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24541578                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        92462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        92462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2114132000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2114132000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24634040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24634040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003753                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003753                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22864.874219                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22864.874219                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9249                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9249                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        83213                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        83213                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1872153000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1872153000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22498.323579                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22498.323579                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.896456                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24238822                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            83181                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           291.398541                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338999000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.896456                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.996764                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996764                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         49351293                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        49351293                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     33169204                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        33169204                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     33169204                       # number of overall hits
system.cpu1.dcache.overall_hits::total       33169204                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8141452                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8141452                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8141452                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8141452                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 572760761079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 572760761079                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 572760761079                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 572760761079                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41310656                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41310656                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41310656                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41310656                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197079                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197079                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197079                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197079                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 70351.180733                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70351.180733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 70351.180733                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70351.180733                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4163784                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       407670                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            68990                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5387                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.353443                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.676629                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2624213                       # number of writebacks
system.cpu1.dcache.writebacks::total          2624213                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6288023                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6288023                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6288023                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6288023                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1853429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1853429                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1853429                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1853429                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 128573742948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 128573742948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 128573742948                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 128573742948                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044866                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044866                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044866                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 69370.740907                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 69370.740907                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 69370.740907                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 69370.740907                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2624213                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27858193                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27858193                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4429636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4429636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 319275565000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 319275565000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32287829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32287829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137192                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72077.156001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72077.156001                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3382064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3382064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1047572                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1047572                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  61648456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  61648456500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 58848.896782                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 58848.896782                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5311011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5311011                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3711816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3711816                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 253485196079                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 253485196079                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022827                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.411381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.411381                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68291.422872                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68291.422872                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2905959                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2905959                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       805857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       805857                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  66925286448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  66925286448                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83048.588581                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83048.588581                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          179                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6740000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6740000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          503                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.355865                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.355865                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37653.631285                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37653.631285                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          128                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2748500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101392                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101392                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 53892.156863                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53892.156863                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       641500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       641500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261062                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261062                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5436.440678                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5436.440678                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4530.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4530.172414                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  74846147000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  74846147000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 96974.080610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 96974.080610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74074331000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74074331000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 95974.080610                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 95974.080610                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.182272                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           37120946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2625127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.140629                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339010500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.182272                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943196                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89448382                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89448382                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1250482157500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59376992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12305227                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57083675                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8238956                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4496902                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             371                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            627                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6276159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6276159                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      30720071                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28656922                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          184                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          184                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     91910540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96923140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       249607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7873959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             196957246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3921515648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4135326656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10649216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    335901184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8403392704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16475441                       # Total snoops (count)
system.tol2bus.snoopTraffic                 239298752                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82127186                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068355                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76600687     93.27%     93.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5439234      6.62%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  87265      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82127186                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       131304641323                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48465748901                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       45987784370                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3940613388                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         124992653                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1312815807000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 700302                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706220                       # Number of bytes of host memory used
host_op_rate                                   702275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2197.28                       # Real time elapsed on the host
host_tick_rate                               28368562                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538759345                       # Number of instructions simulated
sim_ops                                    1543093627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.062334                       # Number of seconds simulated
sim_ticks                                 62333649500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.198824                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               24717744                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            24917376                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3146033                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         30817704                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23468                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36175                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12707                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30945347                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6674                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2125                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3121086                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14219926                       # Number of branches committed
system.cpu0.commit.bw_lim_events               644600                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         126884                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35902702                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51817402                       # Number of instructions committed
system.cpu0.commit.committedOps              51878447                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    110469050                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.469620                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.068793                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     80704392     73.06%     73.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19342471     17.51%     90.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5874412      5.32%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1529395      1.38%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1198662      1.09%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       826806      0.75%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       324695      0.29%     99.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        23617      0.02%     99.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       644600      0.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    110469050                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               42150                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51762417                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10951886                       # Number of loads committed
system.cpu0.commit.membars                      91600                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        92023      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35693354     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4547      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10953611     21.11%     90.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5131481      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51878447                       # Class of committed instruction
system.cpu0.commit.refs                      16085714                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51817402                       # Number of Instructions Simulated
system.cpu0.committedOps                     51878447                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.382039                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.382039                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             27717673                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                25788                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            22435902                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              97992724                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11899693                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 72823783                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3122328                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                45869                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               903540                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30945347                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7752514                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    103765399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                64049                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          630                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     107732403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6294550                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.250709                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           9553523                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          24741212                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.872814                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         116467017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.928707                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.767623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32114819     27.57%     27.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                65162912     55.95%     83.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15461099     13.28%     96.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3418950      2.94%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   77165      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13709      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  142228      0.12%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   17874      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   58261      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           116467017                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1838                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        6964075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3502135                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                20635437                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.625568                       # Inst execution rate
system.cpu0.iew.exec_refs                    25431629                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7629418                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15613441                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             17999747                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             71188                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2048240                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9540681                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           87750806                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             17802211                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2382643                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             77214558                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 36203                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2897386                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3122328                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3025417                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        53838                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5908                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          273                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      7047861                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4406853                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           273                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1576259                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1925876                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 39158840                       # num instructions consuming a value
system.cpu0.iew.wb_count                     73096862                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755131                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 29570051                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.592208                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      74291142                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               112969866                       # number of integer regfile reads
system.cpu0.int_regfile_writes               45992949                       # number of integer regfile writes
system.cpu0.ipc                              0.419808                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.419808                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            93064      0.12%      0.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             53387647     67.07%     67.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5431      0.01%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1390      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            18053238     22.68%     89.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8054275     10.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            415      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           230      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              79597201                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2209                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4389                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2141                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2315                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     279839                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003516                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 215208     76.90%     76.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    88      0.03%     76.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    148      0.05%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     76.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 36941     13.20%     90.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27401      9.79%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              79781767                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         276102951                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     73094721                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        123621081                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  87534984                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 79597201                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             215822                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35872361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           166082                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         88938                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20069595                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    116467017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.683431                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.933979                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           61490321     52.80%     52.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38827329     33.34%     86.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11159439      9.58%     95.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2595261      2.23%     97.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1747475      1.50%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             296456      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             273880      0.24%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              65097      0.06%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11759      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      116467017                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.644872                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            96686                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            8514                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            17999747                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9540681                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3268                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       123431092                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1236212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19068757                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32488569                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                232026                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15020680                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1210384                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 2904                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            140406301                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              93763579                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           56967829                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 70017354                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                876102                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3122328                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2963754                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24479264                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1904                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       140404397                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6274144                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             70922                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1830348                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         71140                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197593535                       # The number of ROB reads
system.cpu0.rob.rob_writes                  181560503                       # The number of ROB writes
system.cpu0.timesIdled                          75440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1037                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.468505                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               23709092                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23835778                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2296107                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         26866919                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12833                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          15102                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2269                       # Number of indirect misses.
system.cpu1.branchPred.lookups               26947064                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          801                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1566                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2283775                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14058986                       # Number of branches committed
system.cpu1.commit.bw_lim_events               954408                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         142239                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       29461443                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50300677                       # Number of instructions committed
system.cpu1.commit.committedOps              50370153                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    100981325                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.498807                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.180540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     73838095     73.12%     73.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17746737     17.57%     90.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4371398      4.33%     95.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1932169      1.91%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       643600      0.64%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1138570      1.13%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       312837      0.31%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        43511      0.04%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       954408      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    100981325                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               10740                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50249892                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10813614                       # Number of loads committed
system.cpu1.commit.membars                     104458                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       104458      0.21%      0.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35225572     69.93%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10815180     21.47%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4224523      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50370153                       # Class of committed instruction
system.cpu1.commit.refs                      15039703                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50300677                       # Number of Instructions Simulated
system.cpu1.committedOps                     50370153                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.132518                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.132518                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             27146522                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                12754                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21798114                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87321350                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10943689                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64631268                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2284317                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                25706                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               840072                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   26947064                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9083344                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     93998727                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54785                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      95107492                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4593298                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.251215                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9550492                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          23721925                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.886642                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         105845868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.901779                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.752958                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                30938613     29.23%     29.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57445632     54.27%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15078892     14.25%     97.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2162573      2.04%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   50195      0.05%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    7466      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   81646      0.08%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   16303      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   64548      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           105845868                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1421226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2565959                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19357180                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.666303                       # Inst execution rate
system.cpu1.iew.exec_refs                    22818497                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6222420                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14823298                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16703723                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             70147                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1262093                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7361946                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79799556                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             16596077                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1848433                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             71472359                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45471                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2524414                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2284317                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2652880                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        52302                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              88                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5890109                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3135857                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       928644                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1637315                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37314589                       # num instructions consuming a value
system.cpu1.iew.wb_count                     68270916                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.747338                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 27886628                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.636457                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      69231270                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               104575103                       # number of integer regfile reads
system.cpu1.int_regfile_writes               43593316                       # number of integer regfile writes
system.cpu1.ipc                              0.468929                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.468929                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           104995      0.14%      0.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             50036723     68.24%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 267      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16796780     22.91%     91.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6381747      8.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              73320792                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     318956                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004350                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 276733     86.76%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 41085     12.88%     99.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1138      0.36%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              73534753                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         252958341                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     68270916                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        109228963                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  79570807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 73320792                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             228749                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       29429403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           151933                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         86510                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15353134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    105845868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.692713                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.969072                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           56272823     53.16%     53.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           34658769     32.74%     85.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10062480      9.51%     95.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2119666      2.00%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2005013      1.89%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             293763      0.28%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             354977      0.34%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67680      0.06%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              10697      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      105845868                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.683535                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           124319                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17173                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16703723                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7361946                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    537                       # number of misc regfile reads
system.cpu1.numCycles                       107267094                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17307789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17845747                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32023737                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                184123                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13221219                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1459977                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3918                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            125278516                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84056152                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           52493479                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 62704774                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                280666                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2284317                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2490410                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20469742                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       125278516                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7299401                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             70407                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1656500                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         70887                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   179854899                       # The number of ROB reads
system.cpu1.rob.rob_writes                  164528009                       # The number of ROB writes
system.cpu1.timesIdled                          15357                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1348522                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 2034                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1370417                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2379951                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2225602                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4428289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        38555                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23583                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2124919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1885615                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4250219                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1909198                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1991900                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       924115                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1278672                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2082                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1261                       # Transaction distribution
system.membus.trans_dist::ReadExReq            229053                       # Transaction distribution
system.membus.trans_dist::ReadExResp           229036                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1991901                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1205                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6649225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6649225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    201283264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               201283264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2705                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2225502                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2225502    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2225502                       # Request fanout histogram
system.membus.respLayer1.occupancy        11490142856                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8584921451                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    62333649500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    62333649500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                216                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5723703.703704                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14644178.822910                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          108    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     72658000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            108                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    61715489500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    618160000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7675585                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7675585                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7675585                       # number of overall hits
system.cpu0.icache.overall_hits::total        7675585                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76927                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76927                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76927                       # number of overall misses
system.cpu0.icache.overall_misses::total        76927                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5284040996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5284040996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5284040996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5284040996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7752512                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7752512                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7752512                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7752512                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009923                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009923                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009923                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009923                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68689.029807                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68689.029807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68689.029807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68689.029807                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        18255                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              284                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.278169                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71704                       # number of writebacks
system.cpu0.icache.writebacks::total            71704                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5199                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5199                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5199                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5199                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71728                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71728                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71728                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71728                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4912473996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4912473996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4912473996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4912473996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.009252                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.009252                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.009252                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.009252                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68487.536192                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68487.536192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68487.536192                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68487.536192                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71704                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7675585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7675585                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76927                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76927                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5284040996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5284040996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7752512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7752512                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009923                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009923                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68689.029807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68689.029807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5199                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5199                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71728                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71728                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4912473996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4912473996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.009252                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009252                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68487.536192                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68487.536192                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.993514                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7748746                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71759                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           107.982915                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.993514                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15576751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15576751                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14985071                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14985071                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14985071                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14985071                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      7633792                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7633792                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      7633792                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7633792                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 409335861702                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 409335861702                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 409335861702                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 409335861702                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22618863                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22618863                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22618863                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22618863                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.337497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.337497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.337497                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.337497                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 53621.563399                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53621.563399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 53621.563399                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53621.563399                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3168146                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       872161                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            53613                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11001                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    59.092869                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.280156                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1042023                       # number of writebacks
system.cpu0.dcache.writebacks::total          1042023                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      6589753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      6589753                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      6589753                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      6589753                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1044039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1044039                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1044039                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1044039                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  58132796928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  58132796928                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  58132796928                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58132796928                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.046158                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.046158                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.046158                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.046158                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 55680.675653                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 55680.675653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 55680.675653                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 55680.675653                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1042023                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11762836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11762836                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5756022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5756022                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 307385269000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 307385269000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17518858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17518858                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.328561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.328561                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 53402.379108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53402.379108                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4968189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4968189                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       787833                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       787833                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  43863619000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43863619000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044971                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 55676.290534                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 55676.290534                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3222235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3222235                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1877770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1877770                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 101950592702                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 101950592702                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.368190                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.368190                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54293.439932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54293.439932                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1621564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1621564                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256206                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  14269177928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  14269177928                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050236                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 55694.159887                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55694.159887                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31496                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          647                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          647                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     22107500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     22107500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32143                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.020129                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.020129                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34169.242658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34169.242658                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          561                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          561                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           86                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1611000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002676                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002676                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18732.558140                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18732.558140                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        30752                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        30752                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          938                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          938                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8880000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8880000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        31690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.029599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029599                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9466.950959                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9466.950959                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          935                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          935                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7947000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7947000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.029505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.029505                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8499.465241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8499.465241                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1407                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          718                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9028000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9028000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2125                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2125                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.337882                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.337882                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 12573.816156                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 12573.816156                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          718                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          718                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8310000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8310000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.337882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.337882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 11573.816156                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 11573.816156                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972425                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           16095122                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1043716                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.420979                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972425                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999138                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999138                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46413326                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46413326                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              532447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3767                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              515671                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1066571                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14686                       # number of overall hits
system.l2.overall_hits::.cpu0.data             532447                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3767                       # number of overall hits
system.l2.overall_hits::.cpu1.data             515671                       # number of overall hits
system.l2.overall_hits::total                 1066571                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57027                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            505254                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            477434                       # number of demand (read+write) misses
system.l2.demand_misses::total                1050829                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57027                       # number of overall misses
system.l2.overall_misses::.cpu0.data           505254                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11114                       # number of overall misses
system.l2.overall_misses::.cpu1.data           477434                       # number of overall misses
system.l2.overall_misses::total               1050829                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4634658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50779326498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    949869000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  47826487997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104190341495                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4634658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50779326498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    949869000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  47826487997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104190341495                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1037701                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          993105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1037701                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         993105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.795211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.486897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.746858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.480749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.496283                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.795211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.486897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.746858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.480749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.496283                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81271.292546                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100502.571970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85465.988843                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100174.030331                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99150.614891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81271.292546                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100502.571970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85465.988843                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100174.030331                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99150.614891                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2045                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        29                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      70.517241                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    186983                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              924115                       # number of writebacks
system.l2.writebacks::total                    924115                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          12246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11284                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               25279                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         12246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11284                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              25279                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       493008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       466150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1025550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       493008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       466150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1195598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2221148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3988777503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  45027686499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    819249003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  42644268500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92479981505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3988777503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  45027686499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    819249003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  42644268500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  92876536181                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 185356517686                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.776610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.475096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.718970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.469386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.484344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.776610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.475096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.718970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.469386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.048998                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71620.805182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91332.567624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76572.483690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91481.858844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90175.985086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71620.805182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91332.567624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76572.483690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91481.858844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 77682.077237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83450.773062                       # average overall mshr miss latency
system.l2.replacements                        4109026                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934270                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934270                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934270                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154575                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154575                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154575                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154575                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1195598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1195598                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  92876536181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  92876536181                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 77682.077237                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 77682.077237                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           229                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                387                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1158500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       984000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2142500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          280                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              453                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913295                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.817857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854305                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7332.278481                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4296.943231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5536.175711                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          229                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           387                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      3162999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4517500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7680499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913295                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.817857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.854305                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20018.981013                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19727.074236                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19846.250646                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              166                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       392000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       388500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       780500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          303                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            370                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.369637                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.805970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.448649                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7194.444444                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4701.807229                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          112                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           54                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          166                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2276500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1092500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3369000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.369637                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.805970                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.448649                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20325.892857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20231.481481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20295.180723                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           122964                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           111867                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                234831                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         128884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              237729                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  12480463498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10362653999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22843117497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       251848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            472560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.511753                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.493154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503066                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96834.855358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95205.604291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96088.897429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         6630                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2175                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             8805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       106670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         228924                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10705357999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9143652500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19849010499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.485428                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.483300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.484434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87566.525422                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85719.063467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86705.677426                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3767                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              18453                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57027                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4634658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    949869000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5584527000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86594                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.795211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.746858                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.786902                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81271.292546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85465.988843                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81955.460002                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1334                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          415                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1749                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10699                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        66392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3988777503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    819249003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4808026506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.776610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.718970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71620.805182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76572.483690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72418.762893                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       409483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       403804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            813287                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       376370                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       368589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          744959                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38298863000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37463833998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  75762696998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       785853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.478932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.477204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.478075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101758.543455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101641.215549                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101700.492239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5616                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9109                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14725                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       370754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       359480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       730234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34322328500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  33500616000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67822944500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.471785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.465411                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.468626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92574.398388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93191.877156                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92878.371180                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2036                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           56                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2092                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1596                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1645                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31846500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        83500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     31930000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3632                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          105                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3737                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.439427                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.440193                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19953.947368                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1704.081633                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19410.334347                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          460                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          461                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1136                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22495479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       927500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     23422979                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.312775                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.457143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.316832                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19802.358275                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19322.916667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19782.921453                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.996055                       # Cycle average of tags in use
system.l2.tags.total_refs                     5379027                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4111622                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.308249                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.689628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.782033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.368657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.263705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        5.698255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.193777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.370150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.099510                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.089035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.409278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999938                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  37797998                       # Number of tag accesses
system.l2.tags.data_accesses                 37797998                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3564352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      31558784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        684736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      29834752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     76497280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          142139904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3564352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       684736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4249088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59143360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59143360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         493106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         466168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1195270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2220936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       924115                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             924115                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         57181828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        506288084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10985014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        478629957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1227222866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2280307749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     57181828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10985014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68166841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      948819145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            948819145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      948819145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        57181828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       506288084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10985014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       478629957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1227222866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3229126894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    922646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    489174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    464807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1195224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117170250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        52575                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        52575                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4725038                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             875474                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2220937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     924115                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2220937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   924115                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5339                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1469                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            132492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            137001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            134035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            152767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            140364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            141101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            133479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            138857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            133700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           154524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           141156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           132737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           133878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56294                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  63664935064                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11077990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105207397564                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28734.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47484.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1762751                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  837734                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2220937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               924115                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  486985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  403956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  356805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  321475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  286065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  160970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   72590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   44360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   21415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   7033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  55024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  58702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  60558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  60097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  61081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  55538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  53952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  53669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       537757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.491521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.009084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   384.040612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       231705     43.09%     43.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        59432     11.05%     54.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22466      4.18%     58.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        78602     14.62%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9205      1.71%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6707      1.25%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6064      1.13%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4491      0.84%     77.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119085     22.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       537757                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        52575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.141094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.320516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.934720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           2970      5.65%      5.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21301     40.52%     46.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          8318     15.82%     61.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          8531     16.23%     78.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          8002     15.22%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2476      4.71%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          352      0.67%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          201      0.38%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          132      0.25%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           77      0.15%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           61      0.12%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           38      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           24      0.05%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           29      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           28      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           28      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         52575                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        52575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.549272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.425355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.188401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30317     57.66%     57.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1554      2.96%     60.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5408     10.29%     70.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5418     10.31%     81.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3785      7.20%     88.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2537      4.83%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1596      3.04%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1035      1.97%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              488      0.93%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              252      0.48%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              104      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               44      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               18      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                8      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         52575                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              141798272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  341696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59049792                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               142139968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59143360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2274.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       947.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2280.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    948.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   62333621000                       # Total gap between requests
system.mem_ctrls.avgGap                      19819.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3564416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     31307136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       684736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     29747648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     76494336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59049792                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 57182854.342581048608                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 502250971.202961564064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10985013.800611820072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 477232574.036917269230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1227175636.491490840912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 947318061.330582022667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       493106                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       466168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1195270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       924115                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1688543534                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  24631093249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    376228258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23350839899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  55160692624                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1547980672460                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30318.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49950.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35164.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50091.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46149.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1675095.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1929213720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1025390025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7873792080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2422372320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4920193200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26739879330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1418328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46329169155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        743.244933                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3316317760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2081300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56936031740                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1910435520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1015397790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7945577640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2393876340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4920193200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25046100390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2844668640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46076249520                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        739.187419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6853455243                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2081300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53398894257                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                520                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    33334224.137931                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   51434624.872451                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          261    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    280593500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            261                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    53633417000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8700232500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9067592                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9067592                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9067592                       # number of overall hits
system.cpu1.icache.overall_hits::total        9067592                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15752                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15752                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15752                       # number of overall misses
system.cpu1.icache.overall_misses::total        15752                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1086392000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1086392000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1086392000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1086392000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9083344                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9083344                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9083344                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9083344                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001734                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001734                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001734                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001734                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68968.511935                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68968.511935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68968.511935                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68968.511935                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           93                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14881                       # number of writebacks
system.cpu1.icache.writebacks::total            14881                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          871                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          871                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          871                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14881                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14881                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1016113500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1016113500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1016113500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1016113500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001638                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001638                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001638                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001638                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68282.608696                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68282.608696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68282.608696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68282.608696                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14881                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9067592                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9067592                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15752                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1086392000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1086392000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9083344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9083344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001734                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68968.511935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68968.511935                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          871                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1016113500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1016113500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001638                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001638                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68282.608696                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68282.608696                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9468442                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14913                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           634.911956                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18181569                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18181569                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13006318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13006318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13006318                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13006318                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7463356                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7463356                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7463356                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7463356                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 401102845894                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 401102845894                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 401102845894                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 401102845894                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20469674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20469674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20469674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20469674                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.364606                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.364606                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.364606                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.364606                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 53742.960391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53742.960391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 53742.960391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53742.960391                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2638624                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1269133                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          18494                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.689124                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.624040                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992564                       # number of writebacks
system.cpu1.dcache.writebacks::total           992564                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6468227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6468227                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6468227                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6468227                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       995129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       995129                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       995129                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       995129                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54830056930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54830056930                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54830056930                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54830056930                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048615                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048615                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048615                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048615                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 55098.441438                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55098.441438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 55098.441438                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55098.441438                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10510440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10510440                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5770389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5770389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 310475478000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 310475478000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16280829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16280829                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.354428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.354428                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53804.947639                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53804.947639                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4996551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4996551                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773838                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42942529000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42942529000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 55492.918414                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 55492.918414                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2495878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2495878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1692967                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1692967                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  90627367894                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  90627367894                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188845                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188845                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.404161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.404161                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 53531.680118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53531.680118                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1471676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1471676                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221291                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11887527930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11887527930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052829                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 53718.985092                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53718.985092                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35453                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35453                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          430                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          430                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     27700000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     27700000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011983                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 64418.604651                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64418.604651                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          197                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          233                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          233                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14780500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63435.622318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63435.622318                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        35127                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        35127                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          536                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          536                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3817000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3817000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35663                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35663                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.015030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.015030                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7121.268657                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7121.268657                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          534                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          534                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3285000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3285000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014974                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014974                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6151.685393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6151.685393                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          832                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            832                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          734                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          734                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      7928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      7928000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1566                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.468710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.468710                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10801.089918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10801.089918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          734                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          734                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      7194000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      7194000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.468710                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.468710                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9801.089918                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9801.089918                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.679500                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14077134                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           995261                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.144163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.679500                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989984                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989984                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42080804                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42080804                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  62333649500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648598                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1858385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186902                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3184911                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2089164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2046                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3511                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473185                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473185                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86608                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1561990                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3737                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3737                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3129611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6372167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9178688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133102336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1904768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127082816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271268608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6205265                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59424128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8327230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237132                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6376161     76.57%     76.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1927486     23.15%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23583      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8327230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4246293476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1564174034                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108280617                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1494604694                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22554034                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
