Analysis & Synthesis report for or1420SingleCore
Tue Apr 30 11:52:49 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Apr 30 11:52:49 2024           ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; or1420SingleCore                            ;
; Top-level Entity Name              ; or1420SingleCore                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                            ; or1420SingleCore   ; or1420SingleCore   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Apr 30 11:52:39 2024
Info: Command: quartus_map --family="Cyclone IV E" or1420SingleCore
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios1_rom.v
    Info (12023): Found entity 1: biosRom File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios1_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios.v
    Info (12023): Found entity 1: bios File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v
    Info (12023): Found entity 1: busArbiter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v
    Info (12023): Found entity 1: queueMemory File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/queueMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v
    Info (12023): Found entity 1: charRom File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/font/ami386__8x8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v
    Info (12023): Found entity 1: graphicsController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v
    Info (12023): Found entity 1: hdmi_720p File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v
    Info (12023): Found entity 1: dualPortRam2k File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/ram2kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v
    Info (12023): Found entity 1: dualPortRam4k File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/ram4kdp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/textController.v
    Info (12023): Found entity 1: textController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/textController.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v
    Info (12023): Found entity 1: tmdsEncoder File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/tmds_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v
    Info (12023): Found entity 1: screens File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftSingle.v
    Info (12023): Found entity 1: spiShiftSingle File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftQuad.v
    Info (12023): Found entity 1: spiShiftQuad File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftQuad.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiBus.v
    Info (12023): Found entity 1: spiBus File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cMaster.v
    Info (12023): Found entity 1: i2cMaster File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v
    Info (12023): Found entity 1: i2cCustomInstr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v Line: 1
Warning (12019): Can't analyze file -- file ../../../modules/profileCi/verilog/counter.v is missing
Warning (12019): Can't analyze file -- file ../../../modules/profileCi/verilog/profileCi.v is missing
Warning (12019): Can't analyze file -- file ../../../modules/grayscaleCi/verilog/rgb565Grayscale.v is missing
Warning (12019): Can't analyze file -- file ../../../modules/grayscaleCi/verilog/rgb565ISE.v is missing
Warning (12019): Can't analyze file -- file ../../../modules/gpio/verilog/gpio.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v
    Info (12023): Found entity 1: dualPortSSRAM File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/dualPortSSram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v
    Info (12023): Found entity 1: ramDmaCi File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/camera/verilog/camera.v
    Info (12023): Found entity 1: camera File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/camera/verilog/camera.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/delay/verilog/delayIse.v
    Info (12023): Found entity 1: delayIse File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/delay/verilog/delayIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v
    Info (12023): Found entity 1: swapByte File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/swapbyteIse/verilog/swapByteIse.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/baudGenerator.v
    Info (12023): Found entity 1: baudGenerator File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/baudGenerator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartFifoMemory.v
    Info (12023): Found entity 1: uartFifoMemory File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartFifoMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartRx.v
    Info (12023): Found entity 1: uartRx File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartRx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartTx.v
    Info (12023): Found entity 1: uartTx File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartTx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartRxFifo.v
    Info (12023): Found entity 1: uartRxFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartRxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartTxFifo.v
    Info (12023): Found entity 1: uartTxFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartTxFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v
    Info (12023): Found entity 1: uartBus File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/adder.v
    Info (12023): Found entity 1: adder File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCacheSpm.v
    Info (12023): Found entity 1: dCacheSpm File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCacheSpm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v
    Info (12023): Found entity 1: dCache File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/decodeStage.v
    Info (12023): Found entity 1: decodeStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/decodeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v
    Info (12023): Found entity 1: executeStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/fetchStage.v
    Info (12023): Found entity 1: fetchStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/logicUnit.v
    Info (12023): Found entity 1: logicUnit File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/logicUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/lutram_32x1.v
    Info (12023): Found entity 1: lutRam32x1 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/lutram_32x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/memoryStage.v
    Info (12023): Found entity 1: memoryStage File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/memoryStage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/multiplier.v
    Info (12023): Found entity 1: multiplier File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v
    Info (12023): Found entity 1: or1420Top File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/regiserFile.v
    Info (12023): Found entity 1: registerFile File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/regiserFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/shifter.v
    Info (12023): Found entity 1: shifter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/sprUnit.v
    Info (12023): Found entity 1: sprUnit File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/sprUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdramFifo.v
    Info (12023): Found entity 1: sdramFifo File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdramFifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v
    Info (12023): Found entity 1: sdramController File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/decimalCounter.v
    Info (12023): Found entity 1: decimalCounter File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/decimalCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/processorId.v
    Info (12023): Found entity 1: processorId File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/processorId.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/synchroFlop.v
    Info (12023): Found entity 1: synchroFlop File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/synchroFlop.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v
    Info (12023): Found entity 1: sram16x32DpAr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_16x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v
    Info (12023): Found entity 1: sram32x32DpAr File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_32x32_dp_ar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_512x32_dp.v
    Info (12023): Found entity 1: sram512X32Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_512x32_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_512x32.v
    Info (12023): Found entity 1: sram512X32 File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_512x32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v
    Info (12023): Found entity 1: sram1024X16Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram_1024x16_dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram2048x8Dp.v
    Info (12023): Found entity 1: sram2048X8Dp File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/sram2048x8Dp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v
    Info (12023): Found entity 1: or1420SingleCore File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 1
Info (12127): Elaborating entity "or1420SingleCore" for the top level hierarchy
Info (12128): Elaborating entity "altpll" for hierarchy "altpll:altpll_component" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12130): Elaborated megafunction instantiation "altpll:altpll_component" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
Info (12133): Instantiated megafunction "altpll:altpll_component" with the following parameter: File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 176
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "16"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "99"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "99"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "16"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "99"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "8"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "99"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=test"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/test_altpll.v
    Info (12023): Found entity 1: test_altpll File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/sandbox/db/test_altpll.v Line: 31
Info (12128): Elaborating entity "test_altpll" for hierarchy "altpll:altpll_component|test_altpll:auto_generated" File: /opt/intelFPGA-lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "uartBus" for hierarchy "uartBus:uart1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 271
Info (10264): Verilog HDL Case Statement information at uartBus.v(61): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 61
Info (12128): Elaborating entity "baudGenerator" for hierarchy "uartBus:uart1|baudGenerator:bdg" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 122
Info (12128): Elaborating entity "uartTxFifo" for hierarchy "uartBus:uart1|uartTxFifo:TXF" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 137
Info (12128): Elaborating entity "uartFifoMemory" for hierarchy "uartBus:uart1|uartTxFifo:TXF|uartFifoMemory:fifoMem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartTxFifo.v Line: 37
Info (12128): Elaborating entity "uartTx" for hierarchy "uartBus:uart1|uartTx:TXC" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 147
Info (12128): Elaborating entity "uartRxFifo" for hierarchy "uartBus:uart1|uartRxFifo:RXF" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 184
Info (12128): Elaborating entity "uartRx" for hierarchy "uartBus:uart1|uartRx:RXC" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartBus.v Line: 197
Info (10264): Verilog HDL Case Statement information at uartRx.v(94): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/uart/verilog/uartRx.v Line: 94
Info (12128): Elaborating entity "sdramController" for hierarchy "sdramController:sdram" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 312
Warning (10230): Verilog HDL assignment warning at sdram.v(44): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 44
Warning (10230): Verilog HDL assignment warning at sdram.v(46): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 46
Warning (10230): Verilog HDL assignment warning at sdram.v(47): truncated value with size 32 to match size of target (14) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 47
Info (10264): Verilog HDL Case Statement information at sdram.v(195): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 195
Info (12128): Elaborating entity "sdramFifo" for hierarchy "sdramController:sdram|sdramFifo:buffer" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdram.v Line: 122
Info (12128): Elaborating entity "sram512X32Dp" for hierarchy "sdramController:sdram|sdramFifo:buffer|sram512X32Dp:readMem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/sdram/verilog/sdramFifo.v Line: 42
Info (12128): Elaborating entity "or1420Top" for hierarchy "or1420Top:cpu1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 368
Info (12128): Elaborating entity "fetchStage" for hierarchy "or1420Top:cpu1|fetchStage:fetch" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 74
Info (10264): Verilog HDL Case Statement information at fetchStage.v(164): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 164
Info (10264): Verilog HDL Case Statement information at fetchStage.v(191): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/fetchStage.v Line: 191
Info (12128): Elaborating entity "decodeStage" for hierarchy "or1420Top:cpu1|decodeStage:decode" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 150
Info (12128): Elaborating entity "executeStage" for hierarchy "or1420Top:cpu1|executeStage:exe" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 212
Info (10264): Verilog HDL Case Statement information at executeStage.v(132): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 132
Info (12128): Elaborating entity "adder" for hierarchy "or1420Top:cpu1|executeStage:exe|adder:addSub" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 181
Info (12128): Elaborating entity "logicUnit" for hierarchy "or1420Top:cpu1|executeStage:exe|logicUnit:logicU" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 186
Info (12128): Elaborating entity "multiplier" for hierarchy "or1420Top:cpu1|executeStage:exe|multiplier:mul" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 191
Info (12128): Elaborating entity "shifter" for hierarchy "or1420Top:cpu1|executeStage:exe|shifter:shift" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/executeStage.v Line: 197
Info (12128): Elaborating entity "sprUnit" for hierarchy "or1420Top:cpu1|sprUnit:sprs" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 228
Info (12128): Elaborating entity "memoryStage" for hierarchy "or1420Top:cpu1|memoryStage:mem" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 246
Info (12128): Elaborating entity "registerFile" for hierarchy "or1420Top:cpu1|registerFile:regs" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 269
Info (12128): Elaborating entity "lutRam32x1" for hierarchy "or1420Top:cpu1|registerFile:regs|lutRam32x1:makeregs[0].ram1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/regiserFile.v Line: 26
Info (12128): Elaborating entity "dCache" for hierarchy "or1420Top:cpu1|dCache:loadStore" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/or1420Top.v Line: 306
Info (10264): Verilog HDL Case Statement information at dCache.v(100): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 100
Info (10264): Verilog HDL Case Statement information at dCache.v(130): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 130
Info (10264): Verilog HDL Case Statement information at dCache.v(162): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 162
Info (10264): Verilog HDL Case Statement information at dCache.v(182): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 182
Info (10264): Verilog HDL Case Statement information at dCache.v(209): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 209
Info (12128): Elaborating entity "dCacheSpm" for hierarchy "or1420Top:cpu1|dCache:loadStore|dCacheSpm:spm" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/or1420/verilog/dCache.v Line: 153
Info (12128): Elaborating entity "processorId" for hierarchy "processorId:cpuFreq" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 389
Warning (10230): Verilog HDL assignment warning at processorId.v(28): truncated value with size 32 to match size of target (16) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/processorId.v Line: 28
Info (12128): Elaborating entity "synchroFlop" for hierarchy "processorId:cpuFreq|synchroFlop:msync" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/processorId.v Line: 42
Info (12128): Elaborating entity "decimalCounter" for hierarchy "processorId:cpuFreq|decimalCounter:cnt[0].dcount" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/support/verilog/processorId.v Line: 56
Info (12128): Elaborating entity "swapByte" for hierarchy "swapByte:ise1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 403
Info (12128): Elaborating entity "i2cCustomInstr" for hierarchy "i2cCustomInstr:i2cm" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 421
Info (12128): Elaborating entity "i2cMaster" for hierarchy "i2cCustomInstr:i2cm|i2cMaster:master" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cCustomInstr.v Line: 49
Warning (10230): Verilog HDL assignment warning at i2cMaster.v(92): truncated value with size 32 to match size of target (6) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 92
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 113
Info (10264): Verilog HDL Case Statement information at i2cMaster.v(170): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/i2c/verilog/i2cMaster.v Line: 170
Info (12128): Elaborating entity "delayIse" for hierarchy "delayIse:delayMicro" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 439
Warning (10230): Verilog HDL assignment warning at delayIse.v(49): truncated value with size 32 to match size of target (4) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/delay/verilog/delayIse.v Line: 49
Info (12128): Elaborating entity "ramDmaCi" for hierarchy "ramDmaCi:ramDma" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 504
Info (10264): Verilog HDL Case Statement information at ramDmaCi.v(131): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 131
Info (12128): Elaborating entity "dualPortSSRAM" for hierarchy "ramDmaCi:ramDma|dualPortSSRAM:memory" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/ramDmaCi/verilog/ramDmaCi.v Line: 100
Info (12128): Elaborating entity "camera" for hierarchy "camera:camIf" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 570
Warning (10230): Verilog HDL assignment warning at camera.v(75): truncated value with size 32 to match size of target (17) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/camera/verilog/camera.v Line: 75
Info (10264): Verilog HDL Case Statement information at camera.v(208): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/camera/verilog/camera.v Line: 208
Info (12128): Elaborating entity "dualPortRam2k" for hierarchy "camera:camIf|dualPortRam2k:lineBuffer" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/camera/verilog/camera.v Line: 184
Info (12128): Elaborating entity "screens" for hierarchy "screens:hdmi" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 638
Warning (10230): Verilog HDL assignment warning at screens.v(306): truncated value with size 32 to match size of target (8) File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 306
Info (12128): Elaborating entity "hdmi_720p" for hierarchy "screens:hdmi|hdmi_720p:generator" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 116
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(113): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 113
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(123): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 123
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(155): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 155
Info (10264): Verilog HDL Case Statement information at hdmi_720p.v(165): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/hdmi_720p.v Line: 165
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 192
Info (12128): Elaborating entity "textController" for hierarchy "screens:hdmi|textController:textC2" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 222
Info (12128): Elaborating entity "dualPortRam4k" for hierarchy "screens:hdmi|dualPortRam4k:asciiRam1" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 241
Info (12128): Elaborating entity "charRom" for hierarchy "screens:hdmi|charRom:asciiRom" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 260
Info (12128): Elaborating entity "graphicsController" for hierarchy "screens:hdmi|graphicsController:graphics" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/screens.v Line: 373
Info (10264): Verilog HDL Case Statement information at graphicsController.v(148): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/hdmi_720p/verilog/graphicsController.v Line: 148
Info (12128): Elaborating entity "spiBus" for hierarchy "spiBus:flash" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 674
Info (12128): Elaborating entity "spiShiftQuad" for hierarchy "spiBus:flash|spiShiftQuad:quad" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiBus.v Line: 143
Info (12128): Elaborating entity "spiShiftSingle" for hierarchy "spiBus:flash|spiShiftSingle:single" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiBus.v Line: 174
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(190): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 190
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(244): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 244
Info (10264): Verilog HDL Case Statement information at spiShiftSingle.v(243): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/spi/verilog/spiShiftSingle.v Line: 243
Info (12128): Elaborating entity "bios" for hierarchy "bios:start" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 696
Info (10264): Verilog HDL Case Statement information at bios.v(78): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios.v Line: 78
Info (12128): Elaborating entity "biosRom" for hierarchy "bios:start|biosRom:rom" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bios/verilog/bios.v Line: 99
Info (12128): Elaborating entity "busArbiter" for hierarchy "busArbiter:arbiter" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 731
Info (10264): Verilog HDL Case Statement information at busArbiter.v(40): all case item expressions in this case statement are onehot File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 40
Info (12128): Elaborating entity "queueMemory" for hierarchy "busArbiter:arbiter|queueMemory:queue" File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/modules/bus_arbiter/verilog/busArbiter.v Line: 125
Error (12006): Node instance "profiler" instantiates undefined entity "profileCi". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 456
Error (12006): Node instance "converter" instantiates undefined entity "rgb565GrayscaleIse". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 469
Error (12006): Node instance "sevenSegDipSwitch" instantiates undefined entity "gpio". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/verilog/or1420SingleCore.v Line: 533
Info (144001): Generated suppressed messages file /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings
    Error: Peak virtual memory: 931 megabytes
    Error: Processing ended: Tue Apr 30 11:52:50 2024
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/vroduit/Desktop/myfiles/CS-476-Embedded-Systems/labs/pw6/virtual_prototype/systems/singleCore/sandbox/or1420SingleCore.map.smsg.


