{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 07 09:13:28 2015 " "Info: Processing started: Wed Jan 07 09:13:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ZhuShui -c ZhuShui --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ZhuShui -c ZhuShui --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_1 " "Info: Assuming node \"clk_1\" is an undefined clock" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_1 register COUNT\[0\] register COUNT\[30\] 179.99 MHz 5.556 ns Internal " "Info: Clock \"clk_1\" has Internal fmax of 179.99 MHz between source register \"COUNT\[0\]\" and destination register \"COUNT\[30\]\" (period= 5.556 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.333 ns + Longest register register " "Info: + Longest register to register delay is 5.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNT\[0\] 1 REG LCFF_X10_Y6_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUNT[0] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.393 ns) 1.434 ns Add0~1 2 COMB LCCOMB_X12_Y7_N0 2 " "Info: 2: + IC(1.041 ns) + CELL(0.393 ns) = 1.434 ns; Loc. = LCCOMB_X12_Y7_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.434 ns" { COUNT[0] Add0~1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Add0~3 3 COMB LCCOMB_X12_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X12_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Add0~5 4 COMB LCCOMB_X12_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X12_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Add0~8 5 COMB LCCOMB_X12_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X12_Y7_N6; Fanout = 2; COMB Node = 'Add0~8'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~5 Add0~8 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Add0~10 6 COMB LCCOMB_X12_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X12_Y7_N8; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~8 Add0~10 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Add0~14 7 COMB LCCOMB_X12_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X12_Y7_N10; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Add0~17 8 COMB LCCOMB_X12_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X12_Y7_N12; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~14 Add0~17 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.019 ns Add0~20 9 COMB LCCOMB_X12_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.019 ns; Loc. = LCCOMB_X12_Y7_N14; Fanout = 2; COMB Node = 'Add0~20'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~17 Add0~20 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.090 ns Add0~23 10 COMB LCCOMB_X12_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.090 ns; Loc. = LCCOMB_X12_Y7_N16; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~20 Add0~23 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.161 ns Add0~26 11 COMB LCCOMB_X12_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.161 ns; Loc. = LCCOMB_X12_Y7_N18; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~23 Add0~26 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.232 ns Add0~29 12 COMB LCCOMB_X12_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.232 ns; Loc. = LCCOMB_X12_Y7_N20; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~26 Add0~29 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.303 ns Add0~32 13 COMB LCCOMB_X12_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.303 ns; Loc. = LCCOMB_X12_Y7_N22; Fanout = 2; COMB Node = 'Add0~32'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~29 Add0~32 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.374 ns Add0~35 14 COMB LCCOMB_X12_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.374 ns; Loc. = LCCOMB_X12_Y7_N24; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~32 Add0~35 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.445 ns Add0~38 15 COMB LCCOMB_X12_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.445 ns; Loc. = LCCOMB_X12_Y7_N26; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~35 Add0~38 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.516 ns Add0~41 16 COMB LCCOMB_X12_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.516 ns; Loc. = LCCOMB_X12_Y7_N28; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~38 Add0~41 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.662 ns Add0~44 17 COMB LCCOMB_X12_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.662 ns; Loc. = LCCOMB_X12_Y7_N30; Fanout = 2; COMB Node = 'Add0~44'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { Add0~41 Add0~44 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.733 ns Add0~47 18 COMB LCCOMB_X12_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.733 ns; Loc. = LCCOMB_X12_Y6_N0; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~44 Add0~47 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.804 ns Add0~50 19 COMB LCCOMB_X12_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.804 ns; Loc. = LCCOMB_X12_Y6_N2; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~47 Add0~50 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.875 ns Add0~53 20 COMB LCCOMB_X12_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X12_Y6_N4; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~50 Add0~53 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.946 ns Add0~56 21 COMB LCCOMB_X12_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.946 ns; Loc. = LCCOMB_X12_Y6_N6; Fanout = 2; COMB Node = 'Add0~56'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~53 Add0~56 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.017 ns Add0~59 22 COMB LCCOMB_X12_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.017 ns; Loc. = LCCOMB_X12_Y6_N8; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~56 Add0~59 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.088 ns Add0~62 23 COMB LCCOMB_X12_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.088 ns; Loc. = LCCOMB_X12_Y6_N10; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~59 Add0~62 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.159 ns Add0~65 24 COMB LCCOMB_X12_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.159 ns; Loc. = LCCOMB_X12_Y6_N12; Fanout = 2; COMB Node = 'Add0~65'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~62 Add0~65 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.318 ns Add0~68 25 COMB LCCOMB_X12_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.318 ns; Loc. = LCCOMB_X12_Y6_N14; Fanout = 2; COMB Node = 'Add0~68'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~65 Add0~68 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.389 ns Add0~71 26 COMB LCCOMB_X12_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.389 ns; Loc. = LCCOMB_X12_Y6_N16; Fanout = 2; COMB Node = 'Add0~71'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~68 Add0~71 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.460 ns Add0~74 27 COMB LCCOMB_X12_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.460 ns; Loc. = LCCOMB_X12_Y6_N18; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~71 Add0~74 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.531 ns Add0~77 28 COMB LCCOMB_X12_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.531 ns; Loc. = LCCOMB_X12_Y6_N20; Fanout = 2; COMB Node = 'Add0~77'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~74 Add0~77 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.602 ns Add0~80 29 COMB LCCOMB_X12_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.602 ns; Loc. = LCCOMB_X12_Y6_N22; Fanout = 2; COMB Node = 'Add0~80'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~77 Add0~80 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.673 ns Add0~83 30 COMB LCCOMB_X12_Y6_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.673 ns; Loc. = LCCOMB_X12_Y6_N24; Fanout = 2; COMB Node = 'Add0~83'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~80 Add0~83 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.744 ns Add0~86 31 COMB LCCOMB_X12_Y6_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.744 ns; Loc. = LCCOMB_X12_Y6_N26; Fanout = 2; COMB Node = 'Add0~86'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~83 Add0~86 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.154 ns Add0~88 32 COMB LCCOMB_X12_Y6_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 4.154 ns; Loc. = LCCOMB_X12_Y6_N28; Fanout = 1; COMB Node = 'Add0~88'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~86 Add0~88 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.150 ns) 5.249 ns Add0~90 33 COMB LCCOMB_X9_Y7_N6 1 " "Info: 33: + IC(0.945 ns) + CELL(0.150 ns) = 5.249 ns; Loc. = LCCOMB_X9_Y7_N6; Fanout = 1; COMB Node = 'Add0~90'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.095 ns" { Add0~88 Add0~90 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.333 ns COUNT\[30\] 34 REG LCFF_X9_Y7_N7 3 " "Info: 34: + IC(0.000 ns) + CELL(0.084 ns) = 5.333 ns; Loc. = LCFF_X9_Y7_N7; Fanout = 3; REG Node = 'COUNT\[30\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Add0~90 COUNT[30] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.347 ns ( 62.76 % ) " "Info: Total cell delay = 3.347 ns ( 62.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.986 ns ( 37.24 % ) " "Info: Total interconnect delay = 1.986 ns ( 37.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.333 ns" { COUNT[0] Add0~1 Add0~3 Add0~5 Add0~8 Add0~10 Add0~14 Add0~17 Add0~20 Add0~23 Add0~26 Add0~29 Add0~32 Add0~35 Add0~38 Add0~41 Add0~44 Add0~47 Add0~50 Add0~53 Add0~56 Add0~59 Add0~62 Add0~65 Add0~68 Add0~71 Add0~74 Add0~77 Add0~80 Add0~83 Add0~86 Add0~88 Add0~90 COUNT[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.333 ns" { COUNT[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~8 {} Add0~10 {} Add0~14 {} Add0~17 {} Add0~20 {} Add0~23 {} Add0~26 {} Add0~29 {} Add0~32 {} Add0~35 {} Add0~38 {} Add0~41 {} Add0~44 {} Add0~47 {} Add0~50 {} Add0~53 {} Add0~56 {} Add0~59 {} Add0~62 {} Add0~65 {} Add0~68 {} Add0~71 {} Add0~74 {} Add0~77 {} Add0~80 {} Add0~83 {} Add0~86 {} Add0~88 {} Add0~90 {} COUNT[30] {} } { 0.000ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.945ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.331 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_1\" to destination register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_1~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.537 ns) 2.331 ns COUNT\[30\] 3 REG LCFF_X9_Y7_N7 3 " "Info: 3: + IC(0.683 ns) + CELL(0.537 ns) = 2.331 ns; Loc. = LCFF_X9_Y7_N7; Fanout = 3; REG Node = 'COUNT\[30\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.220 ns" { clk_1~clkctrl COUNT[30] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.47 % ) " "Info: Total cell delay = 1.526 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.805 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.805 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { clk_1 clk_1~clkctrl COUNT[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[30] {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.340 ns - Longest register " "Info: - Longest clock path from clock \"clk_1\" to source register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_1~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.537 ns) 2.340 ns COUNT\[0\] 3 REG LCFF_X10_Y6_N11 2 " "Info: 3: + IC(0.692 ns) + CELL(0.537 ns) = 2.340 ns; Loc. = LCFF_X10_Y6_N11; Fanout = 2; REG Node = 'COUNT\[0\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.229 ns" { clk_1~clkctrl COUNT[0] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.21 % ) " "Info: Total cell delay = 1.526 ns ( 65.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 34.79 % ) " "Info: Total interconnect delay = 0.814 ns ( 34.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[0] {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { clk_1 clk_1~clkctrl COUNT[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[30] {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[0] {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.333 ns" { COUNT[0] Add0~1 Add0~3 Add0~5 Add0~8 Add0~10 Add0~14 Add0~17 Add0~20 Add0~23 Add0~26 Add0~29 Add0~32 Add0~35 Add0~38 Add0~41 Add0~44 Add0~47 Add0~50 Add0~53 Add0~56 Add0~59 Add0~62 Add0~65 Add0~68 Add0~71 Add0~74 Add0~77 Add0~80 Add0~83 Add0~86 Add0~88 Add0~90 COUNT[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.333 ns" { COUNT[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~8 {} Add0~10 {} Add0~14 {} Add0~17 {} Add0~20 {} Add0~23 {} Add0~26 {} Add0~29 {} Add0~32 {} Add0~35 {} Add0~38 {} Add0~41 {} Add0~44 {} Add0~47 {} Add0~50 {} Add0~53 {} Add0~56 {} Add0~59 {} Add0~62 {} Add0~65 {} Add0~68 {} Add0~71 {} Add0~74 {} Add0~77 {} Add0~80 {} Add0~83 {} Add0~86 {} Add0~88 {} Add0~90 {} COUNT[30] {} } { 0.000ns 1.041ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.945ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { clk_1 clk_1~clkctrl COUNT[30] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[30] {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl COUNT[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} COUNT[0] {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ZS_CONTROLL\[0\]~reg0 SW_MODE\[1\] clk_1 6.328 ns register " "Info: tsu for register \"ZS_CONTROLL\[0\]~reg0\" (data pin = \"SW_MODE\[1\]\", clock pin = \"clk_1\") is 6.328 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.695 ns + Longest pin register " "Info: + Longest pin to register delay is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW_MODE\[1\] 1 PIN PIN_25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_25; Fanout = 1; PIN Node = 'SW_MODE\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW_MODE[1] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.085 ns) + CELL(0.438 ns) 6.375 ns LessThan0~2 2 COMB LCCOMB_X12_Y5_N24 1 " "Info: 2: + IC(5.085 ns) + CELL(0.438 ns) = 6.375 ns; Loc. = LCCOMB_X12_Y5_N24; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.523 ns" { SW_MODE[1] LessThan0~2 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 7.081 ns LessThan0~11 3 COMB LCCOMB_X12_Y5_N30 33 " "Info: 3: + IC(0.268 ns) + CELL(0.438 ns) = 7.081 ns; Loc. = LCCOMB_X12_Y5_N30; Fanout = 33; COMB Node = 'LessThan0~11'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.706 ns" { LessThan0~2 LessThan0~11 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.419 ns) 8.611 ns ZS_CONTROLL~0 4 COMB LCCOMB_X9_Y7_N24 1 " "Info: 4: + IC(1.111 ns) + CELL(0.419 ns) = 8.611 ns; Loc. = LCCOMB_X9_Y7_N24; Fanout = 1; COMB Node = 'ZS_CONTROLL~0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.530 ns" { LessThan0~11 ZS_CONTROLL~0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.695 ns ZS_CONTROLL\[0\]~reg0 5 REG LCFF_X9_Y7_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.695 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'ZS_CONTROLL\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { ZS_CONTROLL~0 ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.231 ns ( 25.66 % ) " "Info: Total cell delay = 2.231 ns ( 25.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.464 ns ( 74.34 % ) " "Info: Total interconnect delay = 6.464 ns ( 74.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.695 ns" { SW_MODE[1] LessThan0~2 LessThan0~11 ZS_CONTROLL~0 ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.695 ns" { SW_MODE[1] {} SW_MODE[1]~combout {} LessThan0~2 {} LessThan0~11 {} ZS_CONTROLL~0 {} ZS_CONTROLL[0]~reg0 {} } { 0.000ns 0.000ns 5.085ns 0.268ns 1.111ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.331 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_1\" to destination register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_1~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.537 ns) 2.331 ns ZS_CONTROLL\[0\]~reg0 3 REG LCFF_X9_Y7_N25 1 " "Info: 3: + IC(0.683 ns) + CELL(0.537 ns) = 2.331 ns; Loc. = LCFF_X9_Y7_N25; Fanout = 1; REG Node = 'ZS_CONTROLL\[0\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.220 ns" { clk_1~clkctrl ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.47 % ) " "Info: Total cell delay = 1.526 ns ( 65.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.805 ns ( 34.53 % ) " "Info: Total interconnect delay = 0.805 ns ( 34.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "8.695 ns" { SW_MODE[1] LessThan0~2 LessThan0~11 ZS_CONTROLL~0 ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "8.695 ns" { SW_MODE[1] {} SW_MODE[1]~combout {} LessThan0~2 {} LessThan0~11 {} ZS_CONTROLL~0 {} ZS_CONTROLL[0]~reg0 {} } { 0.000ns 0.000ns 5.085ns 0.268ns 1.111ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.438ns 0.419ns 0.084ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[0]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[0]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.683ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_1 ZS_CONTROLL\[1\] ZS_CONTROLL\[1\]~reg0 6.941 ns register " "Info: tco from clock \"clk_1\" to destination pin \"ZS_CONTROLL\[1\]\" through register \"ZS_CONTROLL\[1\]~reg0\" is 6.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 source 2.340 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to source register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_1~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.537 ns) 2.340 ns ZS_CONTROLL\[1\]~reg0 3 REG LCFF_X10_Y6_N17 1 " "Info: 3: + IC(0.692 ns) + CELL(0.537 ns) = 2.340 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 1; REG Node = 'ZS_CONTROLL\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.229 ns" { clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.21 % ) " "Info: Total cell delay = 1.526 ns ( 65.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 34.79 % ) " "Info: Total interconnect delay = 0.814 ns ( 34.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.351 ns + Longest register pin " "Info: + Longest register to pin delay is 4.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ZS_CONTROLL\[1\]~reg0 1 REG LCFF_X10_Y6_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 1; REG Node = 'ZS_CONTROLL\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(2.642 ns) 4.351 ns ZS_CONTROLL\[1\] 2 PIN PIN_9 0 " "Info: 2: + IC(1.709 ns) + CELL(2.642 ns) = 4.351 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'ZS_CONTROLL\[1\]'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.351 ns" { ZS_CONTROLL[1]~reg0 ZS_CONTROLL[1] } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 60.72 % ) " "Info: Total cell delay = 2.642 ns ( 60.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.709 ns ( 39.28 % ) " "Info: Total interconnect delay = 1.709 ns ( 39.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.351 ns" { ZS_CONTROLL[1]~reg0 ZS_CONTROLL[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.351 ns" { ZS_CONTROLL[1]~reg0 {} ZS_CONTROLL[1] {} } { 0.000ns 1.709ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.351 ns" { ZS_CONTROLL[1]~reg0 ZS_CONTROLL[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.351 ns" { ZS_CONTROLL[1]~reg0 {} ZS_CONTROLL[1] {} } { 0.000ns 1.709ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ZS_CONTROLL\[1\]~reg0 FS_START clk_1 0.432 ns register " "Info: th for register \"ZS_CONTROLL\[1\]~reg0\" (data pin = \"FS_START\", clock pin = \"clk_1\") is 0.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_1 destination 2.340 ns + Longest register " "Info: + Longest clock path from clock \"clk_1\" to destination register is 2.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_1 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_1~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clk_1~clkctrl'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_1 clk_1~clkctrl } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.537 ns) 2.340 ns ZS_CONTROLL\[1\]~reg0 3 REG LCFF_X10_Y6_N17 1 " "Info: 3: + IC(0.692 ns) + CELL(0.537 ns) = 2.340 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 1; REG Node = 'ZS_CONTROLL\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.229 ns" { clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 65.21 % ) " "Info: Total cell delay = 1.526 ns ( 65.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 34.79 % ) " "Info: Total interconnect delay = 0.814 ns ( 34.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns FS_START 1 PIN PIN_21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'FS_START'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FS_START } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.150 ns) 2.090 ns ZS_CONTROLL~1 2 COMB LCCOMB_X10_Y6_N16 1 " "Info: 2: + IC(0.951 ns) + CELL(0.150 ns) = 2.090 ns; Loc. = LCCOMB_X10_Y6_N16; Fanout = 1; COMB Node = 'ZS_CONTROLL~1'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.101 ns" { FS_START ZS_CONTROLL~1 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.174 ns ZS_CONTROLL\[1\]~reg0 3 REG LCFF_X10_Y6_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.174 ns; Loc. = LCFF_X10_Y6_N17; Fanout = 1; REG Node = 'ZS_CONTROLL\[1\]~reg0'" {  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { ZS_CONTROLL~1 ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "ZhuShui.vhd" "" { Text "I:/MyProject/ZhuShui/ZhuShui.vhd" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 56.26 % ) " "Info: Total cell delay = 1.223 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.951 ns ( 43.74 % ) " "Info: Total interconnect delay = 0.951 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.174 ns" { FS_START ZS_CONTROLL~1 ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.174 ns" { FS_START {} FS_START~combout {} ZS_CONTROLL~1 {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.951ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.340 ns" { clk_1 clk_1~clkctrl ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.340 ns" { clk_1 {} clk_1~combout {} clk_1~clkctrl {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.122ns 0.692ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.174 ns" { FS_START ZS_CONTROLL~1 ZS_CONTROLL[1]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.174 ns" { FS_START {} FS_START~combout {} ZS_CONTROLL~1 {} ZS_CONTROLL[1]~reg0 {} } { 0.000ns 0.000ns 0.951ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Info: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 07 09:13:28 2015 " "Info: Processing ended: Wed Jan 07 09:13:28 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
