--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Feb 21 11:27:45 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets sys_clk_c_enable_25]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 996.764ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             blink_I_0_19  (from sys_clk_c_enable_25 +)
   Destination:    FD1S1A     D              blink_I_0_19  (to sys_clk_c_enable_25 +)

   Delay:                   3.076ns  (30.5% logic, 69.5% route), 2 logic levels.

 Constraint Details:

      3.076ns data_path blink_I_0_19 to blink_I_0_19 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 996.764ns

 Path Details: blink_I_0_19 to blink_I_0_19

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              blink_I_0_19 (from sys_clk_c_enable_25)
Route         2   e 1.198                                  blink_c
LUT4        ---     0.493              A to Z              blink_I_0_1_lut
Route         1   e 0.941                                  blink_N_2
                  --------
                    3.076  (30.5% logic, 69.5% route), 2 logic levels.

Report: 3.236 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            914 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.704ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_recv/clk_cnt_211__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             \u_uart_recv/rxdata__i7  (to sys_clk_c +)

   Delay:                  10.011ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

     10.011ns data_path \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i7 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.704ns

 Path Details: \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_recv/clk_cnt_211__i7 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_recv/clk_cnt[7]
LUT4        ---     0.493              A to Z              \u_uart_recv/i5_3_lut
Route         1   e 0.941                                  \u_uart_recv/n14
LUT4        ---     0.493              C to Z              \u_uart_recv/i8_4_lut
Route         2   e 1.141                                  \u_uart_recv/n633
LUT4        ---     0.493              B to Z              \u_uart_recv/i2_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1651
LUT4        ---     0.493              B to Z              \u_uart_recv/i4_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1652
LUT4        ---     0.493              D to Z              \u_uart_recv/i1_3_lut_4_lut
Route         8   e 1.540                                  \u_uart_recv/sys_clk_c_enable_47
                  --------
                   10.011  (29.1% logic, 70.9% route), 6 logic levels.


Passed:  The following path meets requirements by 989.704ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_recv/clk_cnt_211__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             \u_uart_recv/rxdata__i6  (to sys_clk_c +)

   Delay:                  10.011ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

     10.011ns data_path \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i6 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.704ns

 Path Details: \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_recv/clk_cnt_211__i7 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_recv/clk_cnt[7]
LUT4        ---     0.493              A to Z              \u_uart_recv/i5_3_lut
Route         1   e 0.941                                  \u_uart_recv/n14
LUT4        ---     0.493              C to Z              \u_uart_recv/i8_4_lut
Route         2   e 1.141                                  \u_uart_recv/n633
LUT4        ---     0.493              B to Z              \u_uart_recv/i2_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1651
LUT4        ---     0.493              B to Z              \u_uart_recv/i4_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1652
LUT4        ---     0.493              D to Z              \u_uart_recv/i1_3_lut_4_lut
Route         8   e 1.540                                  \u_uart_recv/sys_clk_c_enable_47
                  --------
                   10.011  (29.1% logic, 70.9% route), 6 logic levels.


Passed:  The following path meets requirements by 989.704ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \u_uart_recv/clk_cnt_211__i7  (from sys_clk_c +)
   Destination:    FD1P3IX    SP             \u_uart_recv/rxdata__i5  (to sys_clk_c +)

   Delay:                  10.011ns  (29.1% logic, 70.9% route), 6 logic levels.

 Constraint Details:

     10.011ns data_path \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i5 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 989.704ns

 Path Details: \u_uart_recv/clk_cnt_211__i7 to \u_uart_recv/rxdata__i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \u_uart_recv/clk_cnt_211__i7 (from sys_clk_c)
Route         2   e 1.198                                  \u_uart_recv/clk_cnt[7]
LUT4        ---     0.493              A to Z              \u_uart_recv/i5_3_lut
Route         1   e 0.941                                  \u_uart_recv/n14
LUT4        ---     0.493              C to Z              \u_uart_recv/i8_4_lut
Route         2   e 1.141                                  \u_uart_recv/n633
LUT4        ---     0.493              B to Z              \u_uart_recv/i2_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1651
LUT4        ---     0.493              B to Z              \u_uart_recv/i4_4_lut
Route         2   e 1.141                                  \u_uart_recv/n1652
LUT4        ---     0.493              D to Z              \u_uart_recv/i1_3_lut_4_lut
Route         8   e 1.540                                  \u_uart_recv/sys_clk_c_enable_47
                  --------
                   10.011  (29.1% logic, 70.9% route), 6 logic levels.

Report: 10.296 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets sys_clk_c_enable_25]     |  1000.000 ns|     3.236 ns|     2  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|    10.296 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1980 paths, 235 nets, and 657 connections (99.4% coverage)


Peak memory: 60674048 bytes, TRCE: 2195456 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
