<div id="pf8e" class="pf w0 h0" data-page-no="8e"><div class="pc pc8e w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg8e.png"/><div class="t m0 x9 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">The three primary modes of operation are run, wait and stop. The WFI instruction</div><div class="t m0 x9 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">invokes both wait and stop modes for the chip. The primary modes are augmented in a</div><div class="t m0 x9 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">number of ways to provide lower power based on application needs.</div><div class="t m0 xf5 h9 yb0f ff1 fs2 fc0 sc0 ls0 ws0">Table 7-1.<span class="_ _1a"> </span>Chip power modes</div><div class="t m0 x33 h10 yb10 ff1 fs4 fc0 sc0 ls0 ws0">Chip mode<span class="_ _143"> </span>Description<span class="_ _144"> </span>Core mode<span class="_ _25"> </span>Normal</div><div class="t m0 x57 h10 yb11 ff1 fs4 fc0 sc0 ls0">recovery</div><div class="t m0 x73 h10 yb12 ff1 fs4 fc0 sc0 ls0">method</div><div class="t m0 x33 h7 yb13 ff2 fs4 fc0 sc0 ls0 ws0">Normal run<span class="_ _145"> </span>Allows maximum performance of chip. Default mode out of reset; on-</div><div class="t m0 xad h7 yb14 ff2 fs4 fc0 sc0 ls0 ws0">chip voltage regulator is on.</div><div class="t m0 x64 h7 yb13 ff2 fs4 fc0 sc0 ls0 ws210">Run —</div><div class="t m0 xf6 h7 ya8e ff2 fs4 fc0 sc0 ls0 ws0">Normal Wait -</div><div class="t m0 x60 h7 yb15 ff2 fs4 fc0 sc0 ls0 ws0">via WFI</div><div class="t m0 xad h7 ya8e ff2 fs4 fc0 sc0 ls0 ws0">Allows peripherals to function while the core is in sleep mode, reducing</div><div class="t m0 xad h7 yb15 ff2 fs4 fc0 sc0 ls0 ws0">power. NVIC remains sensitive to interrupts; peripherals continue to be</div><div class="t m0 xad h7 yb16 ff2 fs4 fc0 sc0 ls0">clocked.</div><div class="t m0 x62 h7 ya8e ff2 fs4 fc0 sc0 ls0 ws211">Sleep Interrupt</div><div class="t m0 xf6 h7 yb17 ff2 fs4 fc0 sc0 ls0 ws0">Normal Stop -</div><div class="t m0 x60 h7 yb18 ff2 fs4 fc0 sc0 ls0 ws0">via WFI</div><div class="t m0 xad h7 yb17 ff2 fs4 fc0 sc0 ls0 ws0">Places chip in static state. Lowest power mode that retains all registers</div><div class="t m0 xad h7 yb18 ff2 fs4 fc0 sc0 ls0 ws0">while maintaining LVD protection. NVIC is disabled; AWIC is used to</div><div class="t m0 xad h7 yb19 ff2 fs4 fc0 sc0 ls0 ws0">wake up from interrupt; peripheral clocks are stopped.</div><div class="t m0 x104 h7 yb17 ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _42"> </span>Interrupt</div><div class="t m0 x2c h7 yb1a ff2 fs4 fc0 sc0 ls0 ws0">VLPR (Very Low</div><div class="t m0 xc7 h7 yb1b ff2 fs4 fc0 sc0 ls0 ws0">Power Run)</div><div class="t m0 xad h7 yb1a ff2 fs4 fc0 sc0 ls0 ws0">On-chip voltage regulator is in a low power mode that supplies only</div><div class="t m0 xad h7 yb1b ff2 fs4 fc0 sc0 ls0 ws0">enough power to run the chip at a reduced frequency. Reduced</div><div class="t m0 xad h7 yb1c ff2 fs4 fc0 sc0 ls0 ws0">frequency Flash access mode (1 MHz); LVD off; in BLPI clock mode,</div><div class="t m0 xad h7 yb1d ff2 fs4 fc0 sc0 ls0 ws0">the fast internal reference oscillator is available to provide a low power</div><div class="t m0 xad h7 yb1e ff2 fs4 fc0 sc0 ls0 ws0">nominal 4MHz source for the core with the nominal bus and flash clock</div><div class="t m0 xad h7 yb1f ff2 fs4 fc0 sc0 ls0 ws0">required to be &lt;800kHz; alternatively, BLPE clock mode can be used</div><div class="t m0 xad h7 yb20 ff2 fs4 fc0 sc0 ls0 ws0">with an external clock or the crystal oscillator providing the clock</div><div class="t m0 xad h7 yb21 ff2 fs4 fc0 sc0 ls0">source.</div><div class="t m0 x64 h7 yb1a ff2 fs4 fc0 sc0 ls0 ws210">Run —</div><div class="t m0 xc7 h7 yb22 ff2 fs4 fc0 sc0 ls0 ws0">VLPW (Very</div><div class="t m0 x33 h7 yb23 ff2 fs4 fc0 sc0 ls0 ws0">Low Power</div><div class="t m0 xf6 h7 yb24 ff2 fs4 fc0 sc0 ls0 ws0">Wait) -via WFI</div><div class="t m0 xad h7 yb22 ff2 fs4 fc0 sc0 ls0 ws0">Same as VLPR but with the core in sleep mode to further reduce</div><div class="t m0 xad h7 yb23 ff2 fs4 fc0 sc0 ls0 ws0">power; NVIC remains sensitive to interrupts (FCLK = ON). On-chip</div><div class="t m0 xad h7 yb24 ff2 fs4 fc0 sc0 ls0 ws0">voltage regulator is in a low power mode that supplies only enough</div><div class="t m0 xad h7 yb25 ff2 fs4 fc0 sc0 ls0 ws0">power to run the chip at a reduced frequency.</div><div class="t m0 x62 h7 yb22 ff2 fs4 fc0 sc0 ls0 ws211">Sleep Interrupt</div><div class="t m0 x2c h7 yb26 ff2 fs4 fc0 sc0 ls0 ws0">VLPS (Very Low</div><div class="t m0 x89 h7 yb27 ff2 fs4 fc0 sc0 ls0 ws0">Power Stop)-via</div><div class="t m0 x3a h7 yb28 ff2 fs4 fc0 sc0 ls0">WFI</div><div class="t m0 xad h7 yb26 ff2 fs4 fc0 sc0 ls0 ws0">Places chip in static state with LVD operation off. Lowest power mode</div><div class="t m0 xad h7 yb27 ff2 fs4 fc0 sc0 ls0 ws0">with ADC and pin interrupts functional. Peripheral clocks are stopped,</div><div class="t m0 xad h7 yb28 ff2 fs4 fc0 sc0 ls0 ws0">but OSC, LPTMR, RTC, CMP, TSI can be used. TPM and UART can</div><div class="t m0 xad h7 yb29 ff2 fs4 fc0 sc0 ls0 ws0">optionally be enabled if their clock source is enabled. NVIC is disabled</div><div class="t m0 xad h7 yb2a ff2 fs4 fc0 sc0 ls0 ws0">(FCLK = OFF); AWIC is used to wake up from interrupt. On-chip</div><div class="t m0 xad h7 yb2b ff2 fs4 fc0 sc0 ls0 ws0">voltage regulator is in a low power mode that supplies only enough</div><div class="t m0 xad h7 yb2c ff2 fs4 fc0 sc0 ls0 ws0">power to run the chip at a reduced frequency. All SRAM is operating</div><div class="t m0 xad h7 yb2d ff2 fs4 fc0 sc0 ls0 ws0">(content retained and I/O states held).</div><div class="t m0 x104 h7 yb26 ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _42"> </span>Interrupt</div><div class="t m0 xb9 h7 yb2e ff2 fs4 fc0 sc0 ls0 ws0">LLS (Low</div><div class="t m0 x9a h7 yb2f ff2 fs4 fc0 sc0 ls0 ws0">Leakage Stop)</div><div class="t m0 xad h7 yb2e ff2 fs4 fc0 sc0 ls0 ws0">State retention power mode. Most peripherals are in state retention</div><div class="t m0 xad h7 yb2f ff2 fs4 fc0 sc0 ls0 ws0">mode (with clocks stopped), but OSC, LLWU, LPTMR, RTC, CMP,,</div><div class="t m0 xad h7 yb30 ff2 fs4 fc0 sc0 ls0 ws0">TSI can be used. NVIC is disabled; LLWU is used to wake up.</div><div class="t m0 xad h10 yb31 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">The LLWU interrupt must not be masked by the interrupt</span></div><div class="t m0 x8 h7 yb32 ff2 fs4 fc0 sc0 ls0 ws0">controller to avoid a scenario where the system does not fully</div><div class="t m0 x8 h7 yb33 ff2 fs4 fc0 sc0 ls0 ws0">exit stop mode on an LLS recovery.</div><div class="t m0 xad h7 yb34 ff2 fs4 fc0 sc0 ls0 ws0">All SRAM is operating (content retained and I/O states held).</div><div class="t m0 x104 h7 yb2e ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _42"> </span>Wakeup</div><div class="t m0 x57 h17 yb2f ff2 fs4 fc0 sc0 ls0 ws190">Interrupt<span class="fs9 fc1 v4">1</span></div><div class="t m0 x88 h7 yb35 ff2 fs4 fc0 sc0 ls0 ws0">VLLS3 (Very</div><div class="t m0 x4b h7 yb36 ff2 fs4 fc0 sc0 ls0 ws0">Low Leakage</div><div class="t m0 x4f h7 yb37 ff2 fs4 fc0 sc0 ls0">Stop3)</div><div class="t m0 xad h7 yb35 ff2 fs4 fc0 sc0 ls0 ws0">Most peripherals are disabled (with clocks stopped), but OSC, LLWU,</div><div class="t m0 xad h7 yb36 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR, RTC, CMP, TSI can be used. NVIC is disabled; LLWU is used</div><div class="t m0 xad h7 yb37 ff2 fs4 fc0 sc0 ls0 ws0">to wake up.</div><div class="t m0 xad h7 yb38 ff2 fs4 fc0 sc0 ls0 ws0">SRAM_U and SRAM_L remain powered on (content retained and I/O</div><div class="t m0 xad h7 yb39 ff2 fs4 fc0 sc0 ls0 ws0">states held).</div><div class="t m0 x104 h17 yb35 ff2 fs4 fc0 sc0 ls0 ws0">Sleep Deep<span class="_ _6"> </span>Wakeup Reset<span class="fs9 fc1 v4">2</span></div><div class="t m0 x1b h7 yb3a ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Power modes</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">142<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,524.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:536.881000px;bottom:255.241000px;width:3.754000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf8f" data-dest-detail='[143,"XYZ",null,513.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:549.635000px;bottom:176.741000px;width:3.753000px;height:6.750000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
