// Seed: 398648666
module module_0;
  wire  id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 ();
  inout wire id_2;
  input wire id_1;
  not primCall (id_2, id_3);
endmodule
module module_2 #(
    parameter id_0 = 32'd80,
    parameter id_1 = 32'd55,
    parameter id_3 = 32'd99,
    parameter id_4 = 32'd57,
    parameter id_5 = 32'd96
) (
    input supply0 _id_0,
    input wire _id_1
);
  wire [1 : id_0] _id_3;
  wire _id_4;
  wire [-1 : id_1] _id_5;
  module_0 modCall_1 ();
  wire [id_1 : id_4  #  (
      .  id_1(  1  ),
      .  id_5(  1  ),
      .  id_0(  -1  ),
      .  id_5(  -1  ),
      .  id_4(  -1  ),
      .  id_1(  1  ),
      .  id_1(  1  ),
      .  id_4(  1  ),
      .  id_3(  1  ),
      .  id_1(  1  )
)] id_6;
endmodule
