case__120: 
case__86: 
case__57: 
blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr: 
muxpart__4: 
reg__122: 
keep__70: 
reg__137: 
case__94: 
reg__123: 
xsdbs_v1_0_2_reg__parameterized7: 
keep__99: 
reg__82: 
reg__100: 
reg__10: 
reg__138: 
xsdbs_v1_0_2_reg__parameterized38: 
logic__59: 
datapath__25: 
ltlib_v1_0_0_all_typeA: 
reg__126: 
case__117: 
keep__81: 
case__88: 
reg__51: 
case__37: 
reg__171: 
reg__49: 
reg__148: 
reg__44: 
keep__95: 
reg__20: 
keep__86: 
muxpart__18: 
keep__114: 
blk_mem_gen_v8_4_4_blk_mem_input_block: 
fifo_control_unit: 
reg__181: 
counter__2: 
ila_v6_2_11_ila: 
reg__102: 
reg__76: 
xsdbs_v1_0_2_reg__parameterized17: 
case__25: 
reg__60: 
ltlib_v1_0_0_match: 
keep__37: 
case__26: 
logic__130: 
case__61: 
muxpart__24: 
reg__129: 
fifo: 
logic__362: 
datapath__21: 
logic__58: 
logic__259: 
case__68: 
logic__127: 
logic__255: 
logic__57: 
xsdbs_v1_0_2_reg__parameterized36: 
keep__2: 
muxpart__14: 
reg__116: 
logic__197: 
baudrate_generator: 
xsdbs_v1_0_2_reg__parameterized48: 
case__58: 
logic__283: 
keep__20: 
reg__91: 
reg__111: 
ltlib_v1_0_0_cfglut4: 
xsdbs_v1_0_2_reg__parameterized6: 
xsdbs_v1_0_2_reg_stat: 
case__36: 
logic__109: 
logic__43: 
keep__100: 
reg__88: 
case__54: 
reciever: 
reg__141: 
logic__178: 
reg__143: 
keep__32: 
logic__284: 
reg__104: 
logic__28: 
keep__93: 
logic__353: 
logic__112: 
logic__297: 
case: 
logic__99: 
case__129: 
ila_0: 
logic__426: 
keep__110: 
xsdbs_v1_0_2_reg_ctl: 
datapath__7: 
keep__83: 
logic__149: 
case__92: 
reg__170: 
case__24: 
keep__55: 
logic__185: 
logic__243: 
counter__12: 
xsdbs_v1_0_2_reg__parameterized53: 
case__144: 
xsdbs_v1_0_2_reg_p2s__parameterized3: 
keep__38: 
reg__24: 
reg__120: 
ila_v6_2_11_ila_trace_memory: 
xsdbs_v1_0_2_reg__parameterized23: 
case__66: 
reg__144: 
logic__154: 
datapath__22: 
case__43: 
logic__110: 
logic__29: 
case__16: 
case__48: 
reg__167: 
ltlib_v1_0_0_match__parameterized0: 
logic__125: 
logic__309: 
reg__192: 
keep__29: 
keep__111: 
reg__150: 
reg__199: 
logic__401: 
logic__34: 
logic__134: 
case__124: 
reg__34: 
case__131: 
reg__26: 
reg__95: 
keep__104: 
reg__1: 
case__28: 
logic__333: 
logic__14: 
reg__56: 
keep__61: 
reg__142: 
logic__292: 
logic__148: 
logic__122: 
ila_v6_2_11_ila_cap_addrgen: 
keep__85: 
case__50: 
keep__64: 
logic__20: 
logic__86: 
logic__429: 
reg__83: 
reg__121: 
case__14: 
reg__106: 
keep__68: 
reg__128: 
transmitter: 
reg__179: 
reg__97: 
reg__152: 
xsdbs_v1_0_2_reg__parameterized13: 
reg__62: 
reg__52: 
logic__356: 
keep__9: 
keep__96: 
xsdbs_v1_0_2_reg__parameterized25: 
reg__6: 
logic__157: 
case__148: 
keep__21: 
reg__15: 
logic__212: 
keep__16: 
keep__106: 
case__67: 
reg__18: 
blk_mem_gen_v8_4_4_blk_mem_output_block: 
blk_mem_gen_v8_4_4_synth: 
logic__422: 
reg__203: 
logic__225: 
logic__206: 
xsdbs_v1_0_2_reg__parameterized50: 
keep__101: 
reg__58: 
keep__41: 
ltlib_v1_0_0_match_nodelay: 
case__56: 
keep__74: 
reg__115: 
keep__88: 
keep__77: 
reg__57: 
keep__39: 
reg__17: 
reg__63: 
case__75: 
keep__65: 
case__53: 
reg__176: 
case__149: 
keep__109: 
ila_v6_2_11_ila_core: 
logic__42: 
keep__60: 
case__87: 
logic__15: 
reg__200: 
reg__125: 
keep__94: 
logic__136: 
case__12: 
case__82: 
keep__97: 
keep__31: 
datapath__4: 
reg__159: 
xsdbs_v1_0_2_reg__parameterized37: 
reg__64: 
case__90: 
reg__65: 
logic__231: 
logic__117: 
logic__396: 
logic__141: 
reg__35: 
case__42: 
xsdbs_v1_0_2_reg__parameterized33: 
case__96: 
logic__140: 
keep__69: 
reg__140: 
logic__135: 
xsdbs_v1_0_2_reg_stream__parameterized0: 
logic__106: 
reg__187: 
logic__232: 
reg__73: 
reg__136: 
case__5: 
keep__75: 
datapath__10: 
reg__23: 
xsdbs_v1_0_2_reg__parameterized28: 
keep__24: 
logic__87: 
reg__11: 
logic__363: 
reg__53: 
xsdbs_v1_0_2_reg_ctl__parameterized1: 
ltlib_v1_0_0_all_typeA_slice: 
reg__13: 
logic__310: 
reg__99: 
case__70: 
xsdbs_v1_0_2_reg__parameterized22: 
ltlib_v1_0_0_cfglut7: 
logic__123: 
case__145: 
reg__182: 
logic__129: 
ila_v6_2_11_ila_cap_sample_counter: 
reg__103: 
case__51: 
keep__45: 
reg__108: 
logic__6: 
reg__21: 
reg__173: 
logic__287: 
reg__101: 
reg__50: 
logic__107: 
keep__3: 
logic__116: 
case__141: 
xsdbs_v1_0_2_reg__parameterized34: 
case__130: 
xsdbs_v1_0_2_reg__parameterized16: 
case__22: 
reg__85: 
datapath__19: 
muxpart__10: 
datapath__15: 
reg__55: 
ltlib_v1_0_0_rising_edge_detection: 
datapath__26: 
reg__162: 
reg__113: 
ila_v6_2_11_ila_trigger: 
xsdbs_v1_0_2_reg__parameterized20: 
case__142: 
xsdbs_v1_0_2_reg_p2s__parameterized5: 
ltlib_v1_0_0_allx_typeA: 
ltlib_v1_0_0_generic_memrd: 
reg__74: 
logic__3: 
logic__205: 
reg__201: 
xsdbs_v1_0_2_reg__parameterized8: 
case__147: 
logic__244: 
keep__15: 
case__89: 
reg__42: 
case__91: 
reg__92: 
case__74: 
logic__399: 
case__15: 
xsdbs_v1_0_2_reg__parameterized3: 
logic__222: 
logic__153: 
datapath__14: 
keep__6: 
case__34: 
reg__165: 
case__143: 
reg__177: 
keep__78: 
xsdbs_v1_0_2_reg__parameterized42: 
reg__149: 
ltlib_v1_0_0_cfglut5: 
case__122: 
logic__366: 
logic__139: 
logic__327: 
keep__8: 
reg__174: 
datapath__9: 
ila_v6_2_11_ila_trig_match: 
reg__29: 
xsdbs_v1_0_2_reg__parameterized40: 
logic__365: 
keep__91: 
logic__147: 
reg__67: 
logic__361: 
case__20: 
reg__32: 
case__55: 
keep__13: 
logic__359: 
keep__62: 
keep__72: 
logic__423: 
reg__22: 
case__30: 
muxpart: 
reg__80: 
logic__84: 
counter__7: 
reg__2: 
logic__430: 
case__33: 
xsdbs_v1_0_2_reg__parameterized10: 
reg__151: 
logic__48: 
datapath__1: 
keep__87: 
muxpart__2: 
case__101: 
logic__242: 
keep__54: 
reg__81: 
keep__112: 
reg__166: 
keep__19: 
ila_v6_2_11_ila_cap_window_counter: 
case__99: 
case__21: 
keep__59: 
reg__154: 
case__125: 
muxpart__6: 
keep__35: 
xsdbs_v1_0_2_reg__parameterized51: 
reg__169: 
keep__71: 
case__44: 
logic__16: 
xsdbs_v1_0_2_reg__parameterized4: 
logic__167: 
logic__121: 
case__85: 
keep__4: 
reg__180: 
logic__150: 
case__80: 
case__17: 
keep__7: 
reg__46: 
counter__1: 
datapath__23: 
reg__133: 
logic__2: 
logic__144: 
reg__93: 
reg__48: 
counter__13: 
case__98: 
keep__66: 
muxpart__21: 
xsdbs_v1_0_2_reg__parameterized21: 
counter__11: 
ltlib_v1_0_0_cfglut6: 
logic__181: 
keep__67: 
reg__41: 
reg__178: 
xsdbs_v1_0_2_reg__parameterized0: 
logic__56: 
keep__46: 
reg__109: 
case__4: 
case__93: 
reg__134: 
ltlib_v1_0_0_match__parameterized1: 
reg__194: 
xsdbs_v1_0_2_reg__parameterized35: 
logic__103: 
ltlib_v1_0_0_generic_mux: 
xsdbs_v1_0_2_reg: 
uart: 
keep__103: 
reg__117: 
logic__71: 
keep__12: 
reg__175: 
reg__59: 
reg__158: 
logic__219: 
logic__308: 
reg__118: 
xsdbs_v1_0_2_reg_ctl__parameterized0: 
reg__153: 
reg__84: 
reg__47: 
reg__127: 
keep__52: 
muxpart__15: 
case__9: 
xsdbs_v1_0_2_reg__parameterized52: 
xsdbs_v1_0_2_reg__parameterized11: 
datapath__11: 
case__40: 
reg__110: 
reg__98: 
xsdbs_v1_0_2_reg_p2s__parameterized2: 
logic__145: 
keep__84: 
ltlib_v1_0_0_allx_typeA__parameterized0: 
logic__118: 
case__126: 
case__6: 
reg__135: 
muxpart__22: 
xsdbs_v1_0_2_reg_p2s__parameterized1: 
keep__10: 
logic__204: 
case__8: 
case__119: 
counter__3: 
case__97: 
reg__78: 
reg__191: 
datapath__17: 
datapath__5: 
keep__25: 
keep__80: 
logic__301: 
ltlib_v1_0_0_cfglut6__parameterized0: 
logic__102: 
case__60: 
xsdbs_v1_0_2_reg__parameterized26: 
case__115: 
keep__48: 
ila_v6_2_11_ila_reset_ctrl: 
case__71: 
muxpart__3: 
logic__126: 
logic__72: 
reg__96: 
blk_mem_gen_v8_4_4_blk_mem_gen_prim_width: 
keep__92: 
case__49: 
logic__111: 
counter__5: 
case__127: 
xsdbs_v1_0_2_reg__parameterized19: 
datapath: 
logic__421: 
ltlib_v1_0_0_all_typeA_slice__parameterized1: 
logic__76: 
logic__282: 
reg__172: 
logic__1: 
logic__108: 
keep__36: 
case__13: 
reg__12: 
keep__107: 
case__46: 
muxpart__20: 
logic: 
reg__28: 
reg__185: 
keep__5: 
reg__156: 
case__95: 
case__52: 
keep__42: 
logic__152: 
muxpart__16: 
case__72: 
logic__124: 
reg__147: 
keep__47: 
case__10: 
ltlib_v1_0_0_allx_typeA_nodelay: 
case__11: 
logic__17: 
case__69: 
keep__113: 
case__63: 
reg__145: 
logic__400: 
case__2: 
reg__54: 
xsdbs_v1_0_2_reg__parameterized30: 
xsdbs_v1_0_2_reg__parameterized12: 
reg__86: 
datapath__6: 
reg__39: 
case__3: 
reg__9: 
keep__23: 
reg__72: 
xsdbs_v1_0_2_reg__parameterized24: 
logic__431: 
case__7: 
case__78: 
datapath__13: 
ltlib_v1_0_0_allx_typeA__parameterized1: 
keep__102: 
keep__43: 
logic__128: 
reg__131: 
counter__4: 
logic__31: 
logic__142: 
ltlib_v1_0_0_all_typeA_slice__parameterized0: 
logic__209: 
xsdbs_v1_0_2_reg__parameterized39: 
counter__8: 
datapath__18: 
logic__269: 
keep__44: 
logic__85: 
keep__56: 
xsdbs_v1_0_2_reg__parameterized1: 
xsdbs_v1_0_2_reg_p2s: 
case__128: 
xsdbs_v1_0_2_reg__parameterized27: 
logic__90: 
case__146: 
keep__49: 
reg__61: 
logic__70: 
logic__113: 
muxpart__12: 
logic__175: 
keep__57: 
xsdbs_v1_0_2_reg__parameterized32: 
xsdbs_v1_0_2_reg_p2s__parameterized4: 
reg__114: 
reg__79: 
xsdbs_v1_0_2_reg__parameterized9: 
case__81: 
keep__115: 
logic__114: 
logic__330: 
reg__202: 
reg__14: 
keep__63: 
counter__9: 
blk_mem_gen_v8_4_4: 
xsdbs_v1_0_2_reg_p2s__parameterized0: 
reg__90: 
reg__71: 
keep__98: 
muxpart__17: 
blk_mem_gen_v8_4_4_blk_mem_gen_top: 
case__152: 
datapath__20: 
muxpart__25: 
keep__79: 
reg__94: 
case__19: 
xsdbs_v1_0_2_reg__parameterized54: 
counter__6: 
datapath__16: 
reg__193: 
keep__11: 
keep__108: 
reg__163: 
reg__87: 
reg__146: 
logic__201: 
logic__146: 
reg__124: 
xsdbs_v1_0_2_reg__parameterized41: 
logic__355: 
case__47: 
case__62: 
keep__50: 
xsdbs_v1_0_2_reg__parameterized44: 
muxpart__19: 
case__84: 
case__79: 
reg__68: 
case__35: 
keep__105: 
reg__66: 
logic__352: 
case__121: 
xsdbs_v1_0_2_reg__parameterized14: 
keep__89: 
keep__116: 
case__31: 
reg__107: 
ltlib_v1_0_0_async_edge_xfer: 
xsdbs_v1_0_2_reg__parameterized46: 
logic__133: 
logic__345: 
reg__198: 
logic__398: 
reg__164: 
reg__33: 
ila_v6_2_11_ila_cap_ctrl_legacy: 
xsdbs_v1_0_2_xsdbs: 
reg__4: 
muxpart__8: 
case__76: 
reg__25: 
logic__248: 
logic__137: 
reg__89: 
xsdbs_v1_0_2_reg__parameterized43: 
keep__17: 
case__73: 
case__77: 
reg__139: 
logic__119: 
xsdbs_v1_0_2_reg__parameterized47: 
xsdbs_v1_0_2_reg_p2s__parameterized6: 
reg__195: 
reg__168: 
keep__18: 
blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper: 
datapath__24: 
case__118: 
reg__30: 
reg__105: 
register_file: 
xsdbs_v1_0_2_reg__parameterized15: 
logic__73: 
logic__30: 
uart_fifo_loopback: 
case__140: 
case__38: 
keep__51: 
keep__73: 
case__150: 
logic__143: 
reg__5: 
reg__40: 
logic__115: 
ltlib_v1_0_0_all_typeA__parameterized0: 
xsdbs_v1_0_2_reg__parameterized49: 
logic__132: 
case__45: 
xsdbs_v1_0_2_reg_stream: 
logic__354: 
counter__10: 
logic__395: 
xsdbs_v1_0_2_reg__parameterized2: 
case__18: 
reg__27: 
reg__69: 
case__1: 
logic__420: 
reg__3: 
keep__14: 
logic__198: 
datapath__2: 
case__41: 
keep__53: 
keep: 
logic__62: 
reg__75: 
case__27: 
keep__34: 
reg__130: 
case__64: 
reg__36: 
reg__155: 
keep__82: 
keep__58: 
keep__28: 
case__29: 
reg__31: 
reg__188: 
reg: 
keep__30: 
reg__7: 
keep__33: 
case__151: 
reg__132: 
reg__161: 
muxpart__23: 
logic__138: 
muxpart__13: 
case__100: 
keep__90: 
ila_v6_2_11_ila_register: 
xsdbs_v1_0_2_reg__parameterized18: 
datapath__12: 
case__123: 
keep__26: 
reg__186: 
reg__70: 
logic__151: 
reg__183: 
case__65: 
reg__77: 
xsdbs_v1_0_2_reg__parameterized31: 
keep__27: 
counter: 
logic__256: 
keep__1: 
case__83: 
reg__45: 
logic__189: 
keep__76: 
case__32: 
reg__38: 
datapath__3: 
logic__215: 
logic__170: 
reg__43: 
reg__16: 
xsdbs_v1_0_2_reg__parameterized45: 
counter__14: 
datapath__8: 
xsdbs_v1_0_2_reg__parameterized5: 
reg__119: 
reg__19: 
keep__22: 
case__116: 
case__59: 
logic__44: 
xsdbs_v1_0_2_reg__parameterized29: 
logic__346: 
logic__322: 
keep__40: 
reg__157: 
reg__112: 
muxpart__38: 
reg__37: 
reg__160: 
logic__45: 
case__39: 
reg__184: 
logic__120: 
logic__98: 
logic__304: 
reg__8: 
logic__344: 
logic__131: 
case__23: 
