
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 0c 00 20 c1 17 00 00 49 4b 00 00 79 17 00 00     @.. ....IK..y...
  10:	79 17 00 00 79 17 00 00 79 17 00 00 00 00 00 00     y...y...y.......
	...
  2c:	05 14 00 00 79 17 00 00 00 00 00 00 ad 13 00 00     ....y...........
  3c:	79 17 00 00                                         y...

00000040 <_irq_vector_table>:
  40:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  50:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  60:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  70:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  80:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  90:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  a0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  b0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  c0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  d0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  e0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................
  f0:	e5 14 00 00 e5 14 00 00 e5 14 00 00 e5 14 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_FLASH_SIZE+0xd8>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x75>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x6d>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x71>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295
     1ba:	d203      	bcs.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x57>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x79>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_FLASH_SIZE+0x4a>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_FLASH_SIZE+0xd0>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295
     20e:	d204      	bcs.n	21a <CONFIG_FLASH_SIZE+0x1a>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_FLASH_SIZE+0x1a>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_FLASH_SIZE+0xd4>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295
     23a:	d204      	bcs.n	246 <CONFIG_FLASH_SIZE+0x46>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_FLASH_SIZE+0x46>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x5b>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_FLASH_SIZE+0xc8>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295
     286:	d204      	bcs.n	292 <CONFIG_FLASH_SIZE+0x92>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_FLASH_SIZE+0x92>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_FLASH_SIZE+0xcc>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295
     2b2:	d204      	bcs.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7f>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_FLASH_SIZE+0x92>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_FLASH_SIZE+0xbe>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_FLASH_SIZE+0x1a>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_FLASH_SIZE+0x46>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_FLASH_SIZE+0xe8>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_FLASH_SIZE+0xe2>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_FLASH_SIZE+0x110>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_FLASH_SIZE+0xf6>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_FLASH_SIZE+0x10c>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_FLASH_SIZE+0x1d6>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_FLASH_SIZE+0x100>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_FLASH_SIZE+0x1ce>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295
     356:	d204      	bcs.n	362 <CONFIG_FLASH_SIZE+0x162>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_FLASH_SIZE+0x162>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_FLASH_SIZE+0x1d2>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295
     382:	d204      	bcs.n	38e <CONFIG_FLASH_SIZE+0x18e>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_FLASH_SIZE+0x18e>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_FLASH_SIZE+0x1a8>
     3a2:	d106      	bne.n	3b2 <CONFIG_FLASH_SIZE+0x1b2>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_FLASH_SIZE+0x1b2>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_FLASH_SIZE+0x1d6>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_FLASH_SIZE+0x108>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_FLASH_SIZE+0x162>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_FLASH_SIZE+0x18e>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x69>
	...

000003dc <button_pressed>:
							      {0});
static struct gpio_callback button_cb_data;

void button_pressed(const struct device *dev, struct gpio_callback *cb,
		    uint32_t pins)
{
     3dc:	b510      	push	{r4, lr}
     3de:	b082      	sub	sp, #8
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
     3e0:	f005 f8c2 	bl	5568 <sys_clock_cycle_get_32>
     3e4:	4601      	mov	r1, r0
	printk("Button pressed at %" PRIu32 "\n", k_cycle_get_32());
     3e6:	4816      	ldr	r0, [pc, #88]	; (440 <CONFIG_MAIN_STACK_SIZE+0x40>)
     3e8:	f004 f99a 	bl	4720 <printk>
 * @retval -EWOULDBLOCK if operation would block.
 */
static inline int gpio_port_get(const struct device *port,
				gpio_port_value_t *value)
{
	const struct gpio_driver_data *const data =
     3ec:	4815      	ldr	r0, [pc, #84]	; (444 <CONFIG_MAIN_STACK_SIZE+0x44>)
     3ee:	6904      	ldr	r4, [r0, #16]
	const struct gpio_driver_api *api =
     3f0:	6883      	ldr	r3, [r0, #8]
	return api->port_get_raw(port, value);
     3f2:	685b      	ldr	r3, [r3, #4]
     3f4:	a901      	add	r1, sp, #4
     3f6:	4798      	blx	r3
			(const struct gpio_driver_data *)port->data;
	int ret;

	ret = gpio_port_get_raw(port, value);
	if (ret == 0) {
     3f8:	4603      	mov	r3, r0
     3fa:	b918      	cbnz	r0, 404 <CONFIG_MAIN_STACK_SIZE+0x4>
		*value ^= data->invert;
     3fc:	6821      	ldr	r1, [r4, #0]
     3fe:	9a01      	ldr	r2, [sp, #4]
     400:	404a      	eors	r2, r1
     402:	9201      	str	r2, [sp, #4]
	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	ret = gpio_port_get(port, &value);
	if (ret == 0) {
     404:	b913      	cbnz	r3, 40c <CONFIG_MAIN_STACK_SIZE+0xc>
		ret = (value & (gpio_port_pins_t)BIT(pin)) != 0 ? 1 : 0;
     406:	9b01      	ldr	r3, [sp, #4]
     408:	f3c3 23c0 	ubfx	r3, r3, #11, #1
static inline int gpio_pin_set(const struct device *port, gpio_pin_t pin,
			       int value)
{
	const struct gpio_driver_config *const cfg =
		(const struct gpio_driver_config *)port->config;
	const struct gpio_driver_data *const data =
     40c:	4a0d      	ldr	r2, [pc, #52]	; (444 <CONFIG_MAIN_STACK_SIZE+0x44>)
     40e:	6912      	ldr	r2, [r2, #16]

	(void)cfg;
	__ASSERT((cfg->port_pin_mask & (gpio_port_pins_t)BIT(pin)) != 0U,
		 "Unsupported pin");

	if (data->invert & (gpio_port_pins_t)BIT(pin)) {
     410:	6812      	ldr	r2, [r2, #0]
     412:	f412 5f00 	tst.w	r2, #8192	; 0x2000
     416:	d002      	beq.n	41e <CONFIG_MAIN_STACK_SIZE+0x1e>
		value = (value != 0) ? 0 : 1;
     418:	fab3 f383 	clz	r3, r3
     41c:	095b      	lsrs	r3, r3, #5
	if (value != 0)	{
     41e:	b13b      	cbz	r3, 430 <CONFIG_MAIN_STACK_SIZE+0x30>
	const struct gpio_driver_api *api =
     420:	4808      	ldr	r0, [pc, #32]	; (444 <CONFIG_MAIN_STACK_SIZE+0x44>)
     422:	6883      	ldr	r3, [r0, #8]
	return api->port_set_bits_raw(port, pins);
     424:	68db      	ldr	r3, [r3, #12]
     426:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     42a:	4798      	blx	r3
	int val = gpio_pin_get_dt(&button);
	gpio_pin_set_dt(&led, val);
}
     42c:	b002      	add	sp, #8
     42e:	bd10      	pop	{r4, pc}
	const struct gpio_driver_api *api =
     430:	4804      	ldr	r0, [pc, #16]	; (444 <CONFIG_MAIN_STACK_SIZE+0x44>)
     432:	6883      	ldr	r3, [r0, #8]
	return api->port_clear_bits_raw(port, pins);
     434:	691b      	ldr	r3, [r3, #16]
     436:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     43a:	4798      	blx	r3
     43c:	e7f6      	b.n	42c <CONFIG_MAIN_STACK_SIZE+0x2c>
     43e:	bf00      	nop
     440:	00005ea8 	.word	0x00005ea8
     444:	00005c60 	.word	0x00005c60

00000448 <main>:

void main(void)
{
     448:	b510      	push	{r4, lr}
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     44a:	4829      	ldr	r0, [pc, #164]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     44c:	f005 f9e6 	bl	581c <z_device_is_ready>
	int ret;

	if (!device_is_ready(button.port)) {
     450:	2800      	cmp	r0, #0
     452:	d038      	beq.n	4c6 <main+0x7e>
		printk("Error: button device %s is not ready\n",
		       button.port->name);
		return;
	}
	ret = gpio_pin_configure_dt(&button, GPIO_INPUT);
     454:	f44f 3180 	mov.w	r1, #65536	; 0x10000
     458:	4826      	ldr	r0, [pc, #152]	; (4f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc>)
     45a:	f004 f90f 	bl	467c <gpio_pin_configure_dt>
	if (ret != 0) {
     45e:	4601      	mov	r1, r0
     460:	2800      	cmp	r0, #0
     462:	d136      	bne.n	4d2 <main+0x8a>
	const struct gpio_driver_api *api =
     464:	4822      	ldr	r0, [pc, #136]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     466:	6883      	ldr	r3, [r0, #8]
	return api->pin_interrupt_configure(port, pin, mode, trig);
     468:	699c      	ldr	r4, [r3, #24]
     46a:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
     46e:	f04f 72a0 	mov.w	r2, #20971520	; 0x1400000
     472:	210b      	movs	r1, #11
     474:	47a0      	blx	r4
		       ret, button.port->name, button.pin);
		return;
	}
	ret = gpio_pin_interrupt_configure_dt(&button,
					      GPIO_INT_EDGE_BOTH);
	if (ret != 0) {
     476:	4601      	mov	r1, r0
     478:	2800      	cmp	r0, #0
     47a:	d131      	bne.n	4e0 <main+0x98>
				      gpio_port_pins_t pin_mask)
{
	__ASSERT(callback, "Callback pointer should not be NULL");
	__ASSERT(handler, "Callback handler pointer should not be NULL");

	callback->handler = handler;
     47c:	4b1e      	ldr	r3, [pc, #120]	; (4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>)
     47e:	4a1f      	ldr	r2, [pc, #124]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
     480:	605a      	str	r2, [r3, #4]
	callback->pin_mask = pin_mask;
     482:	f44f 6200 	mov.w	r2, #2048	; 0x800
     486:	609a      	str	r2, [r3, #8]
 * Note: enables to add as many callback as needed on the same port.
 */
static inline int gpio_add_callback(const struct device *port,
				    struct gpio_callback *callback)
{
	const struct gpio_driver_api *api =
     488:	4b19      	ldr	r3, [pc, #100]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     48a:	689b      	ldr	r3, [r3, #8]
		(const struct gpio_driver_api *)port->api;

	if (api->manage_callback == NULL) {
     48c:	69db      	ldr	r3, [r3, #28]
     48e:	b11b      	cbz	r3, 498 <main+0x50>
		return -ENOTSUP;
	}

	return api->manage_callback(port, callback, true);
     490:	2201      	movs	r2, #1
     492:	4919      	ldr	r1, [pc, #100]	; (4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>)
     494:	4816      	ldr	r0, [pc, #88]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     496:	4798      	blx	r3
			ret, button.port->name, button.pin);
		return;
	}
	gpio_init_callback(&button_cb_data, button_pressed, BIT(button.pin));
	gpio_add_callback(button.port, &button_cb_data);
	printk("Set up button at %s pin %d\n", button.port->name, button.pin);
     498:	4c15      	ldr	r4, [pc, #84]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     49a:	220b      	movs	r2, #11
     49c:	6821      	ldr	r1, [r4, #0]
     49e:	4818      	ldr	r0, [pc, #96]	; (500 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18>)
     4a0:	f004 f93e 	bl	4720 <printk>
     4a4:	4620      	mov	r0, r4
     4a6:	f005 f9b9 	bl	581c <z_device_is_ready>

	if (!device_is_ready(led.port)) {
     4aa:	b188      	cbz	r0, 4d0 <main+0x88>
		return;
	}

	ret = gpio_pin_configure_dt(&led, GPIO_OUTPUT_ACTIVE);
     4ac:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     4b0:	4814      	ldr	r0, [pc, #80]	; (504 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x1c>)
     4b2:	f004 f8e3 	bl	467c <gpio_pin_configure_dt>
	if (ret < 0) {
     4b6:	2800      	cmp	r0, #0
     4b8:	db0a      	blt.n	4d0 <main+0x88>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     4ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     4be:	2100      	movs	r1, #0
     4c0:	f003 ff04 	bl	42cc <z_impl_k_sleep>
     4c4:	e7f9      	b.n	4ba <main+0x72>
		printk("Error: button device %s is not ready\n",
     4c6:	4b0a      	ldr	r3, [pc, #40]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     4c8:	6819      	ldr	r1, [r3, #0]
     4ca:	480f      	ldr	r0, [pc, #60]	; (508 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x20>)
     4cc:	f004 f928 	bl	4720 <printk>
	}

	while (1) {
		k_msleep(SLEEP_TIME_MS);
	}
}
     4d0:	bd10      	pop	{r4, pc}
		printk("Error %d: failed to configure %s pin %d\n",
     4d2:	230b      	movs	r3, #11
     4d4:	4a06      	ldr	r2, [pc, #24]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     4d6:	6812      	ldr	r2, [r2, #0]
     4d8:	480c      	ldr	r0, [pc, #48]	; (50c <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x24>)
     4da:	f004 f921 	bl	4720 <printk>
		return;
     4de:	e7f7      	b.n	4d0 <main+0x88>
		printk("Error %d: failed to configure interrupt on %s pin %d\n",
     4e0:	230b      	movs	r3, #11
     4e2:	4a03      	ldr	r2, [pc, #12]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     4e4:	6812      	ldr	r2, [r2, #0]
     4e6:	480a      	ldr	r0, [pc, #40]	; (510 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x28>)
     4e8:	f004 f91a 	bl	4720 <printk>
		return;
     4ec:	e7f0      	b.n	4d0 <main+0x88>
     4ee:	bf00      	nop
     4f0:	00005c60 	.word	0x00005c60
     4f4:	00005f68 	.word	0x00005f68
     4f8:	20000250 	.word	0x20000250
     4fc:	000003dd 	.word	0x000003dd
     500:	00005f4c 	.word	0x00005f4c
     504:	00005f70 	.word	0x00005f70
     508:	00005ec0 	.word	0x00005ec0
     50c:	00005ee8 	.word	0x00005ee8
     510:	00005f14 	.word	0x00005f14

00000514 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
     514:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
     516:	680b      	ldr	r3, [r1, #0]
     518:	3301      	adds	r3, #1
     51a:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     51c:	4b01      	ldr	r3, [pc, #4]	; (524 <char_out+0x10>)
     51e:	681b      	ldr	r3, [r3, #0]
     520:	4798      	blx	r3
}
     522:	bd08      	pop	{r3, pc}
     524:	20000000 	.word	0x20000000

00000528 <__printk_hook_install>:
	_char_out = fn;
     528:	4b01      	ldr	r3, [pc, #4]	; (530 <__printk_hook_install+0x8>)
     52a:	6018      	str	r0, [r3, #0]
}
     52c:	4770      	bx	lr
     52e:	bf00      	nop
     530:	20000000 	.word	0x20000000

00000534 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
     534:	b500      	push	{lr}
     536:	b083      	sub	sp, #12
     538:	4602      	mov	r2, r0
     53a:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     53c:	2100      	movs	r1, #0
     53e:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     540:	a901      	add	r1, sp, #4
     542:	4803      	ldr	r0, [pc, #12]	; (550 <vprintk+0x1c>)
     544:	f000 fa3c 	bl	9c0 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     548:	b003      	add	sp, #12
     54a:	f85d fb04 	ldr.w	pc, [sp], #4
     54e:	bf00      	nop
     550:	00000515 	.word	0x00000515

00000554 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     558:	b083      	sub	sp, #12
     55a:	4604      	mov	r4, r0
     55c:	4608      	mov	r0, r1
     55e:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     560:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     562:	f013 0f08 	tst.w	r3, #8
     566:	d105      	bne.n	574 <process_event+0x20>
     568:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     56c:	2300      	movs	r3, #0
     56e:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     570:	9301      	str	r3, [sp, #4]
}
     572:	e069      	b.n	648 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
     574:	2901      	cmp	r1, #1
     576:	d009      	beq.n	58c <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     578:	f043 0320 	orr.w	r3, r3, #32
     57c:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     57e:	f385 8811 	msr	BASEPRI, r5
     582:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     586:	b003      	add	sp, #12
     588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     58c:	f043 0310 	orr.w	r3, r3, #16
     590:	8323      	strh	r3, [r4, #24]
     592:	e7f4      	b.n	57e <process_event+0x2a>
			evt = process_recheck(mgr);
     594:	4620      	mov	r0, r4
     596:	f004 f8f8 	bl	478a <process_recheck>
     59a:	e057      	b.n	64c <process_event+0xf8>
			res = mgr->last_res;
     59c:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     5a0:	464a      	mov	r2, r9
     5a2:	4669      	mov	r1, sp
     5a4:	4620      	mov	r0, r4
     5a6:	f004 f909 	bl	47bc <process_complete>
		onoff_transition_fn transit = NULL;
     5aa:	2700      	movs	r7, #0
     5ac:	e05a      	b.n	664 <process_event+0x110>
			transit = mgr->transitions->start;
     5ae:	6923      	ldr	r3, [r4, #16]
     5b0:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
     5b2:	2106      	movs	r1, #6
     5b4:	4620      	mov	r0, r4
     5b6:	f004 f8c1 	bl	473c <set_state>
		res = 0;
     5ba:	f04f 0900 	mov.w	r9, #0
     5be:	e051      	b.n	664 <process_event+0x110>
			transit = mgr->transitions->stop;
     5c0:	6923      	ldr	r3, [r4, #16]
     5c2:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     5c4:	2104      	movs	r1, #4
     5c6:	4620      	mov	r0, r4
     5c8:	f004 f8b8 	bl	473c <set_state>
		res = 0;
     5cc:	f04f 0900 	mov.w	r9, #0
     5d0:	e048      	b.n	664 <process_event+0x110>
			transit = mgr->transitions->reset;
     5d2:	6923      	ldr	r3, [r4, #16]
     5d4:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     5d6:	2105      	movs	r1, #5
     5d8:	4620      	mov	r0, r4
     5da:	f004 f8af 	bl	473c <set_state>
		res = 0;
     5de:	f04f 0900 	mov.w	r9, #0
     5e2:	e03f      	b.n	664 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
     5e4:	2200      	movs	r2, #0
     5e6:	e046      	b.n	676 <process_event+0x122>
     5e8:	2200      	movs	r2, #0
     5ea:	e044      	b.n	676 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5ec:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     5f0:	8323      	strh	r3, [r4, #24]
     5f2:	f385 8811 	msr	BASEPRI, r5
     5f6:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     5fa:	2900      	cmp	r1, #0
     5fc:	d144      	bne.n	688 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5fe:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     600:	b12b      	cbz	r3, 60e <process_event+0xba>
				notify_all(mgr, &clients, state, res);
     602:	464b      	mov	r3, r9
     604:	4642      	mov	r2, r8
     606:	4669      	mov	r1, sp
     608:	4620      	mov	r0, r4
     60a:	f004 f94e 	bl	48aa <notify_all>
			if (transit != NULL) {
     60e:	b117      	cbz	r7, 616 <process_event+0xc2>
				transit(mgr, transition_complete);
     610:	4925      	ldr	r1, [pc, #148]	; (6a8 <process_event+0x154>)
     612:	4620      	mov	r0, r4
     614:	47b8      	blx	r7
	__asm__ volatile(
     616:	f04f 0320 	mov.w	r3, #32
     61a:	f3ef 8511 	mrs	r5, BASEPRI
     61e:	f383 8812 	msr	BASEPRI_MAX, r3
     622:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     626:	8b23      	ldrh	r3, [r4, #24]
     628:	f023 0308 	bic.w	r3, r3, #8
     62c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     62e:	8b23      	ldrh	r3, [r4, #24]
     630:	f013 0f10 	tst.w	r3, #16
     634:	d02e      	beq.n	694 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     636:	f023 0310 	bic.w	r3, r3, #16
     63a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     63c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     63e:	8b26      	ldrh	r6, [r4, #24]
     640:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     644:	2800      	cmp	r0, #0
     646:	d09a      	beq.n	57e <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     648:	2802      	cmp	r0, #2
     64a:	d0a3      	beq.n	594 <process_event+0x40>
		if (evt == EVT_NOP) {
     64c:	2800      	cmp	r0, #0
     64e:	d096      	beq.n	57e <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     650:	2801      	cmp	r0, #1
     652:	d0a3      	beq.n	59c <process_event+0x48>
		} else if (evt == EVT_START) {
     654:	2803      	cmp	r0, #3
     656:	d0aa      	beq.n	5ae <process_event+0x5a>
		} else if (evt == EVT_STOP) {
     658:	2804      	cmp	r0, #4
     65a:	d0b1      	beq.n	5c0 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
     65c:	2805      	cmp	r0, #5
     65e:	d0b8      	beq.n	5d2 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
     660:	2700      	movs	r7, #0
		res = 0;
     662:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     664:	8b23      	ldrh	r3, [r4, #24]
     666:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     66a:	45b0      	cmp	r8, r6
     66c:	d0ba      	beq.n	5e4 <process_event+0x90>
     66e:	68a2      	ldr	r2, [r4, #8]
     670:	2a00      	cmp	r2, #0
     672:	d0b9      	beq.n	5e8 <process_event+0x94>
     674:	2201      	movs	r2, #1
		if (do_monitors
     676:	4611      	mov	r1, r2
     678:	2a00      	cmp	r2, #0
     67a:	d1b7      	bne.n	5ec <process_event+0x98>
     67c:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     67e:	2a00      	cmp	r2, #0
     680:	d1b4      	bne.n	5ec <process_event+0x98>
		    || (transit != NULL)) {
     682:	2f00      	cmp	r7, #0
     684:	d1b2      	bne.n	5ec <process_event+0x98>
     686:	e7d2      	b.n	62e <process_event+0xda>
				notify_monitors(mgr, state, res);
     688:	464a      	mov	r2, r9
     68a:	4641      	mov	r1, r8
     68c:	4620      	mov	r0, r4
     68e:	f004 f85d 	bl	474c <notify_monitors>
     692:	e7b4      	b.n	5fe <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     694:	f013 0f20 	tst.w	r3, #32
     698:	d004      	beq.n	6a4 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     69a:	f023 0320 	bic.w	r3, r3, #32
     69e:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     6a0:	2002      	movs	r0, #2
     6a2:	e7cc      	b.n	63e <process_event+0xea>
		evt = EVT_NOP;
     6a4:	2000      	movs	r0, #0
     6a6:	e7ca      	b.n	63e <process_event+0xea>
     6a8:	000048d9 	.word	0x000048d9

000006ac <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
     6ac:	b570      	push	{r4, r5, r6, lr}
     6ae:	b082      	sub	sp, #8
     6b0:	4604      	mov	r4, r0
	*conv = (struct conversion) {
     6b2:	2300      	movs	r3, #0
     6b4:	6003      	str	r3, [r0, #0]
     6b6:	6043      	str	r3, [r0, #4]
     6b8:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
     6ba:	784b      	ldrb	r3, [r1, #1]
     6bc:	2b25      	cmp	r3, #37	; 0x25
     6be:	d002      	beq.n	6c6 <extract_conversion+0x1a>
     6c0:	1c4e      	adds	r6, r1, #1
	bool loop = true;
     6c2:	2501      	movs	r5, #1
     6c4:	e01f      	b.n	706 <extract_conversion+0x5a>
		conv->specifier = *sp++;
     6c6:	1c88      	adds	r0, r1, #2
     6c8:	70e3      	strb	r3, [r4, #3]
		return sp;
     6ca:	e145      	b.n	958 <CONFIG_ISR_STACK_SIZE+0x158>
			conv->flag_dash = true;
     6cc:	7823      	ldrb	r3, [r4, #0]
     6ce:	f043 0304 	orr.w	r3, r3, #4
     6d2:	7023      	strb	r3, [r4, #0]
		if (loop) {
     6d4:	b1b5      	cbz	r5, 704 <extract_conversion+0x58>
			++sp;
     6d6:	3601      	adds	r6, #1
     6d8:	e014      	b.n	704 <extract_conversion+0x58>
			conv->flag_plus = true;
     6da:	7823      	ldrb	r3, [r4, #0]
     6dc:	f043 0308 	orr.w	r3, r3, #8
     6e0:	7023      	strb	r3, [r4, #0]
			break;
     6e2:	e7f7      	b.n	6d4 <extract_conversion+0x28>
			conv->flag_space = true;
     6e4:	7823      	ldrb	r3, [r4, #0]
     6e6:	f043 0310 	orr.w	r3, r3, #16
     6ea:	7023      	strb	r3, [r4, #0]
			break;
     6ec:	e7f2      	b.n	6d4 <extract_conversion+0x28>
			conv->flag_hash = true;
     6ee:	7823      	ldrb	r3, [r4, #0]
     6f0:	f043 0320 	orr.w	r3, r3, #32
     6f4:	7023      	strb	r3, [r4, #0]
			break;
     6f6:	e7ed      	b.n	6d4 <extract_conversion+0x28>
			conv->flag_zero = true;
     6f8:	7823      	ldrb	r3, [r4, #0]
     6fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     6fe:	7023      	strb	r3, [r4, #0]
			break;
     700:	e7e8      	b.n	6d4 <extract_conversion+0x28>
		switch (*sp) {
     702:	2500      	movs	r5, #0
	} while (loop);
     704:	b345      	cbz	r5, 758 <extract_conversion+0xac>
		switch (*sp) {
     706:	7833      	ldrb	r3, [r6, #0]
     708:	3b20      	subs	r3, #32
     70a:	2b10      	cmp	r3, #16
     70c:	d8f9      	bhi.n	702 <extract_conversion+0x56>
     70e:	a201      	add	r2, pc, #4	; (adr r2, 714 <extract_conversion+0x68>)
     710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     714:	000006e5 	.word	0x000006e5
     718:	00000703 	.word	0x00000703
     71c:	00000703 	.word	0x00000703
     720:	000006ef 	.word	0x000006ef
     724:	00000703 	.word	0x00000703
     728:	00000703 	.word	0x00000703
     72c:	00000703 	.word	0x00000703
     730:	00000703 	.word	0x00000703
     734:	00000703 	.word	0x00000703
     738:	00000703 	.word	0x00000703
     73c:	00000703 	.word	0x00000703
     740:	000006db 	.word	0x000006db
     744:	00000703 	.word	0x00000703
     748:	000006cd 	.word	0x000006cd
     74c:	00000703 	.word	0x00000703
     750:	00000703 	.word	0x00000703
     754:	000006f9 	.word	0x000006f9
	if (conv->flag_zero && conv->flag_dash) {
     758:	7823      	ldrb	r3, [r4, #0]
     75a:	f003 0344 	and.w	r3, r3, #68	; 0x44
     75e:	2b44      	cmp	r3, #68	; 0x44
     760:	d05f      	beq.n	822 <CONFIG_ISR_STACK_SIZE+0x22>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
     762:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
     764:	7823      	ldrb	r3, [r4, #0]
     766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     76a:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
     76c:	7833      	ldrb	r3, [r6, #0]
     76e:	2b2a      	cmp	r3, #42	; 0x2a
     770:	d05c      	beq.n	82c <CONFIG_ISR_STACK_SIZE+0x2c>
	size_t width = extract_decimal(&sp);
     772:	a801      	add	r0, sp, #4
     774:	f004 f941 	bl	49fa <extract_decimal>
	if (sp != wp) {
     778:	9b01      	ldr	r3, [sp, #4]
     77a:	429e      	cmp	r6, r3
     77c:	d00f      	beq.n	79e <extract_conversion+0xf2>
		conv->width_present = true;
     77e:	7823      	ldrb	r3, [r4, #0]
     780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     784:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
     786:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
     788:	b2db      	uxtb	r3, r3
     78a:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
     78e:	2800      	cmp	r0, #0
     790:	db54      	blt.n	83c <CONFIG_ISR_STACK_SIZE+0x3c>
     792:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
     794:	4313      	orrs	r3, r2
     796:	7822      	ldrb	r2, [r4, #0]
     798:	f363 0241 	bfi	r2, r3, #1, #1
     79c:	7022      	strb	r2, [r4, #0]
	return sp;
     79e:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
     7a0:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
     7a2:	781b      	ldrb	r3, [r3, #0]
     7a4:	2b2e      	cmp	r3, #46	; 0x2e
     7a6:	bf14      	ite	ne
     7a8:	2300      	movne	r3, #0
     7aa:	2301      	moveq	r3, #1
     7ac:	7862      	ldrb	r2, [r4, #1]
     7ae:	f363 0241 	bfi	r2, r3, #1, #1
     7b2:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
     7b4:	2b00      	cmp	r3, #0
     7b6:	d043      	beq.n	840 <CONFIG_ISR_STACK_SIZE+0x40>
	++sp;
     7b8:	9b01      	ldr	r3, [sp, #4]
     7ba:	1c5a      	adds	r2, r3, #1
     7bc:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
     7be:	785b      	ldrb	r3, [r3, #1]
     7c0:	2b2a      	cmp	r3, #42	; 0x2a
     7c2:	d03f      	beq.n	844 <CONFIG_ISR_STACK_SIZE+0x44>
	size_t prec = extract_decimal(&sp);
     7c4:	a801      	add	r0, sp, #4
     7c6:	f004 f918 	bl	49fa <extract_decimal>
	conv->prec_value = prec;
     7ca:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
     7cc:	7823      	ldrb	r3, [r4, #0]
     7ce:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
     7d2:	2800      	cmp	r0, #0
     7d4:	db3e      	blt.n	854 <CONFIG_ISR_STACK_SIZE+0x54>
     7d6:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
     7d8:	4313      	orrs	r3, r2
     7da:	7822      	ldrb	r2, [r4, #0]
     7dc:	f363 0241 	bfi	r2, r3, #1, #1
     7e0:	7022      	strb	r2, [r4, #0]
	return sp;
     7e2:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
     7e4:	7803      	ldrb	r3, [r0, #0]
     7e6:	3b4c      	subs	r3, #76	; 0x4c
     7e8:	2b2e      	cmp	r3, #46	; 0x2e
     7ea:	f200 809d 	bhi.w	928 <CONFIG_ISR_STACK_SIZE+0x128>
     7ee:	e8df f003 	tbb	[pc, r3]
     7f2:	9b90      	.short	0x9b90
     7f4:	9b9b9b9b 	.word	0x9b9b9b9b
     7f8:	9b9b9b9b 	.word	0x9b9b9b9b
     7fc:	9b9b9b9b 	.word	0x9b9b9b9b
     800:	9b9b9b9b 	.word	0x9b9b9b9b
     804:	9b9b9b9b 	.word	0x9b9b9b9b
     808:	9b9b9b9b 	.word	0x9b9b9b9b
     80c:	9b339b9b 	.word	0x9b339b9b
     810:	9b459b57 	.word	0x9b459b57
     814:	9b9b9b9b 	.word	0x9b9b9b9b
     818:	9b899b9b 	.word	0x9b899b9b
     81c:	9b9b9b9b 	.word	0x9b9b9b9b
     820:	82          	.byte	0x82
     821:	00          	.byte	0x00
		conv->flag_zero = false;
     822:	7823      	ldrb	r3, [r4, #0]
     824:	f36f 1386 	bfc	r3, #6, #1
     828:	7023      	strb	r3, [r4, #0]
     82a:	e79a      	b.n	762 <extract_conversion+0xb6>
		conv->width_star = true;
     82c:	7863      	ldrb	r3, [r4, #1]
     82e:	f043 0301 	orr.w	r3, r3, #1
     832:	7063      	strb	r3, [r4, #1]
		return ++sp;
     834:	4633      	mov	r3, r6
     836:	3301      	adds	r3, #1
     838:	9301      	str	r3, [sp, #4]
     83a:	e7b1      	b.n	7a0 <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
     83c:	2201      	movs	r2, #1
     83e:	e7a9      	b.n	794 <extract_conversion+0xe8>
		return sp;
     840:	9801      	ldr	r0, [sp, #4]
     842:	e7cf      	b.n	7e4 <extract_conversion+0x138>
		conv->prec_star = true;
     844:	7863      	ldrb	r3, [r4, #1]
     846:	f043 0304 	orr.w	r3, r3, #4
     84a:	7063      	strb	r3, [r4, #1]
		return ++sp;
     84c:	4610      	mov	r0, r2
     84e:	3001      	adds	r0, #1
     850:	9001      	str	r0, [sp, #4]
     852:	e7c7      	b.n	7e4 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
     854:	2201      	movs	r2, #1
     856:	e7bf      	b.n	7d8 <extract_conversion+0x12c>
		if (*++sp == 'h') {
     858:	1c42      	adds	r2, r0, #1
     85a:	7843      	ldrb	r3, [r0, #1]
     85c:	2b68      	cmp	r3, #104	; 0x68
     85e:	d006      	beq.n	86e <CONFIG_ISR_STACK_SIZE+0x6e>
			conv->length_mod = LENGTH_H;
     860:	7863      	ldrb	r3, [r4, #1]
     862:	2102      	movs	r1, #2
     864:	f361 03c6 	bfi	r3, r1, #3, #4
     868:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
     86a:	4610      	mov	r0, r2
     86c:	e01e      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
			conv->length_mod = LENGTH_HH;
     86e:	7863      	ldrb	r3, [r4, #1]
     870:	2201      	movs	r2, #1
     872:	f362 03c6 	bfi	r3, r2, #3, #4
     876:	7063      	strb	r3, [r4, #1]
			++sp;
     878:	3002      	adds	r0, #2
     87a:	e017      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		if (*++sp == 'l') {
     87c:	1c42      	adds	r2, r0, #1
     87e:	7843      	ldrb	r3, [r0, #1]
     880:	2b6c      	cmp	r3, #108	; 0x6c
     882:	d006      	beq.n	892 <CONFIG_ISR_STACK_SIZE+0x92>
			conv->length_mod = LENGTH_L;
     884:	7863      	ldrb	r3, [r4, #1]
     886:	2103      	movs	r1, #3
     888:	f361 03c6 	bfi	r3, r1, #3, #4
     88c:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
     88e:	4610      	mov	r0, r2
     890:	e00c      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
			conv->length_mod = LENGTH_LL;
     892:	7863      	ldrb	r3, [r4, #1]
     894:	2204      	movs	r2, #4
     896:	f362 03c6 	bfi	r3, r2, #3, #4
     89a:	7063      	strb	r3, [r4, #1]
			++sp;
     89c:	3002      	adds	r0, #2
     89e:	e005      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		conv->length_mod = LENGTH_J;
     8a0:	7863      	ldrb	r3, [r4, #1]
     8a2:	2205      	movs	r2, #5
     8a4:	f362 03c6 	bfi	r3, r2, #3, #4
     8a8:	7063      	strb	r3, [r4, #1]
		++sp;
     8aa:	3001      	adds	r0, #1
	conv->specifier = *sp++;
     8ac:	f810 3b01 	ldrb.w	r3, [r0], #1
     8b0:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
     8b2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
     8b6:	2a37      	cmp	r2, #55	; 0x37
     8b8:	d87d      	bhi.n	9b6 <CONFIG_ISR_STACK_SIZE+0x1b6>
     8ba:	e8df f002 	tbb	[pc, r2]
     8be:	7c5e      	.short	0x7c5e
     8c0:	5e5e7c7c 	.word	0x5e5e7c7c
     8c4:	7c7c7c5e 	.word	0x7c7c7c5e
     8c8:	7c7c7c7c 	.word	0x7c7c7c7c
     8cc:	7c7c7c7c 	.word	0x7c7c7c7c
     8d0:	7c7c7c7c 	.word	0x7c7c7c7c
     8d4:	7c7c4f7c 	.word	0x7c7c4f7c
     8d8:	7c7c7c7c 	.word	0x7c7c7c7c
     8dc:	7c5e7c7c 	.word	0x7c5e7c7c
     8e0:	5e5e3a4f 	.word	0x5e5e3a4f
     8e4:	7c3a7c5e 	.word	0x7c3a7c5e
     8e8:	657c7c7c 	.word	0x657c7c7c
     8ec:	7c7c714f 	.word	0x7c7c714f
     8f0:	7c4f7c71 	.word	0x7c4f7c71
     8f4:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
     8f6:	7863      	ldrb	r3, [r4, #1]
     8f8:	2206      	movs	r2, #6
     8fa:	f362 03c6 	bfi	r3, r2, #3, #4
     8fe:	7063      	strb	r3, [r4, #1]
		++sp;
     900:	3001      	adds	r0, #1
		break;
     902:	e7d3      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		conv->length_mod = LENGTH_T;
     904:	7863      	ldrb	r3, [r4, #1]
     906:	2207      	movs	r2, #7
     908:	f362 03c6 	bfi	r3, r2, #3, #4
     90c:	7063      	strb	r3, [r4, #1]
		++sp;
     90e:	3001      	adds	r0, #1
		break;
     910:	e7cc      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		conv->length_mod = LENGTH_UPPER_L;
     912:	7863      	ldrb	r3, [r4, #1]
     914:	2208      	movs	r2, #8
     916:	f362 03c6 	bfi	r3, r2, #3, #4
     91a:	7063      	strb	r3, [r4, #1]
		++sp;
     91c:	3001      	adds	r0, #1
		conv->unsupported = true;
     91e:	7823      	ldrb	r3, [r4, #0]
     920:	f043 0302 	orr.w	r3, r3, #2
     924:	7023      	strb	r3, [r4, #0]
		break;
     926:	e7c1      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		conv->length_mod = LENGTH_NONE;
     928:	7863      	ldrb	r3, [r4, #1]
     92a:	f36f 03c6 	bfc	r3, #3, #4
     92e:	7063      	strb	r3, [r4, #1]
		break;
     930:	e7bc      	b.n	8ac <CONFIG_ISR_STACK_SIZE+0xac>
		conv->specifier_cat = SPECIFIER_SINT;
     932:	78a2      	ldrb	r2, [r4, #2]
     934:	2101      	movs	r1, #1
     936:	f361 0202 	bfi	r2, r1, #0, #3
     93a:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     93c:	7862      	ldrb	r2, [r4, #1]
     93e:	f002 0278 	and.w	r2, r2, #120	; 0x78
     942:	2a40      	cmp	r2, #64	; 0x40
     944:	d010      	beq.n	968 <CONFIG_ISR_STACK_SIZE+0x168>
		if (conv->specifier == 'c') {
     946:	2b63      	cmp	r3, #99	; 0x63
     948:	d013      	beq.n	972 <CONFIG_ISR_STACK_SIZE+0x172>
	conv->unsupported |= unsupported;
     94a:	7823      	ldrb	r3, [r4, #0]
     94c:	f3c3 0240 	ubfx	r2, r3, #1, #1
     950:	4315      	orrs	r5, r2
     952:	f365 0341 	bfi	r3, r5, #1, #1
     956:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
     958:	b002      	add	sp, #8
     95a:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
     95c:	78a2      	ldrb	r2, [r4, #2]
     95e:	2102      	movs	r1, #2
     960:	f361 0202 	bfi	r2, r1, #0, #3
     964:	70a2      	strb	r2, [r4, #2]
     966:	e7e9      	b.n	93c <CONFIG_ISR_STACK_SIZE+0x13c>
			conv->invalid = true;
     968:	7821      	ldrb	r1, [r4, #0]
     96a:	f041 0101 	orr.w	r1, r1, #1
     96e:	7021      	strb	r1, [r4, #0]
     970:	e7e9      	b.n	946 <CONFIG_ISR_STACK_SIZE+0x146>
			unsupported = (conv->length_mod != LENGTH_NONE);
     972:	1e15      	subs	r5, r2, #0
     974:	bf18      	it	ne
     976:	2501      	movne	r5, #1
     978:	e7e7      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
		conv->specifier_cat = SPECIFIER_FP;
     97a:	78a3      	ldrb	r3, [r4, #2]
     97c:	2204      	movs	r2, #4
     97e:	f362 0302 	bfi	r3, r2, #0, #3
     982:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
     984:	2501      	movs	r5, #1
			break;
     986:	e7e0      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
		conv->specifier_cat = SPECIFIER_PTR;
     988:	78a3      	ldrb	r3, [r4, #2]
     98a:	2203      	movs	r2, #3
     98c:	f362 0302 	bfi	r3, r2, #0, #3
     990:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     992:	7863      	ldrb	r3, [r4, #1]
     994:	f003 0378 	and.w	r3, r3, #120	; 0x78
     998:	2b40      	cmp	r3, #64	; 0x40
     99a:	d1d6      	bne.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
			unsupported = true;
     99c:	2501      	movs	r5, #1
     99e:	e7d4      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
		conv->specifier_cat = SPECIFIER_PTR;
     9a0:	78a3      	ldrb	r3, [r4, #2]
     9a2:	2203      	movs	r2, #3
     9a4:	f362 0302 	bfi	r3, r2, #0, #3
     9a8:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
     9aa:	7863      	ldrb	r3, [r4, #1]
     9ac:	f013 0f78 	tst.w	r3, #120	; 0x78
     9b0:	d0cb      	beq.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
			unsupported = true;
     9b2:	2501      	movs	r5, #1
     9b4:	e7c9      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>
		conv->invalid = true;
     9b6:	7823      	ldrb	r3, [r4, #0]
     9b8:	f043 0301 	orr.w	r3, r3, #1
     9bc:	7023      	strb	r3, [r4, #0]
		break;
     9be:	e7c4      	b.n	94a <CONFIG_ISR_STACK_SIZE+0x14a>

000009c0 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     9c4:	b091      	sub	sp, #68	; 0x44
     9c6:	4606      	mov	r6, r0
     9c8:	460d      	mov	r5, r1
     9ca:	4691      	mov	r9, r2
     9cc:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     9ce:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     9d0:	f899 0000 	ldrb.w	r0, [r9]
     9d4:	2800      	cmp	r0, #0
     9d6:	f000 82d5 	beq.w	f84 <cbvprintf+0x5c4>
		if (*fp != '%') {
     9da:	2825      	cmp	r0, #37	; 0x25
     9dc:	d008      	beq.n	9f0 <cbvprintf+0x30>
			OUTC(*fp++);
     9de:	f109 0901 	add.w	r9, r9, #1
     9e2:	4629      	mov	r1, r5
     9e4:	47b0      	blx	r6
     9e6:	2800      	cmp	r0, #0
     9e8:	f2c0 82cd 	blt.w	f86 <cbvprintf+0x5c6>
     9ec:	3401      	adds	r4, #1
			continue;
     9ee:	e7ef      	b.n	9d0 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     9f0:	2300      	movs	r3, #0
     9f2:	9304      	str	r3, [sp, #16]
     9f4:	9305      	str	r3, [sp, #20]
     9f6:	9306      	str	r3, [sp, #24]
     9f8:	9307      	str	r3, [sp, #28]
     9fa:	9308      	str	r3, [sp, #32]
     9fc:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     9fe:	4649      	mov	r1, r9
     a00:	a806      	add	r0, sp, #24
     a02:	f7ff fe53 	bl	6ac <extract_conversion>
     a06:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     a08:	f89d 3019 	ldrb.w	r3, [sp, #25]
     a0c:	f013 0f01 	tst.w	r3, #1
     a10:	f000 8097 	beq.w	b42 <cbvprintf+0x182>
			width = va_arg(ap, int);
     a14:	9b03      	ldr	r3, [sp, #12]
     a16:	1d1a      	adds	r2, r3, #4
     a18:	9203      	str	r2, [sp, #12]
     a1a:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     a1c:	2f00      	cmp	r7, #0
     a1e:	f2c0 8088 	blt.w	b32 <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     a22:	f89d 3019 	ldrb.w	r3, [sp, #25]
     a26:	f013 0f04 	tst.w	r3, #4
     a2a:	f000 809c 	beq.w	b66 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
     a2e:	9b03      	ldr	r3, [sp, #12]
     a30:	1d1a      	adds	r2, r3, #4
     a32:	9203      	str	r2, [sp, #12]
     a34:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     a38:	f1ba 0f00 	cmp.w	sl, #0
     a3c:	f2c0 808a 	blt.w	b54 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     a40:	2300      	movs	r3, #0
     a42:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     a44:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     a46:	f89d 301a 	ldrb.w	r3, [sp, #26]
     a4a:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     a4e:	f89d 1019 	ldrb.w	r1, [sp, #25]
     a52:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     a56:	2b01      	cmp	r3, #1
     a58:	f000 808e 	beq.w	b78 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     a5c:	2b02      	cmp	r3, #2
     a5e:	f000 80d3 	beq.w	c08 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     a62:	2b04      	cmp	r3, #4
     a64:	f000 8124 	beq.w	cb0 <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     a68:	2b03      	cmp	r3, #3
     a6a:	f000 813b 	beq.w	ce4 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     a6e:	f89d 8018 	ldrb.w	r8, [sp, #24]
     a72:	f018 0b03 	ands.w	fp, r8, #3
     a76:	f040 813b 	bne.w	cf0 <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     a7a:	f89d 301b 	ldrb.w	r3, [sp, #27]
     a7e:	3b25      	subs	r3, #37	; 0x25
     a80:	2b53      	cmp	r3, #83	; 0x53
     a82:	f200 81e6 	bhi.w	e52 <cbvprintf+0x492>
     a86:	e8df f013 	tbh	[pc, r3, lsl #1]
     a8a:	0140      	.short	0x0140
     a8c:	01e401e4 	.word	0x01e401e4
     a90:	01e401e4 	.word	0x01e401e4
     a94:	01e401e4 	.word	0x01e401e4
     a98:	01e401e4 	.word	0x01e401e4
     a9c:	01e401e4 	.word	0x01e401e4
     aa0:	01e401e4 	.word	0x01e401e4
     aa4:	01e401e4 	.word	0x01e401e4
     aa8:	01e401e4 	.word	0x01e401e4
     aac:	01e401e4 	.word	0x01e401e4
     ab0:	01e401e4 	.word	0x01e401e4
     ab4:	01e401e4 	.word	0x01e401e4
     ab8:	01e401e4 	.word	0x01e401e4
     abc:	01e401e4 	.word	0x01e401e4
     ac0:	01e401e4 	.word	0x01e401e4
     ac4:	01e401e4 	.word	0x01e401e4
     ac8:	01e401e4 	.word	0x01e401e4
     acc:	01e401e4 	.word	0x01e401e4
     ad0:	01e401e4 	.word	0x01e401e4
     ad4:	01e401e4 	.word	0x01e401e4
     ad8:	01e401e4 	.word	0x01e401e4
     adc:	01e401e4 	.word	0x01e401e4
     ae0:	01e401e4 	.word	0x01e401e4
     ae4:	01e401e4 	.word	0x01e401e4
     ae8:	01e401e4 	.word	0x01e401e4
     aec:	01e401e4 	.word	0x01e401e4
     af0:	01e40181 	.word	0x01e40181
     af4:	01e401e4 	.word	0x01e401e4
     af8:	01e401e4 	.word	0x01e401e4
     afc:	01e401e4 	.word	0x01e401e4
     b00:	01e401e4 	.word	0x01e401e4
     b04:	015e01e4 	.word	0x015e01e4
     b08:	01e40167 	.word	0x01e40167
     b0c:	01e401e4 	.word	0x01e401e4
     b10:	016701e4 	.word	0x016701e4
     b14:	01e401e4 	.word	0x01e401e4
     b18:	01e401e4 	.word	0x01e401e4
     b1c:	018101be 	.word	0x018101be
     b20:	01e401a2 	.word	0x01e401a2
     b24:	014d01e4 	.word	0x014d01e4
     b28:	018101e4 	.word	0x018101e4
     b2c:	01e401e4 	.word	0x01e401e4
     b30:	0181      	.short	0x0181
				conv->flag_dash = true;
     b32:	f89d 3018 	ldrb.w	r3, [sp, #24]
     b36:	f043 0304 	orr.w	r3, r3, #4
     b3a:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     b3e:	427f      	negs	r7, r7
     b40:	e76f      	b.n	a22 <cbvprintf+0x62>
		} else if (conv->width_present) {
     b42:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     b46:	2b00      	cmp	r3, #0
     b48:	db02      	blt.n	b50 <cbvprintf+0x190>
		int width = -1;
     b4a:	f04f 37ff 	mov.w	r7, #4294967295
     b4e:	e768      	b.n	a22 <cbvprintf+0x62>
			width = conv->width_value;
     b50:	9f07      	ldr	r7, [sp, #28]
     b52:	e766      	b.n	a22 <cbvprintf+0x62>
				conv->prec_present = false;
     b54:	f89d 3019 	ldrb.w	r3, [sp, #25]
     b58:	f36f 0341 	bfc	r3, #1, #1
     b5c:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     b60:	f04f 3aff 	mov.w	sl, #4294967295
     b64:	e76c      	b.n	a40 <cbvprintf+0x80>
		} else if (conv->prec_present) {
     b66:	f013 0f02 	tst.w	r3, #2
     b6a:	d002      	beq.n	b72 <cbvprintf+0x1b2>
			precision = conv->prec_value;
     b6c:	f8dd a020 	ldr.w	sl, [sp, #32]
     b70:	e766      	b.n	a40 <cbvprintf+0x80>
		int precision = -1;
     b72:	f04f 3aff 	mov.w	sl, #4294967295
     b76:	e763      	b.n	a40 <cbvprintf+0x80>
			switch (length_mod) {
     b78:	1ecb      	subs	r3, r1, #3
     b7a:	2b04      	cmp	r3, #4
     b7c:	d804      	bhi.n	b88 <cbvprintf+0x1c8>
     b7e:	e8df f003 	tbb	[pc, r3]
     b82:	1d0b      	.short	0x1d0b
     b84:	3529      	.short	0x3529
     b86:	35          	.byte	0x35
     b87:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     b88:	9b03      	ldr	r3, [sp, #12]
     b8a:	1d1a      	adds	r2, r3, #4
     b8c:	9203      	str	r2, [sp, #12]
     b8e:	681b      	ldr	r3, [r3, #0]
     b90:	17da      	asrs	r2, r3, #31
     b92:	9304      	str	r3, [sp, #16]
     b94:	9205      	str	r2, [sp, #20]
				break;
     b96:	e006      	b.n	ba6 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
     b98:	9b03      	ldr	r3, [sp, #12]
     b9a:	1d1a      	adds	r2, r3, #4
     b9c:	9203      	str	r2, [sp, #12]
     b9e:	681b      	ldr	r3, [r3, #0]
     ba0:	17da      	asrs	r2, r3, #31
     ba2:	9304      	str	r3, [sp, #16]
     ba4:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     ba6:	2901      	cmp	r1, #1
     ba8:	d028      	beq.n	bfc <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
     baa:	2902      	cmp	r1, #2
     bac:	f47f af5f 	bne.w	a6e <cbvprintf+0xae>
				value->sint = (short)value->sint;
     bb0:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     bb4:	17da      	asrs	r2, r3, #31
     bb6:	9304      	str	r3, [sp, #16]
     bb8:	9205      	str	r2, [sp, #20]
     bba:	e758      	b.n	a6e <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
     bbc:	9b03      	ldr	r3, [sp, #12]
     bbe:	3307      	adds	r3, #7
     bc0:	f023 0307 	bic.w	r3, r3, #7
     bc4:	f103 0208 	add.w	r2, r3, #8
     bc8:	9203      	str	r2, [sp, #12]
     bca:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bce:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     bd2:	e7e8      	b.n	ba6 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
     bd4:	9b03      	ldr	r3, [sp, #12]
     bd6:	3307      	adds	r3, #7
     bd8:	f023 0307 	bic.w	r3, r3, #7
     bdc:	f103 0208 	add.w	r2, r3, #8
     be0:	9203      	str	r2, [sp, #12]
     be2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     be6:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     bea:	e7dc      	b.n	ba6 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     bec:	9b03      	ldr	r3, [sp, #12]
     bee:	1d1a      	adds	r2, r3, #4
     bf0:	9203      	str	r2, [sp, #12]
     bf2:	681b      	ldr	r3, [r3, #0]
     bf4:	17da      	asrs	r2, r3, #31
				value->sint =
     bf6:	9304      	str	r3, [sp, #16]
     bf8:	9205      	str	r2, [sp, #20]
				break;
     bfa:	e7d4      	b.n	ba6 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
     bfc:	f89d 3010 	ldrb.w	r3, [sp, #16]
     c00:	9304      	str	r3, [sp, #16]
     c02:	2300      	movs	r3, #0
     c04:	9305      	str	r3, [sp, #20]
     c06:	e732      	b.n	a6e <cbvprintf+0xae>
			switch (length_mod) {
     c08:	1ecb      	subs	r3, r1, #3
     c0a:	2b04      	cmp	r3, #4
     c0c:	d804      	bhi.n	c18 <cbvprintf+0x258>
     c0e:	e8df f003 	tbb	[pc, r3]
     c12:	1f0b      	.short	0x1f0b
     c14:	4135      	.short	0x4135
     c16:	41          	.byte	0x41
     c17:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     c18:	9b03      	ldr	r3, [sp, #12]
     c1a:	1d1a      	adds	r2, r3, #4
     c1c:	9203      	str	r2, [sp, #12]
     c1e:	681b      	ldr	r3, [r3, #0]
     c20:	9304      	str	r3, [sp, #16]
     c22:	2300      	movs	r3, #0
     c24:	9305      	str	r3, [sp, #20]
				break;
     c26:	e01e      	b.n	c66 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
     c28:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     c2c:	2b63      	cmp	r3, #99	; 0x63
     c2e:	d007      	beq.n	c40 <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
     c30:	9b03      	ldr	r3, [sp, #12]
     c32:	1d1a      	adds	r2, r3, #4
     c34:	9203      	str	r2, [sp, #12]
     c36:	681b      	ldr	r3, [r3, #0]
     c38:	9304      	str	r3, [sp, #16]
     c3a:	2300      	movs	r3, #0
     c3c:	9305      	str	r3, [sp, #20]
     c3e:	e012      	b.n	c66 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
     c40:	9b03      	ldr	r3, [sp, #12]
     c42:	1d1a      	adds	r2, r3, #4
     c44:	9203      	str	r2, [sp, #12]
     c46:	681b      	ldr	r3, [r3, #0]
     c48:	9304      	str	r3, [sp, #16]
     c4a:	2300      	movs	r3, #0
     c4c:	9305      	str	r3, [sp, #20]
     c4e:	e00a      	b.n	c66 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
     c50:	9b03      	ldr	r3, [sp, #12]
     c52:	3307      	adds	r3, #7
     c54:	f023 0307 	bic.w	r3, r3, #7
     c58:	f103 0208 	add.w	r2, r3, #8
     c5c:	9203      	str	r2, [sp, #12]
     c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c62:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     c66:	2901      	cmp	r1, #1
     c68:	d01c      	beq.n	ca4 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
     c6a:	2902      	cmp	r1, #2
     c6c:	f47f aeff 	bne.w	a6e <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
     c70:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     c74:	9304      	str	r3, [sp, #16]
     c76:	2300      	movs	r3, #0
     c78:	9305      	str	r3, [sp, #20]
     c7a:	e6f8      	b.n	a6e <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
     c7c:	9b03      	ldr	r3, [sp, #12]
     c7e:	3307      	adds	r3, #7
     c80:	f023 0307 	bic.w	r3, r3, #7
     c84:	f103 0208 	add.w	r2, r3, #8
     c88:	9203      	str	r2, [sp, #12]
     c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c8e:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     c92:	e7e8      	b.n	c66 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
     c94:	9b03      	ldr	r3, [sp, #12]
     c96:	1d1a      	adds	r2, r3, #4
     c98:	9203      	str	r2, [sp, #12]
     c9a:	681b      	ldr	r3, [r3, #0]
				value->uint =
     c9c:	9304      	str	r3, [sp, #16]
     c9e:	2300      	movs	r3, #0
     ca0:	9305      	str	r3, [sp, #20]
				break;
     ca2:	e7e0      	b.n	c66 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
     ca4:	f89d 3010 	ldrb.w	r3, [sp, #16]
     ca8:	9304      	str	r3, [sp, #16]
     caa:	2300      	movs	r3, #0
     cac:	9305      	str	r3, [sp, #20]
     cae:	e6de      	b.n	a6e <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
     cb0:	2908      	cmp	r1, #8
     cb2:	d00b      	beq.n	ccc <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
     cb4:	9b03      	ldr	r3, [sp, #12]
     cb6:	3307      	adds	r3, #7
     cb8:	f023 0307 	bic.w	r3, r3, #7
     cbc:	f103 0208 	add.w	r2, r3, #8
     cc0:	9203      	str	r2, [sp, #12]
     cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
     cc6:	e9cd 2304 	strd	r2, r3, [sp, #16]
     cca:	e6d0      	b.n	a6e <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
     ccc:	9b03      	ldr	r3, [sp, #12]
     cce:	3307      	adds	r3, #7
     cd0:	f023 0307 	bic.w	r3, r3, #7
     cd4:	f103 0208 	add.w	r2, r3, #8
     cd8:	9203      	str	r2, [sp, #12]
     cda:	e9d3 2300 	ldrd	r2, r3, [r3]
     cde:	e9cd 2304 	strd	r2, r3, [sp, #16]
     ce2:	e6c4      	b.n	a6e <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
     ce4:	9b03      	ldr	r3, [sp, #12]
     ce6:	1d1a      	adds	r2, r3, #4
     ce8:	9203      	str	r2, [sp, #12]
     cea:	681b      	ldr	r3, [r3, #0]
     cec:	9304      	str	r3, [sp, #16]
     cee:	e6be      	b.n	a6e <cbvprintf+0xae>
			OUTS(sp, fp);
     cf0:	9f02      	ldr	r7, [sp, #8]
     cf2:	463b      	mov	r3, r7
     cf4:	464a      	mov	r2, r9
     cf6:	4629      	mov	r1, r5
     cf8:	4630      	mov	r0, r6
     cfa:	f003 fefa 	bl	4af2 <outs>
     cfe:	2800      	cmp	r0, #0
     d00:	f2c0 8141 	blt.w	f86 <cbvprintf+0x5c6>
     d04:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     d06:	46b9      	mov	r9, r7
			continue;
     d08:	e662      	b.n	9d0 <cbvprintf+0x10>
		case '%':
			OUTC('%');
     d0a:	4629      	mov	r1, r5
     d0c:	2025      	movs	r0, #37	; 0x25
     d0e:	47b0      	blx	r6
     d10:	2800      	cmp	r0, #0
     d12:	f2c0 8138 	blt.w	f86 <cbvprintf+0x5c6>
     d16:	3401      	adds	r4, #1
		char sign = 0;
     d18:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     d1a:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     d1e:	f04f 0900 	mov.w	r9, #0
			break;
     d22:	e09b      	b.n	e5c <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
     d24:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     d28:	f1ba 0f00 	cmp.w	sl, #0
     d2c:	db07      	blt.n	d3e <cbvprintf+0x37e>
				len = strnlen(bps, precision);
     d2e:	4651      	mov	r1, sl
     d30:	4648      	mov	r0, r9
     d32:	f003 ffcf 	bl	4cd4 <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     d36:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     d3a:	46d8      	mov	r8, fp
			precision = -1;

			break;
     d3c:	e08e      	b.n	e5c <cbvprintf+0x49c>
				len = strlen(bps);
     d3e:	4648      	mov	r0, r9
     d40:	f003 ffbf 	bl	4cc2 <strlen>
     d44:	e7f7      	b.n	d36 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d46:	9b04      	ldr	r3, [sp, #16]
     d48:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     d4c:	46d8      	mov	r8, fp
			bpe = buf + 1;
     d4e:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     d52:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     d56:	e081      	b.n	e5c <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     d58:	f018 0f08 	tst.w	r8, #8
     d5c:	d105      	bne.n	d6a <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
     d5e:	f018 0810 	ands.w	r8, r8, #16
     d62:	d004      	beq.n	d6e <cbvprintf+0x3ae>
				sign = ' ';
     d64:	f04f 0820 	mov.w	r8, #32
     d68:	e001      	b.n	d6e <cbvprintf+0x3ae>
				sign = '+';
     d6a:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     d6e:	9a04      	ldr	r2, [sp, #16]
     d70:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     d72:	2b00      	cmp	r3, #0
     d74:	db02      	blt.n	d7c <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     d76:	9204      	str	r2, [sp, #16]
     d78:	9305      	str	r3, [sp, #20]
     d7a:	e008      	b.n	d8e <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
     d7c:	4252      	negs	r2, r2
     d7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     d82:	9204      	str	r2, [sp, #16]
     d84:	9305      	str	r3, [sp, #20]
				sign = '-';
     d86:	f04f 082d 	mov.w	r8, #45	; 0x2d
     d8a:	e000      	b.n	d8e <cbvprintf+0x3ce>
		switch (conv->specifier) {
     d8c:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     d8e:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     d92:	9300      	str	r3, [sp, #0]
     d94:	ab0a      	add	r3, sp, #40	; 0x28
     d96:	aa06      	add	r2, sp, #24
     d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     d9c:	f003 fe3f 	bl	4a1e <encode_uint>
     da0:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     da2:	f1ba 0f00 	cmp.w	sl, #0
     da6:	f2c0 8088 	blt.w	eba <cbvprintf+0x4fa>
				size_t len = bpe - bps;
     daa:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     dae:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     db2:	f89d 2018 	ldrb.w	r2, [sp, #24]
     db6:	f36f 1286 	bfc	r2, #6, #1
     dba:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     dbe:	459a      	cmp	sl, r3
     dc0:	d97e      	bls.n	ec0 <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
     dc2:	ebaa 0303 	sub.w	r3, sl, r3
     dc6:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     dc8:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     dcc:	e046      	b.n	e5c <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     dce:	9804      	ldr	r0, [sp, #16]
     dd0:	b928      	cbnz	r0, dde <cbvprintf+0x41e>
		char sign = 0;
     dd2:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     dd4:	f8df a1b4 	ldr.w	sl, [pc, #436]	; f8c <cbvprintf+0x5cc>
			bps = "(nil)";
     dd8:	f1aa 0905 	sub.w	r9, sl, #5
     ddc:	e03e      	b.n	e5c <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     dde:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     de2:	9300      	str	r3, [sp, #0]
     de4:	ab0a      	add	r3, sp, #40	; 0x28
     de6:	aa06      	add	r2, sp, #24
     de8:	2100      	movs	r1, #0
     dea:	f003 fe18 	bl	4a1e <encode_uint>
     dee:	4681      	mov	r9, r0
				conv->altform_0c = true;
     df0:	f89d 301a 	ldrb.w	r3, [sp, #26]
     df4:	f043 0310 	orr.w	r3, r3, #16
     df8:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     dfc:	2378      	movs	r3, #120	; 0x78
     dfe:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     e02:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     e04:	e7cd      	b.n	da2 <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     e06:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
     e08:	f89d 3019 	ldrb.w	r3, [sp, #25]
     e0c:	f3c3 03c3 	ubfx	r3, r3, #3, #4
     e10:	2b07      	cmp	r3, #7
     e12:	d806      	bhi.n	e22 <cbvprintf+0x462>
     e14:	e8df f003 	tbb	[pc, r3]
     e18:	0f0d0b04 	.word	0x0f0d0b04
     e1c:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
     e20:	6014      	str	r4, [r2, #0]
		char sign = 0;
     e22:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     e24:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     e28:	f04f 0900 	mov.w	r9, #0
}
     e2c:	e016      	b.n	e5c <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
     e2e:	7014      	strb	r4, [r2, #0]
		break;
     e30:	e7f7      	b.n	e22 <cbvprintf+0x462>
		*(short *)dp = (short)count;
     e32:	8014      	strh	r4, [r2, #0]
		break;
     e34:	e7f5      	b.n	e22 <cbvprintf+0x462>
		*(long *)dp = (long)count;
     e36:	6014      	str	r4, [r2, #0]
		break;
     e38:	e7f3      	b.n	e22 <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
     e3a:	17e3      	asrs	r3, r4, #31
     e3c:	6014      	str	r4, [r2, #0]
     e3e:	6053      	str	r3, [r2, #4]
		break;
     e40:	e7ef      	b.n	e22 <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
     e42:	17e3      	asrs	r3, r4, #31
     e44:	6014      	str	r4, [r2, #0]
     e46:	6053      	str	r3, [r2, #4]
		break;
     e48:	e7eb      	b.n	e22 <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
     e4a:	6014      	str	r4, [r2, #0]
		break;
     e4c:	e7e9      	b.n	e22 <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     e4e:	6014      	str	r4, [r2, #0]
		break;
     e50:	e7e7      	b.n	e22 <cbvprintf+0x462>
		switch (conv->specifier) {
     e52:	46d8      	mov	r8, fp
     e54:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     e58:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     e5c:	f1b9 0f00 	cmp.w	r9, #0
     e60:	f000 808d 	beq.w	f7e <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     e64:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     e68:	f1b8 0f00 	cmp.w	r8, #0
     e6c:	d000      	beq.n	e70 <cbvprintf+0x4b0>
			nj_len += 1U;
     e6e:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     e70:	f89d 201a 	ldrb.w	r2, [sp, #26]
     e74:	f012 0f10 	tst.w	r2, #16
     e78:	d025      	beq.n	ec6 <cbvprintf+0x506>
			nj_len += 2U;
     e7a:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     e7c:	9907      	ldr	r1, [sp, #28]
     e7e:	440b      	add	r3, r1
		if (conv->pad_fp) {
     e80:	f012 0f40 	tst.w	r2, #64	; 0x40
     e84:	d001      	beq.n	e8a <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
     e86:	9a08      	ldr	r2, [sp, #32]
     e88:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     e8a:	2f00      	cmp	r7, #0
     e8c:	dd31      	ble.n	ef2 <cbvprintf+0x532>
			width -= (int)nj_len;
     e8e:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     e90:	f89d 3018 	ldrb.w	r3, [sp, #24]
     e94:	f013 0f04 	tst.w	r3, #4
     e98:	d12b      	bne.n	ef2 <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     e9a:	f013 0f40 	tst.w	r3, #64	; 0x40
     e9e:	d017      	beq.n	ed0 <cbvprintf+0x510>
					if (sign != 0) {
     ea0:	f1b8 0f00 	cmp.w	r8, #0
     ea4:	d017      	beq.n	ed6 <cbvprintf+0x516>
						OUTC(sign);
     ea6:	4629      	mov	r1, r5
     ea8:	4640      	mov	r0, r8
     eaa:	47b0      	blx	r6
     eac:	2800      	cmp	r0, #0
     eae:	db6a      	blt.n	f86 <cbvprintf+0x5c6>
     eb0:	3401      	adds	r4, #1
						sign = 0;
     eb2:	46d8      	mov	r8, fp
					}
					pad = '0';
     eb4:	f04f 0b30 	mov.w	fp, #48	; 0x30
     eb8:	e00f      	b.n	eda <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
     eba:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     ebe:	e7cd      	b.n	e5c <cbvprintf+0x49c>
     ec0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     ec4:	e7ca      	b.n	e5c <cbvprintf+0x49c>
		} else if (conv->altform_0) {
     ec6:	f012 0f08 	tst.w	r2, #8
     eca:	d0d7      	beq.n	e7c <cbvprintf+0x4bc>
			nj_len += 1U;
     ecc:	3301      	adds	r3, #1
     ece:	e7d5      	b.n	e7c <cbvprintf+0x4bc>
				char pad = ' ';
     ed0:	f04f 0b20 	mov.w	fp, #32
     ed4:	e001      	b.n	eda <cbvprintf+0x51a>
					pad = '0';
     ed6:	f04f 0b30 	mov.w	fp, #48	; 0x30
     eda:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     edc:	1e5f      	subs	r7, r3, #1
     ede:	2b00      	cmp	r3, #0
     ee0:	dd07      	ble.n	ef2 <cbvprintf+0x532>
					OUTC(pad);
     ee2:	4629      	mov	r1, r5
     ee4:	4658      	mov	r0, fp
     ee6:	47b0      	blx	r6
     ee8:	2800      	cmp	r0, #0
     eea:	db4c      	blt.n	f86 <cbvprintf+0x5c6>
     eec:	3401      	adds	r4, #1
				while (width-- > 0) {
     eee:	463b      	mov	r3, r7
     ef0:	e7f4      	b.n	edc <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     ef2:	f1b8 0f00 	cmp.w	r8, #0
     ef6:	d005      	beq.n	f04 <cbvprintf+0x544>
			OUTC(sign);
     ef8:	4629      	mov	r1, r5
     efa:	4640      	mov	r0, r8
     efc:	47b0      	blx	r6
     efe:	2800      	cmp	r0, #0
     f00:	db41      	blt.n	f86 <cbvprintf+0x5c6>
     f02:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     f04:	f89d 301a 	ldrb.w	r3, [sp, #26]
     f08:	f3c3 1200 	ubfx	r2, r3, #4, #1
     f0c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     f10:	4313      	orrs	r3, r2
     f12:	d005      	beq.n	f20 <cbvprintf+0x560>
				OUTC('0');
     f14:	4629      	mov	r1, r5
     f16:	2030      	movs	r0, #48	; 0x30
     f18:	47b0      	blx	r6
     f1a:	2800      	cmp	r0, #0
     f1c:	db33      	blt.n	f86 <cbvprintf+0x5c6>
     f1e:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     f20:	f89d 301a 	ldrb.w	r3, [sp, #26]
     f24:	f013 0f10 	tst.w	r3, #16
     f28:	d006      	beq.n	f38 <cbvprintf+0x578>
				OUTC(conv->specifier);
     f2a:	4629      	mov	r1, r5
     f2c:	f89d 001b 	ldrb.w	r0, [sp, #27]
     f30:	47b0      	blx	r6
     f32:	2800      	cmp	r0, #0
     f34:	db27      	blt.n	f86 <cbvprintf+0x5c6>
     f36:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     f38:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     f3a:	f103 38ff 	add.w	r8, r3, #4294967295
     f3e:	2b00      	cmp	r3, #0
     f40:	dd07      	ble.n	f52 <cbvprintf+0x592>
				OUTC('0');
     f42:	4629      	mov	r1, r5
     f44:	2030      	movs	r0, #48	; 0x30
     f46:	47b0      	blx	r6
     f48:	2800      	cmp	r0, #0
     f4a:	db1c      	blt.n	f86 <cbvprintf+0x5c6>
     f4c:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     f4e:	4643      	mov	r3, r8
     f50:	e7f3      	b.n	f3a <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
     f52:	4653      	mov	r3, sl
     f54:	464a      	mov	r2, r9
     f56:	4629      	mov	r1, r5
     f58:	4630      	mov	r0, r6
     f5a:	f003 fdca 	bl	4af2 <outs>
     f5e:	2800      	cmp	r0, #0
     f60:	db11      	blt.n	f86 <cbvprintf+0x5c6>
     f62:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     f64:	2f00      	cmp	r7, #0
     f66:	dd07      	ble.n	f78 <cbvprintf+0x5b8>
			OUTC(' ');
     f68:	4629      	mov	r1, r5
     f6a:	2020      	movs	r0, #32
     f6c:	47b0      	blx	r6
     f6e:	2800      	cmp	r0, #0
     f70:	db09      	blt.n	f86 <cbvprintf+0x5c6>
     f72:	3401      	adds	r4, #1
			--width;
     f74:	3f01      	subs	r7, #1
     f76:	e7f5      	b.n	f64 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
     f78:	f8dd 9008 	ldr.w	r9, [sp, #8]
     f7c:	e528      	b.n	9d0 <cbvprintf+0x10>
     f7e:	f8dd 9008 	ldr.w	r9, [sp, #8]
     f82:	e525      	b.n	9d0 <cbvprintf+0x10>
		}
	}

	return count;
     f84:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     f86:	b011      	add	sp, #68	; 0x44
     f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f8c:	00005f7d 	.word	0x00005f7d

00000f90 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
     f90:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
     f92:	4b2a      	ldr	r3, [pc, #168]	; (103c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>)
     f94:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f96:	f005 031f 	and.w	r3, r5, #31
     f9a:	2201      	movs	r2, #1
     f9c:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     f9e:	0969      	lsrs	r1, r5, #5
     fa0:	4b27      	ldr	r3, [pc, #156]	; (1040 <CONFIG_FPROTECT_BLOCK_SIZE+0x40>)
     fa2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     fa6:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     fa8:	f3bf 8f5b 	dmb	ish
     fac:	e853 1f00 	ldrex	r1, [r3]
     fb0:	ea01 0400 	and.w	r4, r1, r0
     fb4:	e843 4600 	strex	r6, r4, [r3]
     fb8:	2e00      	cmp	r6, #0
     fba:	d1f7      	bne.n	fac <pm_system_resume+0x1c>
     fbc:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     fc0:	420a      	tst	r2, r1
     fc2:	d100      	bne.n	fc6 <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
     fc4:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
     fc6:	481f      	ldr	r0, [pc, #124]	; (1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>)
     fc8:	eb05 0245 	add.w	r2, r5, r5, lsl #1
     fcc:	0093      	lsls	r3, r2, #2
     fce:	18c1      	adds	r1, r0, r3
	if (pm_state_exit_post_ops != NULL) {
     fd0:	4a1d      	ldr	r2, [pc, #116]	; (1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>)
     fd2:	b172      	cbz	r2, ff2 <pm_system_resume+0x62>
		pm_state_exit_post_ops(info->state, info->substate_id);
     fd4:	7849      	ldrb	r1, [r1, #1]
     fd6:	5cc0      	ldrb	r0, [r0, r3]
     fd8:	f003 fee2 	bl	4da0 <pm_state_exit_post_ops>
     fdc:	f04f 0320 	mov.w	r3, #32
     fe0:	f3ef 8611 	mrs	r6, BASEPRI
     fe4:	f383 8812 	msr	BASEPRI_MAX, r3
     fe8:	f3bf 8f6f 	isb	sy
     fec:	4b17      	ldr	r3, [pc, #92]	; (104c <CONFIG_FPROTECT_BLOCK_SIZE+0x4c>)
     fee:	681c      	ldr	r4, [r3, #0]
     ff0:	e010      	b.n	1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>
	__asm__ volatile(
     ff2:	2300      	movs	r3, #0
     ff4:	f383 8811 	msr	BASEPRI, r3
     ff8:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     ffc:	e7ee      	b.n	fdc <pm_system_resume+0x4c>
			callback(z_cpus_pm_state[_current_cpu->id].state);
     ffe:	4b0f      	ldr	r3, [pc, #60]	; (103c <CONFIG_FPROTECT_BLOCK_SIZE+0x3c>)
    1000:	7d1b      	ldrb	r3, [r3, #20]
    1002:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1006:	0099      	lsls	r1, r3, #2
    1008:	4b0e      	ldr	r3, [pc, #56]	; (1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>)
    100a:	5c58      	ldrb	r0, [r3, r1]
    100c:	4790      	blx	r2
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    100e:	b10c      	cbz	r4, 1014 <CONFIG_FPROTECT_BLOCK_SIZE+0x14>
	return node->next;
    1010:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1012:	b124      	cbz	r4, 101e <CONFIG_FPROTECT_BLOCK_SIZE+0x1e>
    1014:	b11c      	cbz	r4, 101e <CONFIG_FPROTECT_BLOCK_SIZE+0x1e>
			callback = notifier->state_exit;
    1016:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    1018:	2a00      	cmp	r2, #0
    101a:	d1f0      	bne.n	ffe <pm_system_resume+0x6e>
    101c:	e7f7      	b.n	100e <CONFIG_FPROTECT_BLOCK_SIZE+0xe>
	__asm__ volatile(
    101e:	f386 8811 	msr	BASEPRI, r6
    1022:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    1026:	4807      	ldr	r0, [pc, #28]	; (1044 <CONFIG_FPROTECT_BLOCK_SIZE+0x44>)
    1028:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    102c:	00aa      	lsls	r2, r5, #2
    102e:	1881      	adds	r1, r0, r2
    1030:	2300      	movs	r3, #0
    1032:	5083      	str	r3, [r0, r2]
    1034:	604b      	str	r3, [r1, #4]
    1036:	608b      	str	r3, [r1, #8]
}
    1038:	e7c4      	b.n	fc4 <pm_system_resume+0x34>
    103a:	bf00      	nop
    103c:	200007f0 	.word	0x200007f0
    1040:	20000274 	.word	0x20000274
    1044:	20000264 	.word	0x20000264
    1048:	00004da1 	.word	0x00004da1
    104c:	2000025c 	.word	0x2000025c

00001050 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1050:	b570      	push	{r4, r5, r6, lr}
    1052:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    1054:	4b57      	ldr	r3, [pc, #348]	; (11b4 <pm_system_suspend+0x164>)
    1056:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    1058:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    105a:	f3bf 8f5b 	dmb	ish
    105e:	4b56      	ldr	r3, [pc, #344]	; (11b8 <pm_system_suspend+0x168>)
    1060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1064:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    1068:	f005 021f 	and.w	r2, r5, #31
    106c:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    106e:	f013 0f01 	tst.w	r3, #1
    1072:	d015      	beq.n	10a0 <pm_system_suspend+0x50>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    1074:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    1078:	4a50      	ldr	r2, [pc, #320]	; (11bc <pm_system_suspend+0x16c>)
    107a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    107e:	b1f3      	cbz	r3, 10be <pm_system_suspend+0x6e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    1080:	f1b4 3fff 	cmp.w	r4, #4294967295
    1084:	d131      	bne.n	10ea <pm_system_suspend+0x9a>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    1086:	f002 fe4d 	bl	3d24 <k_sched_lock>
	__asm__ volatile(
    108a:	f04f 0320 	mov.w	r3, #32
    108e:	f3ef 8611 	mrs	r6, BASEPRI
    1092:	f383 8812 	msr	BASEPRI_MAX, r3
    1096:	f3bf 8f6f 	isb	sy
	return list->head;
    109a:	4b49      	ldr	r3, [pc, #292]	; (11c0 <pm_system_suspend+0x170>)
    109c:	681c      	ldr	r4, [r3, #0]
    109e:	e045      	b.n	112c <pm_system_suspend+0xdc>
		info = pm_policy_next_state(id, ticks);
    10a0:	4601      	mov	r1, r0
    10a2:	4628      	mov	r0, r5
    10a4:	f000 f8a4 	bl	11f0 <pm_policy_next_state>
		if (info != NULL) {
    10a8:	2800      	cmp	r0, #0
    10aa:	d0e3      	beq.n	1074 <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    10ac:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    10b0:	4a42      	ldr	r2, [pc, #264]	; (11bc <pm_system_suspend+0x16c>)
    10b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    10b6:	c807      	ldmia	r0, {r0, r1, r2}
    10b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    10bc:	e7da      	b.n	1074 <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    10be:	f005 021f 	and.w	r2, r5, #31
    10c2:	2301      	movs	r3, #1
    10c4:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    10c6:	096d      	lsrs	r5, r5, #5
    10c8:	4a3b      	ldr	r2, [pc, #236]	; (11b8 <pm_system_suspend+0x168>)
    10ca:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    10ce:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    10d0:	f3bf 8f5b 	dmb	ish
    10d4:	e855 2f00 	ldrex	r2, [r5]
    10d8:	401a      	ands	r2, r3
    10da:	e845 2100 	strex	r1, r2, [r5]
    10de:	2900      	cmp	r1, #0
    10e0:	d1f8      	bne.n	10d4 <pm_system_suspend+0x84>
    10e2:	f3bf 8f5b 	dmb	ish
		ret = false;
    10e6:	2000      	movs	r0, #0
		goto end;
    10e8:	e062      	b.n	11b0 <pm_system_suspend+0x160>
		     k_us_to_ticks_ceil32(
    10ea:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    10ee:	4a33      	ldr	r2, [pc, #204]	; (11bc <pm_system_suspend+0x16c>)
    10f0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    10f4:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    10f6:	0c41      	lsrs	r1, r0, #17
    10f8:	03c0      	lsls	r0, r0, #15
    10fa:	4b32      	ldr	r3, [pc, #200]	; (11c4 <pm_system_suspend+0x174>)
    10fc:	18c0      	adds	r0, r0, r3
    10fe:	4a32      	ldr	r2, [pc, #200]	; (11c8 <pm_system_suspend+0x178>)
    1100:	f04f 0300 	mov.w	r3, #0
    1104:	f141 0100 	adc.w	r1, r1, #0
    1108:	f7fe fffa 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    110c:	2101      	movs	r1, #1
    110e:	1a20      	subs	r0, r4, r0
    1110:	f004 fd2d 	bl	5b6e <z_set_timeout_expiry>
    1114:	e7b7      	b.n	1086 <pm_system_suspend+0x36>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1116:	4b27      	ldr	r3, [pc, #156]	; (11b4 <pm_system_suspend+0x164>)
    1118:	7d1b      	ldrb	r3, [r3, #20]
    111a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    111e:	4927      	ldr	r1, [pc, #156]	; (11bc <pm_system_suspend+0x16c>)
    1120:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    1124:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    1126:	b10c      	cbz	r4, 112c <pm_system_suspend+0xdc>
	return node->next;
    1128:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    112a:	b124      	cbz	r4, 1136 <pm_system_suspend+0xe6>
    112c:	b11c      	cbz	r4, 1136 <pm_system_suspend+0xe6>
			callback = notifier->state_entry;
    112e:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    1130:	2a00      	cmp	r2, #0
    1132:	d1f0      	bne.n	1116 <pm_system_suspend+0xc6>
    1134:	e7f7      	b.n	1126 <pm_system_suspend+0xd6>
	__asm__ volatile(
    1136:	f386 8811 	msr	BASEPRI, r6
    113a:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    113e:	f005 031f 	and.w	r3, r5, #31
    1142:	2101      	movs	r1, #1
    1144:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    1146:	096b      	lsrs	r3, r5, #5
    1148:	4a20      	ldr	r2, [pc, #128]	; (11cc <pm_system_suspend+0x17c>)
    114a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    114e:	f3bf 8f5b 	dmb	ish
    1152:	e853 2f00 	ldrex	r2, [r3]
    1156:	430a      	orrs	r2, r1
    1158:	e843 2000 	strex	r0, r2, [r3]
    115c:	2800      	cmp	r0, #0
    115e:	d1f8      	bne.n	1152 <pm_system_suspend+0x102>
    1160:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    1164:	4b1a      	ldr	r3, [pc, #104]	; (11d0 <pm_system_suspend+0x180>)
    1166:	b14b      	cbz	r3, 117c <pm_system_suspend+0x12c>
		pm_state_set(info->state, info->substate_id);
    1168:	4b14      	ldr	r3, [pc, #80]	; (11bc <pm_system_suspend+0x16c>)
    116a:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    116e:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    1172:	7849      	ldrb	r1, [r1, #1]
    1174:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    1178:	f003 fe06 	bl	4d88 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    117c:	f7ff ff08 	bl	f90 <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    1180:	f005 031f 	and.w	r3, r5, #31
    1184:	2401      	movs	r4, #1
    1186:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    118a:	096d      	lsrs	r5, r5, #5
    118c:	4a0a      	ldr	r2, [pc, #40]	; (11b8 <pm_system_suspend+0x168>)
    118e:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    1192:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1194:	f3bf 8f5b 	dmb	ish
    1198:	e855 2f00 	ldrex	r2, [r5]
    119c:	401a      	ands	r2, r3
    119e:	e845 2100 	strex	r1, r2, [r5]
    11a2:	2900      	cmp	r1, #0
    11a4:	d1f8      	bne.n	1198 <pm_system_suspend+0x148>
    11a6:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    11aa:	f002 ff7d 	bl	40a8 <k_sched_unlock>
	bool ret = true;
    11ae:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    11b0:	bd70      	pop	{r4, r5, r6, pc}
    11b2:	bf00      	nop
    11b4:	200007f0 	.word	0x200007f0
    11b8:	20000270 	.word	0x20000270
    11bc:	20000264 	.word	0x20000264
    11c0:	2000025c 	.word	0x2000025c
    11c4:	000f423f 	.word	0x000f423f
    11c8:	000f4240 	.word	0x000f4240
    11cc:	20000274 	.word	0x20000274
    11d0:	00004d89 	.word	0x00004d89

000011d4 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    11d4:	f3bf 8f5b 	dmb	ish
    11d8:	4b04      	ldr	r3, [pc, #16]	; (11ec <pm_policy_state_lock_is_active+0x18>)
    11da:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    11de:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    11e2:	3800      	subs	r0, #0
    11e4:	bf18      	it	ne
    11e6:	2001      	movne	r0, #1
    11e8:	4770      	bx	lr
    11ea:	bf00      	nop
    11ec:	20000278 	.word	0x20000278

000011f0 <pm_policy_next_state>:
{
    11f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    11f4:	b082      	sub	sp, #8
    11f6:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    11f8:	a901      	add	r1, sp, #4
    11fa:	f000 f843 	bl	1284 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    11fe:	1e44      	subs	r4, r0, #1
    1200:	b224      	sxth	r4, r4
    1202:	e007      	b.n	1214 <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    1204:	f1b6 3fff 	cmp.w	r6, #4294967295
    1208:	d032      	beq.n	1270 <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    120a:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    120c:	42b0      	cmp	r0, r6
    120e:	d92f      	bls.n	1270 <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1210:	3c01      	subs	r4, #1
    1212:	b224      	sxth	r4, r4
    1214:	2c00      	cmp	r4, #0
    1216:	db2a      	blt.n	126e <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    1218:	9b01      	ldr	r3, [sp, #4]
    121a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    121e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    1222:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    1226:	f7ff ffd5 	bl	11d4 <pm_policy_state_lock_is_active>
    122a:	2800      	cmp	r0, #0
    122c:	d1f0      	bne.n	1210 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    122e:	6868      	ldr	r0, [r5, #4]
    1230:	0c41      	lsrs	r1, r0, #17
    1232:	03c0      	lsls	r0, r0, #15
    1234:	4f10      	ldr	r7, [pc, #64]	; (1278 <pm_policy_next_state+0x88>)
    1236:	19c0      	adds	r0, r0, r7
    1238:	4a10      	ldr	r2, [pc, #64]	; (127c <pm_policy_next_state+0x8c>)
    123a:	f04f 0300 	mov.w	r3, #0
    123e:	f141 0100 	adc.w	r1, r1, #0
    1242:	f7fe ff5d 	bl	100 <__aeabi_uldivmod>
    1246:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    1248:	68ab      	ldr	r3, [r5, #8]
    124a:	0c59      	lsrs	r1, r3, #17
    124c:	03db      	lsls	r3, r3, #15
    124e:	19d8      	adds	r0, r3, r7
    1250:	4a0a      	ldr	r2, [pc, #40]	; (127c <pm_policy_next_state+0x8c>)
    1252:	f04f 0300 	mov.w	r3, #0
    1256:	f141 0100 	adc.w	r1, r1, #0
    125a:	f7fe ff51 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    125e:	4b08      	ldr	r3, [pc, #32]	; (1280 <pm_policy_next_state+0x90>)
    1260:	681b      	ldr	r3, [r3, #0]
    1262:	f1b3 3fff 	cmp.w	r3, #4294967295
    1266:	d0cd      	beq.n	1204 <pm_policy_next_state+0x14>
    1268:	4283      	cmp	r3, r0
    126a:	d8cb      	bhi.n	1204 <pm_policy_next_state+0x14>
    126c:	e7d0      	b.n	1210 <pm_policy_next_state+0x20>
	return NULL;
    126e:	2500      	movs	r5, #0
}
    1270:	4628      	mov	r0, r5
    1272:	b002      	add	sp, #8
    1274:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1278:	000f423f 	.word	0x000f423f
    127c:	000f4240 	.word	0x000f4240
    1280:	20000004 	.word	0x20000004

00001284 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    1284:	b908      	cbnz	r0, 128a <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    1286:	4b02      	ldr	r3, [pc, #8]	; (1290 <pm_state_cpu_get_all+0xc>)
    1288:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    128a:	2000      	movs	r0, #0
    128c:	4770      	bx	lr
    128e:	bf00      	nop
    1290:	00005f80 	.word	0x00005f80

00001294 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1294:	4901      	ldr	r1, [pc, #4]	; (129c <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1296:	2210      	movs	r2, #16
	str	r2, [r1]
    1298:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    129a:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    129c:	e000ed10 	.word	0xe000ed10

000012a0 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    12a0:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    12a2:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    12a4:	f380 8811 	msr	BASEPRI, r0
	isb
    12a8:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    12ac:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    12b0:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    12b2:	b662      	cpsie	i
	isb
    12b4:	f3bf 8f6f 	isb	sy

	bx	lr
    12b8:	4770      	bx	lr
    12ba:	bf00      	nop

000012bc <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    12bc:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    12be:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    12c0:	f381 8811 	msr	BASEPRI, r1

	wfe
    12c4:	bf20      	wfe

	msr	BASEPRI, r0
    12c6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    12ca:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    12cc:	4770      	bx	lr
    12ce:	bf00      	nop

000012d0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    12d0:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    12d2:	2800      	cmp	r0, #0
    12d4:	db07      	blt.n	12e6 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    12d6:	f000 021f 	and.w	r2, r0, #31
    12da:	0940      	lsrs	r0, r0, #5
    12dc:	2301      	movs	r3, #1
    12de:	4093      	lsls	r3, r2
    12e0:	4a01      	ldr	r2, [pc, #4]	; (12e8 <arch_irq_enable+0x18>)
    12e2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    12e6:	4770      	bx	lr
    12e8:	e000e100 	.word	0xe000e100

000012ec <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    12ec:	0942      	lsrs	r2, r0, #5
    12ee:	4b05      	ldr	r3, [pc, #20]	; (1304 <arch_irq_is_enabled+0x18>)
    12f0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    12f4:	f000 001f 	and.w	r0, r0, #31
    12f8:	2301      	movs	r3, #1
    12fa:	fa03 f000 	lsl.w	r0, r3, r0
}
    12fe:	4010      	ands	r0, r2
    1300:	4770      	bx	lr
    1302:	bf00      	nop
    1304:	e000e100 	.word	0xe000e100

00001308 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    1308:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    130a:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    130c:	2800      	cmp	r0, #0
    130e:	db08      	blt.n	1322 <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1310:	0149      	lsls	r1, r1, #5
    1312:	b2c9      	uxtb	r1, r1
    1314:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    1318:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    131c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    1320:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1322:	f000 000f 	and.w	r0, r0, #15
    1326:	0149      	lsls	r1, r1, #5
    1328:	b2c9      	uxtb	r1, r1
    132a:	4b01      	ldr	r3, [pc, #4]	; (1330 <z_arm_irq_priority_set+0x28>)
    132c:	5419      	strb	r1, [r3, r0]
}
    132e:	4770      	bx	lr
    1330:	e000ed14 	.word	0xe000ed14

00001334 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    1334:	bf30      	wfi
    b z_SysNmiOnReset
    1336:	f7ff bffd 	b.w	1334 <z_SysNmiOnReset>
    133a:	bf00      	nop

0000133c <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    133c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    133e:	4b0b      	ldr	r3, [pc, #44]	; (136c <z_arm_prep_c+0x30>)
    1340:	4a0b      	ldr	r2, [pc, #44]	; (1370 <z_arm_prep_c+0x34>)
    1342:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1346:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1348:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    134c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1350:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1354:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1358:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    135c:	f002 fa80 	bl	3860 <z_bss_zero>
	z_data_copy();
    1360:	f003 f80e 	bl	4380 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1364:	f000 fa12 	bl	178c <z_arm_interrupt_init>
	z_cstart();
    1368:	f002 fad8 	bl	391c <z_cstart>
    136c:	e000ed00 	.word	0xe000ed00
    1370:	00000000 	.word	0x00000000

00001374 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1374:	4a0a      	ldr	r2, [pc, #40]	; (13a0 <arch_swap+0x2c>)
    1376:	6893      	ldr	r3, [r2, #8]
    1378:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    137c:	4909      	ldr	r1, [pc, #36]	; (13a4 <arch_swap+0x30>)
    137e:	6809      	ldr	r1, [r1, #0]
    1380:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1384:	4908      	ldr	r1, [pc, #32]	; (13a8 <arch_swap+0x34>)
    1386:	684b      	ldr	r3, [r1, #4]
    1388:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    138c:	604b      	str	r3, [r1, #4]
    138e:	2300      	movs	r3, #0
    1390:	f383 8811 	msr	BASEPRI, r3
    1394:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1398:	6893      	ldr	r3, [r2, #8]
}
    139a:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    139e:	4770      	bx	lr
    13a0:	200007f0 	.word	0x200007f0
    13a4:	000060fc 	.word	0x000060fc
    13a8:	e000ed00 	.word	0xe000ed00

000013ac <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    13ac:	4913      	ldr	r1, [pc, #76]	; (13fc <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    13ae:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    13b0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    13b4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    13b6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    13ba:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    13be:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    13c0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    13c4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    13c8:	4f0d      	ldr	r7, [pc, #52]	; (1400 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    13ca:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    13ce:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    13d0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    13d2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    13d4:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    13d8:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    13da:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    13de:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    13e2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    13e4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    13e6:	f000 fa7b 	bl	18e0 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    13ea:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    13ee:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    13f2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    13f6:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    13fa:	4770      	bx	lr
    ldr r1, =_kernel
    13fc:	200007f0 	.word	0x200007f0
    ldr v4, =_SCS_ICSR
    1400:	e000ed04 	.word	0xe000ed04

00001404 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1404:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1408:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    140a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    140e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1412:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1414:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1418:	2902      	cmp	r1, #2
    beq _oops
    141a:	d0ff      	beq.n	141c <_oops>

0000141c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    141c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    141e:	f003 fb87 	bl	4b30 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1422:	bd01      	pop	{r0, pc}

00001424 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    1424:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    1426:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    142a:	490e      	ldr	r1, [pc, #56]	; (1464 <arch_new_thread+0x40>)
    142c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    1430:	f021 0101 	bic.w	r1, r1, #1
    1434:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    1438:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    143c:	9b01      	ldr	r3, [sp, #4]
    143e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    1442:	9b02      	ldr	r3, [sp, #8]
    1444:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1448:	9b03      	ldr	r3, [sp, #12]
    144a:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    144e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1452:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    1456:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1458:	2300      	movs	r3, #0
    145a:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    145e:	bc10      	pop	{r4}
    1460:	4770      	bx	lr
    1462:	bf00      	nop
    1464:	000049e7 	.word	0x000049e7

00001468 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1468:	4b12      	ldr	r3, [pc, #72]	; (14b4 <z_check_thread_stack_fail+0x4c>)
    146a:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    146c:	b302      	cbz	r2, 14b0 <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    146e:	f110 0f16 	cmn.w	r0, #22
    1472:	d011      	beq.n	1498 <z_check_thread_stack_fail+0x30>
    1474:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    1478:	f1a3 0c20 	sub.w	ip, r3, #32
    147c:	4584      	cmp	ip, r0
    147e:	d805      	bhi.n	148c <z_check_thread_stack_fail+0x24>
    1480:	4283      	cmp	r3, r0
    1482:	d905      	bls.n	1490 <z_check_thread_stack_fail+0x28>
    1484:	428b      	cmp	r3, r1
    1486:	d805      	bhi.n	1494 <z_check_thread_stack_fail+0x2c>
    1488:	2100      	movs	r1, #0
    148a:	e00b      	b.n	14a4 <z_check_thread_stack_fail+0x3c>
    148c:	2100      	movs	r1, #0
    148e:	e009      	b.n	14a4 <z_check_thread_stack_fail+0x3c>
    1490:	2100      	movs	r1, #0
    1492:	e007      	b.n	14a4 <z_check_thread_stack_fail+0x3c>
    1494:	2101      	movs	r1, #1
    1496:	e005      	b.n	14a4 <z_check_thread_stack_fail+0x3c>
    1498:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    149c:	428b      	cmp	r3, r1
    149e:	bf94      	ite	ls
    14a0:	2100      	movls	r1, #0
    14a2:	2101      	movhi	r1, #1
    14a4:	b909      	cbnz	r1, 14aa <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    14a6:	2000      	movs	r0, #0
}
    14a8:	4770      	bx	lr
		return thread->stack_info.start;
    14aa:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    14ae:	4770      	bx	lr
		return 0;
    14b0:	2000      	movs	r0, #0
    14b2:	4770      	bx	lr
    14b4:	200007f0 	.word	0x200007f0

000014b8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    14b8:	b508      	push	{r3, lr}
    14ba:	460d      	mov	r5, r1
    14bc:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    14be:	4b08      	ldr	r3, [pc, #32]	; (14e0 <arch_switch_to_main_thread+0x28>)
    14c0:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    14c2:	f000 fa0d 	bl	18e0 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    14c6:	4620      	mov	r0, r4
    14c8:	f385 8809 	msr	PSP, r5
    14cc:	2100      	movs	r1, #0
    14ce:	b663      	cpsie	if
    14d0:	f381 8811 	msr	BASEPRI, r1
    14d4:	f3bf 8f6f 	isb	sy
    14d8:	2200      	movs	r2, #0
    14da:	2300      	movs	r3, #0
    14dc:	f003 fa83 	bl	49e6 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    14e0:	200007f0 	.word	0x200007f0

000014e4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    14e4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    14e6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    14e8:	4a0b      	ldr	r2, [pc, #44]	; (1518 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    14ea:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    14ec:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    14ee:	bf1e      	ittt	ne
	movne	r1, #0
    14f0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    14f2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    14f4:	f004 f9e8 	blne	58c8 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    14f8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    14fa:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    14fe:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    1502:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    1506:	4905      	ldr	r1, [pc, #20]	; (151c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    1508:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    150a:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    150c:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    150e:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1512:	4903      	ldr	r1, [pc, #12]	; (1520 <_isr_wrapper+0x3c>)
	bx r1
    1514:	4708      	bx	r1
    1516:	0000      	.short	0x0000
	ldr r2, =_kernel
    1518:	200007f0 	.word	0x200007f0
	ldr r1, =_sw_isr_table
    151c:	00005ca8 	.word	0x00005ca8
	ldr r1, =z_arm_int_exit
    1520:	00001525 	.word	0x00001525

00001524 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1524:	4b04      	ldr	r3, [pc, #16]	; (1538 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1526:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1528:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    152a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    152c:	d003      	beq.n	1536 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    152e:	4903      	ldr	r1, [pc, #12]	; (153c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1530:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1534:	600a      	str	r2, [r1, #0]

00001536 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1536:	4770      	bx	lr
	ldr r3, =_kernel
    1538:	200007f0 	.word	0x200007f0
	ldr r1, =_SCS_ICSR
    153c:	e000ed04 	.word	0xe000ed04

00001540 <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    1540:	b510      	push	{r4, lr}
    1542:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1544:	4b12      	ldr	r3, [pc, #72]	; (1590 <bus_fault+0x50>)
    1546:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1548:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    154a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    154c:	f413 7f00 	tst.w	r3, #512	; 0x200
    1550:	d00b      	beq.n	156a <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    1552:	4b0f      	ldr	r3, [pc, #60]	; (1590 <bus_fault+0x50>)
    1554:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1558:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    155c:	d005      	beq.n	156a <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    155e:	b121      	cbz	r1, 156a <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    1560:	4a0b      	ldr	r2, [pc, #44]	; (1590 <bus_fault+0x50>)
    1562:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1564:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1568:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    156a:	4b09      	ldr	r3, [pc, #36]	; (1590 <bus_fault+0x50>)
    156c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    156e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1570:	f413 7f80 	tst.w	r3, #256	; 0x100
    1574:	d101      	bne.n	157a <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1576:	4b06      	ldr	r3, [pc, #24]	; (1590 <bus_fault+0x50>)
    1578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    157a:	4a05      	ldr	r2, [pc, #20]	; (1590 <bus_fault+0x50>)
    157c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    157e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    1582:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1584:	2101      	movs	r1, #1
    1586:	f003 fae5 	bl	4b54 <memory_fault_recoverable>
    158a:	7020      	strb	r0, [r4, #0]

	return reason;
}
    158c:	2000      	movs	r0, #0
    158e:	bd10      	pop	{r4, pc}
    1590:	e000ed00 	.word	0xe000ed00

00001594 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1594:	4b07      	ldr	r3, [pc, #28]	; (15b4 <usage_fault+0x20>)
    1596:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1598:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    159a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    159c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    159e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    15a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    15a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15a4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    15a8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    15ac:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    15ae:	2000      	movs	r0, #0
    15b0:	4770      	bx	lr
    15b2:	bf00      	nop
    15b4:	e000ed00 	.word	0xe000ed00

000015b8 <mem_manage_fault>:
{
    15b8:	b570      	push	{r4, r5, r6, lr}
    15ba:	4605      	mov	r5, r0
    15bc:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    15be:	4b25      	ldr	r3, [pc, #148]	; (1654 <mem_manage_fault+0x9c>)
    15c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    15c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    15c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15c6:	f013 0f02 	tst.w	r3, #2
    15ca:	d00c      	beq.n	15e6 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    15cc:	4b21      	ldr	r3, [pc, #132]	; (1654 <mem_manage_fault+0x9c>)
    15ce:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    15d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15d2:	f013 0f80 	tst.w	r3, #128	; 0x80
    15d6:	d02f      	beq.n	1638 <mem_manage_fault+0x80>
			if (from_hard_fault != 0) {
    15d8:	b139      	cbz	r1, 15ea <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    15da:	4a1e      	ldr	r2, [pc, #120]	; (1654 <mem_manage_fault+0x9c>)
    15dc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    15e2:	6293      	str	r3, [r2, #40]	; 0x28
    15e4:	e001      	b.n	15ea <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    15e6:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    15ea:	4b1a      	ldr	r3, [pc, #104]	; (1654 <mem_manage_fault+0x9c>)
    15ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    15ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    15f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    15f2:	f013 0f10 	tst.w	r3, #16
    15f6:	d104      	bne.n	1602 <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    15f8:	4b16      	ldr	r3, [pc, #88]	; (1654 <mem_manage_fault+0x9c>)
    15fa:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    15fc:	f014 0402 	ands.w	r4, r4, #2
    1600:	d004      	beq.n	160c <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    1602:	4b14      	ldr	r3, [pc, #80]	; (1654 <mem_manage_fault+0x9c>)
    1604:	685c      	ldr	r4, [r3, #4]
    1606:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    160a:	d118      	bne.n	163e <mem_manage_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    160c:	4b11      	ldr	r3, [pc, #68]	; (1654 <mem_manage_fault+0x9c>)
    160e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1610:	f013 0f20 	tst.w	r3, #32
    1614:	d004      	beq.n	1620 <mem_manage_fault+0x68>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    1616:	4a0f      	ldr	r2, [pc, #60]	; (1654 <mem_manage_fault+0x9c>)
    1618:	6a53      	ldr	r3, [r2, #36]	; 0x24
    161a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    161e:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1620:	4a0c      	ldr	r2, [pc, #48]	; (1654 <mem_manage_fault+0x9c>)
    1622:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1624:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    1628:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    162a:	2101      	movs	r1, #1
    162c:	4628      	mov	r0, r5
    162e:	f003 fa91 	bl	4b54 <memory_fault_recoverable>
    1632:	7030      	strb	r0, [r6, #0]
}
    1634:	4620      	mov	r0, r4
    1636:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    1638:	f06f 0015 	mvn.w	r0, #21
    163c:	e7d5      	b.n	15ea <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    163e:	4629      	mov	r1, r5
    1640:	f7ff ff12 	bl	1468 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1644:	4604      	mov	r4, r0
    1646:	2800      	cmp	r0, #0
    1648:	d0e0      	beq.n	160c <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    164a:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    164e:	2402      	movs	r4, #2
    1650:	e7dc      	b.n	160c <mem_manage_fault+0x54>
    1652:	bf00      	nop
    1654:	e000ed00 	.word	0xe000ed00

00001658 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    1658:	b508      	push	{r3, lr}
    165a:	4684      	mov	ip, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    165c:	2300      	movs	r3, #0
    165e:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1660:	4b1b      	ldr	r3, [pc, #108]	; (16d0 <hard_fault+0x78>)
    1662:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1664:	f010 0002 	ands.w	r0, r0, #2
    1668:	d12e      	bne.n	16c8 <hard_fault+0x70>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    166a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    166c:	2b00      	cmp	r3, #0
    166e:	db2c      	blt.n	16ca <hard_fault+0x72>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1670:	4b17      	ldr	r3, [pc, #92]	; (16d0 <hard_fault+0x78>)
    1672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1674:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    1678:	d028      	beq.n	16cc <hard_fault+0x74>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    167a:	f8dc 3018 	ldr.w	r3, [ip, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    167e:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    1682:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1686:	429a      	cmp	r2, r3
    1688:	d00f      	beq.n	16aa <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    168a:	4b11      	ldr	r3, [pc, #68]	; (16d0 <hard_fault+0x78>)
    168c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    1690:	b973      	cbnz	r3, 16b0 <hard_fault+0x58>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    1692:	4b0f      	ldr	r3, [pc, #60]	; (16d0 <hard_fault+0x78>)
    1694:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    1698:	b983      	cbnz	r3, 16bc <hard_fault+0x64>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    169a:	4b0d      	ldr	r3, [pc, #52]	; (16d0 <hard_fault+0x78>)
    169c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    169e:	b29b      	uxth	r3, r3
    16a0:	b19b      	cbz	r3, 16ca <hard_fault+0x72>
			reason = usage_fault(esf);
    16a2:	4660      	mov	r0, ip
    16a4:	f7ff ff76 	bl	1594 <usage_fault>
    16a8:	e00f      	b.n	16ca <hard_fault+0x72>
			reason = esf->basic.r0;
    16aa:	f8dc 0000 	ldr.w	r0, [ip]
    16ae:	e00c      	b.n	16ca <hard_fault+0x72>
			reason = mem_manage_fault(esf, 1, recoverable);
    16b0:	460a      	mov	r2, r1
    16b2:	2101      	movs	r1, #1
    16b4:	4660      	mov	r0, ip
    16b6:	f7ff ff7f 	bl	15b8 <mem_manage_fault>
    16ba:	e006      	b.n	16ca <hard_fault+0x72>
			reason = bus_fault(esf, 1, recoverable);
    16bc:	460a      	mov	r2, r1
    16be:	2101      	movs	r1, #1
    16c0:	4660      	mov	r0, ip
    16c2:	f7ff ff3d 	bl	1540 <bus_fault>
    16c6:	e000      	b.n	16ca <hard_fault+0x72>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    16c8:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    16ca:	bd08      	pop	{r3, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    16cc:	4618      	mov	r0, r3
	return reason;
    16ce:	e7fc      	b.n	16ca <hard_fault+0x72>
    16d0:	e000ed00 	.word	0xe000ed00

000016d4 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    16d4:	b570      	push	{r4, r5, r6, lr}
    16d6:	b08a      	sub	sp, #40	; 0x28
    16d8:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    16da:	4b22      	ldr	r3, [pc, #136]	; (1764 <z_arm_fault+0x90>)
    16dc:	6859      	ldr	r1, [r3, #4]
    16de:	f3c1 0108 	ubfx	r1, r1, #0, #9
    16e2:	2300      	movs	r3, #0
    16e4:	f383 8811 	msr	BASEPRI, r3
    16e8:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    16ec:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    16f0:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    16f4:	d115      	bne.n	1722 <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    16f6:	f002 030c 	and.w	r3, r2, #12
    16fa:	2b08      	cmp	r3, #8
    16fc:	d014      	beq.n	1728 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    16fe:	f012 0f08 	tst.w	r2, #8
    1702:	d00b      	beq.n	171c <z_arm_fault+0x48>
	*nested_exc = false;
    1704:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    1706:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    170a:	4620      	mov	r0, r4
    170c:	f003 fa27 	bl	4b5e <fault_handle>
    1710:	4605      	mov	r5, r0
	if (recoverable) {
    1712:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    1716:	b153      	cbz	r3, 172e <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    1718:	b00a      	add	sp, #40	; 0x28
    171a:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    171c:	4604      	mov	r4, r0
			*nested_exc = true;
    171e:	2601      	movs	r6, #1
    1720:	e7f1      	b.n	1706 <z_arm_fault+0x32>
	*nested_exc = false;
    1722:	2600      	movs	r6, #0
		return NULL;
    1724:	4634      	mov	r4, r6
    1726:	e7ee      	b.n	1706 <z_arm_fault+0x32>
	*nested_exc = false;
    1728:	2600      	movs	r6, #0
		return NULL;
    172a:	4634      	mov	r4, r6
    172c:	e7eb      	b.n	1706 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    172e:	2220      	movs	r2, #32
    1730:	4621      	mov	r1, r4
    1732:	a801      	add	r0, sp, #4
    1734:	f003 fad8 	bl	4ce8 <memcpy>
	if (nested_exc) {
    1738:	b14e      	cbz	r6, 174e <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    173a:	9b08      	ldr	r3, [sp, #32]
    173c:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1740:	b95a      	cbnz	r2, 175a <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    1742:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1746:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    174a:	9308      	str	r3, [sp, #32]
    174c:	e005      	b.n	175a <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    174e:	9b08      	ldr	r3, [sp, #32]
    1750:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1754:	f023 0301 	bic.w	r3, r3, #1
    1758:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    175a:	a901      	add	r1, sp, #4
    175c:	4628      	mov	r0, r5
    175e:	f003 f9e3 	bl	4b28 <z_arm_fatal_error>
    1762:	e7d9      	b.n	1718 <z_arm_fault+0x44>
    1764:	e000ed00 	.word	0xe000ed00

00001768 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1768:	4a02      	ldr	r2, [pc, #8]	; (1774 <z_arm_fault_init+0xc>)
    176a:	6953      	ldr	r3, [r2, #20]
    176c:	f043 0310 	orr.w	r3, r3, #16
    1770:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    1772:	4770      	bx	lr
    1774:	e000ed00 	.word	0xe000ed00

00001778 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1778:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    177c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1780:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    1782:	4672      	mov	r2, lr
	bl z_arm_fault
    1784:	f7ff ffa6 	bl	16d4 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1788:	bd01      	pop	{r0, pc}
    178a:	bf00      	nop

0000178c <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    178c:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    178e:	e006      	b.n	179e <z_arm_interrupt_init+0x12>
    1790:	f002 010f 	and.w	r1, r2, #15
    1794:	4b09      	ldr	r3, [pc, #36]	; (17bc <z_arm_interrupt_init+0x30>)
    1796:	440b      	add	r3, r1
    1798:	2120      	movs	r1, #32
    179a:	7619      	strb	r1, [r3, #24]
    179c:	3201      	adds	r2, #1
    179e:	2a2f      	cmp	r2, #47	; 0x2f
    17a0:	dc0a      	bgt.n	17b8 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    17a2:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    17a4:	2b00      	cmp	r3, #0
    17a6:	dbf3      	blt.n	1790 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    17a8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    17ac:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    17b0:	2120      	movs	r1, #32
    17b2:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    17b6:	e7f1      	b.n	179c <z_arm_interrupt_init+0x10>
	}
}
    17b8:	4770      	bx	lr
    17ba:	bf00      	nop
    17bc:	e000ecfc 	.word	0xe000ecfc

000017c0 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    17c0:	2000      	movs	r0, #0
    msr CONTROL, r0
    17c2:	f380 8814 	msr	CONTROL, r0
    isb
    17c6:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    17ca:	f004 fa07 	bl	5bdc <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    17ce:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    17d0:	490d      	ldr	r1, [pc, #52]	; (1808 <__start+0x48>)
    str r0, [r1]
    17d2:	6008      	str	r0, [r1, #0]
    dsb
    17d4:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    17d8:	480c      	ldr	r0, [pc, #48]	; (180c <__start+0x4c>)
    msr msp, r0
    17da:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    17de:	f000 f82d 	bl	183c <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    17e2:	2020      	movs	r0, #32
    msr BASEPRI, r0
    17e4:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    17e8:	4809      	ldr	r0, [pc, #36]	; (1810 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    17ea:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    17ee:	1840      	adds	r0, r0, r1
    msr PSP, r0
    17f0:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    17f4:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    17f8:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    17fa:	4308      	orrs	r0, r1
    msr CONTROL, r0
    17fc:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    1800:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1804:	f7ff fd9a 	bl	133c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    1808:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    180c:	20000c40 	.word	0x20000c40
    ldr r0, =z_interrupt_stacks
    1810:	20000dc0 	.word	0x20000dc0

00001814 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    1814:	4b08      	ldr	r3, [pc, #32]	; (1838 <z_arm_clear_arm_mpu_config+0x24>)
    1816:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    181a:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    181e:	2300      	movs	r3, #0
    1820:	e006      	b.n	1830 <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    1822:	4a05      	ldr	r2, [pc, #20]	; (1838 <z_arm_clear_arm_mpu_config+0x24>)
    1824:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    1828:	2100      	movs	r1, #0
    182a:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    182e:	3301      	adds	r3, #1
    1830:	4283      	cmp	r3, r0
    1832:	dbf6      	blt.n	1822 <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    1834:	4770      	bx	lr
    1836:	bf00      	nop
    1838:	e000ed00 	.word	0xe000ed00

0000183c <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    183c:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    183e:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    1840:	2400      	movs	r4, #0
    1842:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1846:	f7ff ffe5 	bl	1814 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    184a:	4623      	mov	r3, r4
    184c:	e008      	b.n	1860 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    184e:	f103 0120 	add.w	r1, r3, #32
    1852:	4a0e      	ldr	r2, [pc, #56]	; (188c <z_arm_init_arch_hw_at_boot+0x50>)
    1854:	f04f 30ff 	mov.w	r0, #4294967295
    1858:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    185c:	3301      	adds	r3, #1
    185e:	b2db      	uxtb	r3, r3
    1860:	2b07      	cmp	r3, #7
    1862:	d9f4      	bls.n	184e <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1864:	2300      	movs	r3, #0
    1866:	e008      	b.n	187a <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1868:	f103 0160 	add.w	r1, r3, #96	; 0x60
    186c:	4a07      	ldr	r2, [pc, #28]	; (188c <z_arm_init_arch_hw_at_boot+0x50>)
    186e:	f04f 30ff 	mov.w	r0, #4294967295
    1872:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1876:	3301      	adds	r3, #1
    1878:	b2db      	uxtb	r3, r3
    187a:	2b07      	cmp	r3, #7
    187c:	d9f4      	bls.n	1868 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    187e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1880:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1884:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1888:	bd10      	pop	{r4, pc}
    188a:	bf00      	nop
    188c:	e000e100 	.word	0xe000e100

00001890 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    1890:	b508      	push	{r3, lr}
	if (_current == thread) {
    1892:	4b0a      	ldr	r3, [pc, #40]	; (18bc <z_impl_k_thread_abort+0x2c>)
    1894:	689b      	ldr	r3, [r3, #8]
    1896:	4283      	cmp	r3, r0
    1898:	d002      	beq.n	18a0 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    189a:	f002 fd49 	bl	4330 <z_thread_abort>
}
    189e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    18a0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    18a4:	2b00      	cmp	r3, #0
    18a6:	d0f8      	beq.n	189a <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    18a8:	4b05      	ldr	r3, [pc, #20]	; (18c0 <z_impl_k_thread_abort+0x30>)
    18aa:	685a      	ldr	r2, [r3, #4]
    18ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    18b0:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    18b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    18b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    18b8:	625a      	str	r2, [r3, #36]	; 0x24
    18ba:	e7ee      	b.n	189a <z_impl_k_thread_abort+0xa>
    18bc:	200007f0 	.word	0x200007f0
    18c0:	e000ed00 	.word	0xe000ed00

000018c4 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    18c4:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    18c6:	4b03      	ldr	r3, [pc, #12]	; (18d4 <z_arm_configure_static_mpu_regions+0x10>)
    18c8:	4a03      	ldr	r2, [pc, #12]	; (18d8 <z_arm_configure_static_mpu_regions+0x14>)
    18ca:	2101      	movs	r1, #1
    18cc:	4803      	ldr	r0, [pc, #12]	; (18dc <z_arm_configure_static_mpu_regions+0x18>)
    18ce:	f003 f9cc 	bl	4c6a <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    18d2:	bd08      	pop	{r3, pc}
    18d4:	20020000 	.word	0x20020000
    18d8:	20000000 	.word	0x20000000
    18dc:	00005f80 	.word	0x00005f80

000018e0 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    18e0:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    18e2:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    18e6:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    18e8:	4804      	ldr	r0, [pc, #16]	; (18fc <z_arm_configure_dynamic_mpu_regions+0x1c>)
    18ea:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    18ec:	2320      	movs	r3, #32
    18ee:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    18f0:	4b03      	ldr	r3, [pc, #12]	; (1900 <z_arm_configure_dynamic_mpu_regions+0x20>)
    18f2:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    18f4:	2101      	movs	r1, #1
    18f6:	f003 f9bc 	bl	4c72 <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    18fa:	bd08      	pop	{r3, pc}
    18fc:	20000294 	.word	0x20000294
    1900:	150b0000 	.word	0x150b0000

00001904 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1904:	4a08      	ldr	r2, [pc, #32]	; (1928 <region_init+0x24>)
    1906:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    190a:	680b      	ldr	r3, [r1, #0]
    190c:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1910:	4303      	orrs	r3, r0
    1912:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1916:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    191a:	688b      	ldr	r3, [r1, #8]
    191c:	f043 0301 	orr.w	r3, r3, #1
    1920:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    1924:	4770      	bx	lr
    1926:	bf00      	nop
    1928:	e000ed00 	.word	0xe000ed00

0000192c <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    192c:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    192e:	4c03      	ldr	r4, [pc, #12]	; (193c <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1930:	2301      	movs	r3, #1
    1932:	7822      	ldrb	r2, [r4, #0]
    1934:	f003 f971 	bl	4c1a <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1938:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    193a:	bd10      	pop	{r4, pc}
    193c:	2000082c 	.word	0x2000082c

00001940 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1940:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1942:	2300      	movs	r3, #0
    1944:	4a09      	ldr	r2, [pc, #36]	; (196c <mpu_configure_dynamic_mpu_regions+0x2c>)
    1946:	7812      	ldrb	r2, [r2, #0]
    1948:	f003 f967 	bl	4c1a <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    194c:	f110 0f16 	cmn.w	r0, #22
    1950:	d00a      	beq.n	1968 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1952:	4603      	mov	r3, r0
    1954:	e006      	b.n	1964 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    1956:	4a06      	ldr	r2, [pc, #24]	; (1970 <mpu_configure_dynamic_mpu_regions+0x30>)
    1958:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    195c:	2100      	movs	r1, #0
    195e:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    1962:	3301      	adds	r3, #1
    1964:	2b07      	cmp	r3, #7
    1966:	ddf6      	ble.n	1956 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    1968:	bd08      	pop	{r3, pc}
    196a:	bf00      	nop
    196c:	2000082c 	.word	0x2000082c
    1970:	e000ed00 	.word	0xe000ed00

00001974 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1974:	4b04      	ldr	r3, [pc, #16]	; (1988 <arm_core_mpu_enable+0x14>)
    1976:	2205      	movs	r2, #5
    1978:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    197c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1980:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1984:	4770      	bx	lr
    1986:	bf00      	nop
    1988:	e000ed00 	.word	0xe000ed00

0000198c <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    198c:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1990:	4b02      	ldr	r3, [pc, #8]	; (199c <arm_core_mpu_disable+0x10>)
    1992:	2200      	movs	r2, #0
    1994:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1998:	4770      	bx	lr
    199a:	bf00      	nop
    199c:	e000ed00 	.word	0xe000ed00

000019a0 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    19a0:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    19a2:	4b0e      	ldr	r3, [pc, #56]	; (19dc <z_arm_mpu_init+0x3c>)
    19a4:	681d      	ldr	r5, [r3, #0]
    19a6:	2d08      	cmp	r5, #8
    19a8:	d815      	bhi.n	19d6 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    19aa:	f7ff ffef 	bl	198c <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    19ae:	2400      	movs	r4, #0
    19b0:	e009      	b.n	19c6 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    19b2:	4b0a      	ldr	r3, [pc, #40]	; (19dc <z_arm_mpu_init+0x3c>)
    19b4:	6859      	ldr	r1, [r3, #4]
    19b6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    19ba:	0093      	lsls	r3, r2, #2
    19bc:	4419      	add	r1, r3
    19be:	4620      	mov	r0, r4
    19c0:	f7ff ffa0 	bl	1904 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    19c4:	3401      	adds	r4, #1
    19c6:	42a5      	cmp	r5, r4
    19c8:	d8f3      	bhi.n	19b2 <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    19ca:	4b05      	ldr	r3, [pc, #20]	; (19e0 <z_arm_mpu_init+0x40>)
    19cc:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    19ce:	f7ff ffd1 	bl	1974 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    19d2:	2000      	movs	r0, #0
}
    19d4:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    19d6:	f04f 30ff 	mov.w	r0, #4294967295
    19da:	e7fb      	b.n	19d4 <z_arm_mpu_init+0x34>
    19dc:	00005f9c 	.word	0x00005f9c
    19e0:	2000082c 	.word	0x2000082c

000019e4 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    19e4:	4b01      	ldr	r3, [pc, #4]	; (19ec <__stdout_hook_install+0x8>)
    19e6:	6018      	str	r0, [r3, #0]
}
    19e8:	4770      	bx	lr
    19ea:	bf00      	nop
    19ec:	20000008 	.word	0x20000008

000019f0 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    19f0:	f04f 0320 	mov.w	r3, #32
    19f4:	f3ef 8211 	mrs	r2, BASEPRI
    19f8:	f383 8812 	msr	BASEPRI_MAX, r3
    19fc:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1a00:	2301      	movs	r3, #1
    1a02:	4906      	ldr	r1, [pc, #24]	; (1a1c <nordicsemi_nrf52_init+0x2c>)
    1a04:	f8c1 3540 	str.w	r3, [r1, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1a08:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    1a0c:	f8c1 3578 	str.w	r3, [r1, #1400]	; 0x578
	__asm__ volatile(
    1a10:	f382 8811 	msr	BASEPRI, r2
    1a14:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1a18:	2000      	movs	r0, #0
    1a1a:	4770      	bx	lr
    1a1c:	4001e000 	.word	0x4001e000

00001a20 <sys_arch_reboot>:
    *p_gpregret = val;
    1a20:	b2c0      	uxtb	r0, r0
    1a22:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1a26:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1a2a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1a2e:	4905      	ldr	r1, [pc, #20]	; (1a44 <sys_arch_reboot+0x24>)
    1a30:	68ca      	ldr	r2, [r1, #12]
    1a32:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1a36:	4b04      	ldr	r3, [pc, #16]	; (1a48 <sys_arch_reboot+0x28>)
    1a38:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1a3a:	60cb      	str	r3, [r1, #12]
    1a3c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1a40:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1a42:	e7fd      	b.n	1a40 <sys_arch_reboot+0x20>
    1a44:	e000ed00 	.word	0xe000ed00
    1a48:	05fa0004 	.word	0x05fa0004

00001a4c <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1a4c:	b130      	cbz	r0, 1a5c <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    1a4e:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1a50:	0180      	lsls	r0, r0, #6
    1a52:	4b03      	ldr	r3, [pc, #12]	; (1a60 <arch_busy_wait+0x14>)
    1a54:	f043 0301 	orr.w	r3, r3, #1
    1a58:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    1a5a:	bd08      	pop	{r3, pc}
    1a5c:	4770      	bx	lr
    1a5e:	bf00      	nop
    1a60:	00005ea0 	.word	0x00005ea0

00001a64 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1a64:	4800      	ldr	r0, [pc, #0]	; (1a68 <get_hf_flags+0x4>)
    1a66:	4770      	bx	lr
    1a68:	200002f0 	.word	0x200002f0

00001a6c <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1a6c:	4b03      	ldr	r3, [pc, #12]	; (1a7c <get_subsys+0x10>)
    1a6e:	1ac0      	subs	r0, r0, r3
    1a70:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1a72:	4b03      	ldr	r3, [pc, #12]	; (1a80 <get_subsys+0x14>)
    1a74:	fb03 f000 	mul.w	r0, r3, r0
    1a78:	4770      	bx	lr
    1a7a:	bf00      	nop
    1a7c:	200002b0 	.word	0x200002b0
    1a80:	b6db6db7 	.word	0xb6db6db7

00001a84 <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1a84:	b538      	push	{r3, r4, r5, lr}
    1a86:	4605      	mov	r5, r0
    1a88:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1a8a:	f7ff ffef 	bl	1a6c <get_subsys>
    1a8e:	4601      	mov	r1, r0
    1a90:	2240      	movs	r2, #64	; 0x40
    1a92:	4803      	ldr	r0, [pc, #12]	; (1aa0 <onoff_stop+0x1c>)
    1a94:	f003 f9ff 	bl	4e96 <stop>
    1a98:	4601      	mov	r1, r0
	notify(mgr, res);
    1a9a:	4628      	mov	r0, r5
    1a9c:	47a0      	blx	r4
}
    1a9e:	bd38      	pop	{r3, r4, r5, pc}
    1aa0:	00005c30 	.word	0x00005c30

00001aa4 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1aa4:	b530      	push	{r4, r5, lr}
    1aa6:	b083      	sub	sp, #12
    1aa8:	4605      	mov	r5, r0
    1aaa:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1aac:	f7ff ffde 	bl	1a6c <get_subsys>
    1ab0:	4601      	mov	r1, r0
    1ab2:	2340      	movs	r3, #64	; 0x40
    1ab4:	9300      	str	r3, [sp, #0]
    1ab6:	4623      	mov	r3, r4
    1ab8:	4a05      	ldr	r2, [pc, #20]	; (1ad0 <onoff_start+0x2c>)
    1aba:	4806      	ldr	r0, [pc, #24]	; (1ad4 <onoff_start+0x30>)
    1abc:	f003 fa05 	bl	4eca <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1ac0:	1e01      	subs	r1, r0, #0
    1ac2:	db01      	blt.n	1ac8 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1ac4:	b003      	add	sp, #12
    1ac6:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1ac8:	4628      	mov	r0, r5
    1aca:	47a0      	blx	r4
}
    1acc:	e7fa      	b.n	1ac4 <onoff_start+0x20>
    1ace:	bf00      	nop
    1ad0:	00004f13 	.word	0x00004f13
    1ad4:	00005c30 	.word	0x00005c30

00001ad8 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1ad8:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1ada:	b110      	cbz	r0, 1ae2 <clock_event_handler+0xa>
    1adc:	2801      	cmp	r0, #1
    1ade:	d00d      	beq.n	1afc <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1ae0:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1ae2:	2100      	movs	r1, #0
    1ae4:	4808      	ldr	r0, [pc, #32]	; (1b08 <clock_event_handler+0x30>)
    1ae6:	f003 f961 	bl	4dac <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1aea:	6883      	ldr	r3, [r0, #8]
    1aec:	f013 0f07 	tst.w	r3, #7
    1af0:	d1f6      	bne.n	1ae0 <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1af2:	2100      	movs	r1, #0
    1af4:	4804      	ldr	r0, [pc, #16]	; (1b08 <clock_event_handler+0x30>)
    1af6:	f003 f9bc 	bl	4e72 <clkstarted_handle>
    1afa:	e7f1      	b.n	1ae0 <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1afc:	2101      	movs	r1, #1
    1afe:	4802      	ldr	r0, [pc, #8]	; (1b08 <clock_event_handler+0x30>)
    1b00:	f003 f9b7 	bl	4e72 <clkstarted_handle>
}
    1b04:	e7ec      	b.n	1ae0 <clock_event_handler+0x8>
    1b06:	bf00      	nop
    1b08:	00005c30 	.word	0x00005c30

00001b0c <generic_hfclk_start>:
{
    1b0c:	b510      	push	{r4, lr}
	__asm__ volatile(
    1b0e:	f04f 0320 	mov.w	r3, #32
    1b12:	f3ef 8411 	mrs	r4, BASEPRI
    1b16:	f383 8812 	msr	BASEPRI_MAX, r3
    1b1a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1b1e:	4a13      	ldr	r2, [pc, #76]	; (1b6c <generic_hfclk_start+0x60>)
    1b20:	6813      	ldr	r3, [r2, #0]
    1b22:	f043 0302 	orr.w	r3, r3, #2
    1b26:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1b28:	f013 0f01 	tst.w	r3, #1
    1b2c:	d108      	bne.n	1b40 <generic_hfclk_start+0x34>
	bool already_started = false;
    1b2e:	2300      	movs	r3, #0
	__asm__ volatile(
    1b30:	f384 8811 	msr	BASEPRI, r4
    1b34:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1b38:	b99b      	cbnz	r3, 1b62 <generic_hfclk_start+0x56>
	hfclk_start();
    1b3a:	f003 f9f2 	bl	4f22 <hfclk_start>
}
    1b3e:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1b40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1b44:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1b48:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1b4c:	f012 0f01 	tst.w	r2, #1
    1b50:	d101      	bne.n	1b56 <generic_hfclk_start+0x4a>
	bool already_started = false;
    1b52:	2300      	movs	r3, #0
    1b54:	e7ec      	b.n	1b30 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    1b56:	f7ff ff85 	bl	1a64 <get_hf_flags>
    1b5a:	f003 f977 	bl	4e4c <set_on_state>
			already_started = true;
    1b5e:	2301      	movs	r3, #1
    1b60:	e7e6      	b.n	1b30 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    1b62:	2100      	movs	r1, #0
    1b64:	4802      	ldr	r0, [pc, #8]	; (1b70 <generic_hfclk_start+0x64>)
    1b66:	f003 f984 	bl	4e72 <clkstarted_handle>
		return;
    1b6a:	e7e8      	b.n	1b3e <generic_hfclk_start+0x32>
    1b6c:	20000300 	.word	0x20000300
    1b70:	00005c30 	.word	0x00005c30

00001b74 <generic_hfclk_stop>:
{
    1b74:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1b76:	4b0a      	ldr	r3, [pc, #40]	; (1ba0 <generic_hfclk_stop+0x2c>)
    1b78:	f3bf 8f5b 	dmb	ish
    1b7c:	e853 2f00 	ldrex	r2, [r3]
    1b80:	f022 0102 	bic.w	r1, r2, #2
    1b84:	e843 1000 	strex	r0, r1, [r3]
    1b88:	2800      	cmp	r0, #0
    1b8a:	d1f7      	bne.n	1b7c <generic_hfclk_stop+0x8>
    1b8c:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1b90:	f012 0f01 	tst.w	r2, #1
    1b94:	d000      	beq.n	1b98 <generic_hfclk_stop+0x24>
}
    1b96:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1b98:	f003 f9cd 	bl	4f36 <hfclk_stop>
    1b9c:	e7fb      	b.n	1b96 <generic_hfclk_stop+0x22>
    1b9e:	bf00      	nop
    1ba0:	20000300 	.word	0x20000300

00001ba4 <api_blocking_start>:
{
    1ba4:	b500      	push	{lr}
    1ba6:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1ba8:	f8cd d000 	str.w	sp, [sp]
    1bac:	f8cd d004 	str.w	sp, [sp, #4]
    1bb0:	2300      	movs	r3, #0
    1bb2:	9302      	str	r3, [sp, #8]
    1bb4:	2301      	movs	r3, #1
    1bb6:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1bb8:	466b      	mov	r3, sp
    1bba:	4a07      	ldr	r2, [pc, #28]	; (1bd8 <api_blocking_start+0x34>)
    1bbc:	f003 f9a1 	bl	4f02 <api_start>
	if (err < 0) {
    1bc0:	2800      	cmp	r0, #0
    1bc2:	db05      	blt.n	1bd0 <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1bc4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1bc8:	2300      	movs	r3, #0
    1bca:	4668      	mov	r0, sp
    1bcc:	f002 f808 	bl	3be0 <z_impl_k_sem_take>
}
    1bd0:	b005      	add	sp, #20
    1bd2:	f85d fb04 	ldr.w	pc, [sp], #4
    1bd6:	bf00      	nop
    1bd8:	00004f4b 	.word	0x00004f4b

00001bdc <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1bdc:	b570      	push	{r4, r5, r6, lr}
    1bde:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1be0:	2200      	movs	r2, #0
    1be2:	2101      	movs	r1, #1
    1be4:	4610      	mov	r0, r2
    1be6:	f7ff fb8f 	bl	1308 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1bea:	4811      	ldr	r0, [pc, #68]	; (1c30 <clk_init+0x54>)
    1bec:	f001 f842 	bl	2c74 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1bf0:	4b10      	ldr	r3, [pc, #64]	; (1c34 <clk_init+0x58>)
    1bf2:	4298      	cmp	r0, r3
    1bf4:	d119      	bne.n	1c2a <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1bf6:	f003 fd88 	bl	570a <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1bfa:	2400      	movs	r4, #0
    1bfc:	2c01      	cmp	r4, #1
    1bfe:	d812      	bhi.n	1c26 <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1c00:	4621      	mov	r1, r4
    1c02:	4630      	mov	r0, r6
    1c04:	f003 f8d2 	bl	4dac <get_sub_data>
    1c08:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1c0a:	4621      	mov	r1, r4
    1c0c:	4630      	mov	r0, r6
    1c0e:	f003 f8d8 	bl	4dc2 <get_onoff_manager>
    1c12:	4909      	ldr	r1, [pc, #36]	; (1c38 <clk_init+0x5c>)
    1c14:	f002 fe6e 	bl	48f4 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1c18:	2800      	cmp	r0, #0
    1c1a:	db05      	blt.n	1c28 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1c1c:	2301      	movs	r3, #1
    1c1e:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1c20:	441c      	add	r4, r3
    1c22:	b2e4      	uxtb	r4, r4
    1c24:	e7ea      	b.n	1bfc <clk_init+0x20>
	}

	return 0;
    1c26:	2000      	movs	r0, #0
}
    1c28:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1c2a:	f06f 0004 	mvn.w	r0, #4
    1c2e:	e7fb      	b.n	1c28 <clk_init+0x4c>
    1c30:	00001ad9 	.word	0x00001ad9
    1c34:	0bad0000 	.word	0x0bad0000
    1c38:	00005fec 	.word	0x00005fec

00001c3c <lfclk_spinwait>:
{
    1c3c:	b570      	push	{r4, r5, r6, lr}
    1c3e:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1c40:	2801      	cmp	r0, #1
    1c42:	d107      	bne.n	1c54 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1c44:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c48:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1c4c:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1c50:	2b01      	cmp	r3, #1
    1c52:	d05a      	beq.n	1d0a <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1c54:	f003 fe23 	bl	589e <k_is_in_isr>
    1c58:	b928      	cbnz	r0, 1c66 <lfclk_spinwait+0x2a>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    1c5a:	4b2f      	ldr	r3, [pc, #188]	; (1d18 <lfclk_spinwait+0xdc>)
    1c5c:	781b      	ldrb	r3, [r3, #0]
    1c5e:	2b00      	cmp	r3, #0
    1c60:	d043      	beq.n	1cea <lfclk_spinwait+0xae>
    1c62:	2300      	movs	r3, #0
    1c64:	e000      	b.n	1c68 <lfclk_spinwait+0x2c>
    1c66:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    1c68:	461c      	mov	r4, r3
    1c6a:	2b00      	cmp	r3, #0
    1c6c:	d03f      	beq.n	1cee <lfclk_spinwait+0xb2>
	__asm__ volatile(
    1c6e:	f04f 0320 	mov.w	r3, #32
    1c72:	f3ef 8611 	mrs	r6, BASEPRI
    1c76:	f383 8812 	msr	BASEPRI_MAX, r3
    1c7a:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    1c7e:	b924      	cbnz	r4, 1c8a <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    1c80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1c84:	2202      	movs	r2, #2
    1c86:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1c8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1c8e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1c92:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1c96:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1c9a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    1c9e:	d12d      	bne.n	1cfc <lfclk_spinwait+0xc0>
    return false;
    1ca0:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1ca2:	b11a      	cbz	r2, 1cac <lfclk_spinwait+0x70>
    1ca4:	2b01      	cmp	r3, #1
    1ca6:	d02b      	beq.n	1d00 <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1ca8:	2d01      	cmp	r5, #1
    1caa:	d029      	beq.n	1d00 <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1cac:	b30c      	cbz	r4, 1cf2 <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1cae:	4630      	mov	r0, r6
    1cb0:	f7ff fb04 	bl	12bc <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1cb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1cb8:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1cbc:	2b00      	cmp	r3, #0
    1cbe:	d1e4      	bne.n	1c8a <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1cc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1cc4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1cc8:	2b00      	cmp	r3, #0
    1cca:	d0de      	beq.n	1c8a <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1ccc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1cd0:	2200      	movs	r2, #0
    1cd2:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1cd6:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1cda:	2201      	movs	r2, #1
    1cdc:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1ce0:	490e      	ldr	r1, [pc, #56]	; (1d1c <lfclk_spinwait+0xe0>)
    1ce2:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1ce6:	609a      	str	r2, [r3, #8]
}
    1ce8:	e7cf      	b.n	1c8a <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1cea:	2301      	movs	r3, #1
    1cec:	e7bc      	b.n	1c68 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    1cee:	2600      	movs	r6, #0
    1cf0:	e7c5      	b.n	1c7e <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    1cf2:	2021      	movs	r0, #33	; 0x21
    1cf4:	2100      	movs	r1, #0
    1cf6:	f002 fae9 	bl	42cc <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1cfa:	e7db      	b.n	1cb4 <lfclk_spinwait+0x78>
                return true;
    1cfc:	2201      	movs	r2, #1
    1cfe:	e7d0      	b.n	1ca2 <lfclk_spinwait+0x66>
	if (isr_mode) {
    1d00:	b124      	cbz	r4, 1d0c <lfclk_spinwait+0xd0>
	__asm__ volatile(
    1d02:	f386 8811 	msr	BASEPRI, r6
    1d06:	f3bf 8f6f 	isb	sy
}
    1d0a:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    1d0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d10:	2202      	movs	r2, #2
    1d12:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1d16:	e7f8      	b.n	1d0a <lfclk_spinwait+0xce>
    1d18:	2000082d 	.word	0x2000082d
    1d1c:	e000e100 	.word	0xe000e100

00001d20 <z_nrf_clock_control_lf_on>:
{
    1d20:	b510      	push	{r4, lr}
    1d22:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1d24:	4b10      	ldr	r3, [pc, #64]	; (1d68 <z_nrf_clock_control_lf_on+0x48>)
    1d26:	2101      	movs	r1, #1
    1d28:	f3bf 8f5b 	dmb	ish
    1d2c:	e853 2f00 	ldrex	r2, [r3]
    1d30:	e843 1000 	strex	r0, r1, [r3]
    1d34:	2800      	cmp	r0, #0
    1d36:	d1f9      	bne.n	1d2c <z_nrf_clock_control_lf_on+0xc>
    1d38:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1d3c:	b11a      	cbz	r2, 1d46 <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    1d3e:	1e63      	subs	r3, r4, #1
    1d40:	2b01      	cmp	r3, #1
    1d42:	d90d      	bls.n	1d60 <z_nrf_clock_control_lf_on+0x40>
}
    1d44:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1d46:	4809      	ldr	r0, [pc, #36]	; (1d6c <z_nrf_clock_control_lf_on+0x4c>)
    1d48:	f003 f83b 	bl	4dc2 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1d4c:	4908      	ldr	r1, [pc, #32]	; (1d70 <z_nrf_clock_control_lf_on+0x50>)
    1d4e:	2300      	movs	r3, #0
    1d50:	604b      	str	r3, [r1, #4]
    1d52:	608b      	str	r3, [r1, #8]
    1d54:	60cb      	str	r3, [r1, #12]
    1d56:	2301      	movs	r3, #1
    1d58:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1d5a:	f002 fde8 	bl	492e <onoff_request>
    1d5e:	e7ee      	b.n	1d3e <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    1d60:	4620      	mov	r0, r4
    1d62:	f7ff ff6b 	bl	1c3c <lfclk_spinwait>
		break;
    1d66:	e7ed      	b.n	1d44 <z_nrf_clock_control_lf_on+0x24>
    1d68:	20000304 	.word	0x20000304
    1d6c:	00005c30 	.word	0x00005c30
    1d70:	200002a0 	.word	0x200002a0

00001d74 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1d74:	b510      	push	{r4, lr}
    1d76:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1d78:	280a      	cmp	r0, #10
    1d7a:	d007      	beq.n	1d8c <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1d7c:	4b07      	ldr	r3, [pc, #28]	; (1d9c <console_out+0x28>)
    1d7e:	6818      	ldr	r0, [r3, #0]
    1d80:	b2e1      	uxtb	r1, r4
			     unsigned char out_char);

static inline void z_impl_uart_poll_out(const struct device *dev,
					unsigned char out_char)
{
	const struct uart_driver_api *api =
    1d82:	6883      	ldr	r3, [r0, #8]
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    1d84:	685b      	ldr	r3, [r3, #4]
    1d86:	4798      	blx	r3

	return c;
}
    1d88:	4620      	mov	r0, r4
    1d8a:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1d8c:	4b03      	ldr	r3, [pc, #12]	; (1d9c <console_out+0x28>)
    1d8e:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1d90:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1d92:	685b      	ldr	r3, [r3, #4]
    1d94:	210d      	movs	r1, #13
    1d96:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1d98:	e7f0      	b.n	1d7c <console_out+0x8>
    1d9a:	bf00      	nop
    1d9c:	20000308 	.word	0x20000308

00001da0 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    1da0:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1da2:	4c04      	ldr	r4, [pc, #16]	; (1db4 <uart_console_hook_install+0x14>)
    1da4:	4620      	mov	r0, r4
    1da6:	f7ff fe1d 	bl	19e4 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1daa:	4620      	mov	r0, r4
    1dac:	f7fe fbbc 	bl	528 <__printk_hook_install>
#endif
}
    1db0:	bd10      	pop	{r4, pc}
    1db2:	bf00      	nop
    1db4:	00001d75 	.word	0x00001d75

00001db8 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1db8:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1dba:	4806      	ldr	r0, [pc, #24]	; (1dd4 <uart_console_init+0x1c>)
    1dbc:	4b06      	ldr	r3, [pc, #24]	; (1dd8 <uart_console_init+0x20>)
    1dbe:	6018      	str	r0, [r3, #0]
    1dc0:	f003 fd2c 	bl	581c <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1dc4:	b118      	cbz	r0, 1dce <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
    1dc6:	f7ff ffeb 	bl	1da0 <uart_console_hook_install>

	return 0;
    1dca:	2000      	movs	r0, #0
}
    1dcc:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1dce:	f06f 0012 	mvn.w	r0, #18
    1dd2:	e7fb      	b.n	1dcc <uart_console_init+0x14>
    1dd4:	00005c90 	.word	0x00005c90
    1dd8:	20000308 	.word	0x20000308

00001ddc <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1ddc:	b128      	cbz	r0, 1dea <get_dev+0xe>
    1dde:	2801      	cmp	r0, #1
    1de0:	d101      	bne.n	1de6 <get_dev+0xa>
    1de2:	4803      	ldr	r0, [pc, #12]	; (1df0 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1de4:	4770      	bx	lr
	const struct device *dev = NULL;
    1de6:	2000      	movs	r0, #0
    1de8:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1dea:	4802      	ldr	r0, [pc, #8]	; (1df4 <get_dev+0x18>)
    1dec:	4770      	bx	lr
    1dee:	bf00      	nop
    1df0:	00005c48 	.word	0x00005c48
    1df4:	00005c60 	.word	0x00005c60

00001df8 <gpio_nrfx_pin_interrupt_configure>:
{
    1df8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1dfa:	b085      	sub	sp, #20
    1dfc:	460e      	mov	r6, r1
    1dfe:	4619      	mov	r1, r3
	return port->config;
    1e00:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1e02:	7b1b      	ldrb	r3, [r3, #12]
    1e04:	f006 051f 	and.w	r5, r6, #31
    1e08:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1e0c:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    1e10:	d022      	beq.n	1e58 <gpio_nrfx_pin_interrupt_configure+0x60>
    1e12:	4607      	mov	r7, r0
    1e14:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e16:	2300      	movs	r3, #0
    1e18:	9302      	str	r3, [sp, #8]
    1e1a:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    1e1c:	4610      	mov	r0, r2
    1e1e:	f003 f912 	bl	5046 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1e22:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    1e26:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    1e28:	6899      	ldr	r1, [r3, #8]
    1e2a:	40f1      	lsrs	r1, r6
    1e2c:	f011 0f01 	tst.w	r1, #1
    1e30:	d102      	bne.n	1e38 <gpio_nrfx_pin_interrupt_configure+0x40>
    1e32:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    1e36:	d014      	beq.n	1e62 <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1e38:	2300      	movs	r3, #0
    1e3a:	aa02      	add	r2, sp, #8
    1e3c:	4619      	mov	r1, r3
    1e3e:	4628      	mov	r0, r5
    1e40:	f001 f982 	bl	3148 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1e44:	4b1b      	ldr	r3, [pc, #108]	; (1eb4 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    1e46:	4298      	cmp	r0, r3
    1e48:	d131      	bne.n	1eae <gpio_nrfx_pin_interrupt_configure+0xb6>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1e4a:	2101      	movs	r1, #1
    1e4c:	4628      	mov	r0, r5
    1e4e:	f001 fb59 	bl	3504 <nrfx_gpiote_trigger_enable>
	return 0;
    1e52:	2000      	movs	r0, #0
}
    1e54:	b005      	add	sp, #20
    1e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    1e58:	4628      	mov	r0, r5
    1e5a:	f001 fbb7 	bl	35cc <nrfx_gpiote_trigger_disable>
		return 0;
    1e5e:	2000      	movs	r0, #0
    1e60:	e7f8      	b.n	1e54 <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    1e62:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    1e66:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    1e68:	2a01      	cmp	r2, #1
    1e6a:	d014      	beq.n	1e96 <gpio_nrfx_pin_interrupt_configure+0x9e>
        case 0: return NRF_P0;
    1e6c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1e70:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1e74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1e78:	f013 0f01 	tst.w	r3, #1
    1e7c:	d1dc      	bne.n	1e38 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1e7e:	f10d 0107 	add.w	r1, sp, #7
    1e82:	4628      	mov	r0, r5
    1e84:	f001 fae2 	bl	344c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1e88:	4b0b      	ldr	r3, [pc, #44]	; (1eb8 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    1e8a:	4298      	cmp	r0, r3
    1e8c:	d005      	beq.n	1e9a <gpio_nrfx_pin_interrupt_configure+0xa2>
		trigger_config.p_in_channel = &ch;
    1e8e:	f10d 0307 	add.w	r3, sp, #7
    1e92:	9303      	str	r3, [sp, #12]
    1e94:	e7d0      	b.n	1e38 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    1e96:	4a09      	ldr	r2, [pc, #36]	; (1ebc <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1e98:	e7ea      	b.n	1e70 <gpio_nrfx_pin_interrupt_configure+0x78>
			err = nrfx_gpiote_channel_alloc(&ch);
    1e9a:	f10d 0007 	add.w	r0, sp, #7
    1e9e:	f001 fb29 	bl	34f4 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1ea2:	4b04      	ldr	r3, [pc, #16]	; (1eb4 <gpio_nrfx_pin_interrupt_configure+0xbc>)
    1ea4:	4298      	cmp	r0, r3
    1ea6:	d0f2      	beq.n	1e8e <gpio_nrfx_pin_interrupt_configure+0x96>
				return -ENOMEM;
    1ea8:	f06f 000b 	mvn.w	r0, #11
    1eac:	e7d2      	b.n	1e54 <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    1eae:	f06f 0004 	mvn.w	r0, #4
    1eb2:	e7cf      	b.n	1e54 <gpio_nrfx_pin_interrupt_configure+0x5c>
    1eb4:	0bad0000 	.word	0x0bad0000
    1eb8:	0bad0004 	.word	0x0bad0004
    1ebc:	50000300 	.word	0x50000300

00001ec0 <pin_uninit>:
{
    1ec0:	b530      	push	{r4, r5, lr}
    1ec2:	b083      	sub	sp, #12
    1ec4:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    1ec6:	f10d 0107 	add.w	r1, sp, #7
    1eca:	f001 fabf 	bl	344c <nrfx_gpiote_channel_get>
    1ece:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1ed0:	4620      	mov	r0, r4
    1ed2:	f001 fbab 	bl	362c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1ed6:	4b0b      	ldr	r3, [pc, #44]	; (1f04 <pin_uninit+0x44>)
    1ed8:	4298      	cmp	r0, r3
    1eda:	d10f      	bne.n	1efc <pin_uninit+0x3c>
	if (free_ch) {
    1edc:	429d      	cmp	r5, r3
    1ede:	d005      	beq.n	1eec <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1ee0:	4b08      	ldr	r3, [pc, #32]	; (1f04 <pin_uninit+0x44>)
    1ee2:	4298      	cmp	r0, r3
    1ee4:	d107      	bne.n	1ef6 <pin_uninit+0x36>
    1ee6:	2000      	movs	r0, #0
}
    1ee8:	b003      	add	sp, #12
    1eea:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    1eec:	f89d 0007 	ldrb.w	r0, [sp, #7]
    1ef0:	f001 faf8 	bl	34e4 <nrfx_gpiote_channel_free>
    1ef4:	e7f4      	b.n	1ee0 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1ef6:	f06f 0004 	mvn.w	r0, #4
    1efa:	e7f5      	b.n	1ee8 <pin_uninit+0x28>
		return -EIO;
    1efc:	f06f 0004 	mvn.w	r0, #4
    1f00:	e7f2      	b.n	1ee8 <pin_uninit+0x28>
    1f02:	bf00      	nop
    1f04:	0bad0000 	.word	0x0bad0000

00001f08 <gpio_nrfx_pin_configure>:
{
    1f08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1f0c:	b087      	sub	sp, #28
	return port->config;
    1f0e:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1f12:	f898 300c 	ldrb.w	r3, [r8, #12]
    1f16:	f001 051f 	and.w	r5, r1, #31
    1f1a:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1f1e:	2a00      	cmp	r2, #0
    1f20:	d044      	beq.n	1fac <gpio_nrfx_pin_configure+0xa4>
    1f22:	460c      	mov	r4, r1
    1f24:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1f26:	2600      	movs	r6, #0
    1f28:	9603      	str	r6, [sp, #12]
    1f2a:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    1f2c:	f10d 0117 	add.w	r1, sp, #23
    1f30:	4620      	mov	r0, r4
    1f32:	f001 fa8b 	bl	344c <nrfx_gpiote_channel_get>
    1f36:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1f38:	4633      	mov	r3, r6
    1f3a:	aa03      	add	r2, sp, #12
    1f3c:	4631      	mov	r1, r6
    1f3e:	4628      	mov	r0, r5
    1f40:	f001 f902 	bl	3148 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1f44:	4b30      	ldr	r3, [pc, #192]	; (2008 <gpio_nrfx_pin_configure+0x100>)
    1f46:	4298      	cmp	r0, r3
    1f48:	d15b      	bne.n	2002 <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    1f4a:	4599      	cmp	r9, r3
    1f4c:	d036      	beq.n	1fbc <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    1f4e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
    1f52:	d043      	beq.n	1fdc <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    1f54:	f10d 0103 	add.w	r1, sp, #3
    1f58:	4638      	mov	r0, r7
    1f5a:	f002 fffb 	bl	4f54 <get_drive>
		if (rv != 0) {
    1f5e:	4606      	mov	r6, r0
    1f60:	bb40      	cbnz	r0, 1fb4 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    1f62:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1f66:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1f6a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
    1f6e:	bf0c      	ite	eq
    1f70:	2301      	moveq	r3, #1
    1f72:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    1f74:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    1f78:	4638      	mov	r0, r7
    1f7a:	f003 f831 	bl	4fe0 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    1f7e:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1f82:	f417 2f00 	tst.w	r7, #524288	; 0x80000
    1f86:	d01e      	beq.n	1fc6 <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1f88:	f8d8 3004 	ldr.w	r3, [r8, #4]
    1f8c:	2101      	movs	r1, #1
    1f8e:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    1f92:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1f96:	2200      	movs	r2, #0
    1f98:	a901      	add	r1, sp, #4
    1f9a:	4628      	mov	r0, r5
    1f9c:	f001 f98c 	bl	32b8 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1fa0:	4b19      	ldr	r3, [pc, #100]	; (2008 <gpio_nrfx_pin_configure+0x100>)
    1fa2:	4298      	cmp	r0, r3
    1fa4:	d006      	beq.n	1fb4 <gpio_nrfx_pin_configure+0xac>
    1fa6:	f06f 0615 	mvn.w	r6, #21
    1faa:	e003      	b.n	1fb4 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    1fac:	4628      	mov	r0, r5
    1fae:	f7ff ff87 	bl	1ec0 <pin_uninit>
    1fb2:	4606      	mov	r6, r0
}
    1fb4:	4630      	mov	r0, r6
    1fb6:	b007      	add	sp, #28
    1fb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    1fbc:	f89d 0017 	ldrb.w	r0, [sp, #23]
    1fc0:	f001 fa90 	bl	34e4 <nrfx_gpiote_channel_free>
    1fc4:	e7c3      	b.n	1f4e <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1fc6:	f417 2f80 	tst.w	r7, #262144	; 0x40000
    1fca:	d0e4      	beq.n	1f96 <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1fcc:	f8d8 2004 	ldr.w	r2, [r8, #4]
    1fd0:	2301      	movs	r3, #1
    1fd2:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    1fd6:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    1fda:	e7dc      	b.n	1f96 <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    1fdc:	4638      	mov	r0, r7
    1fde:	f002 ffff 	bl	4fe0 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    1fe2:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1fe6:	2300      	movs	r3, #0
    1fe8:	461a      	mov	r2, r3
    1fea:	a902      	add	r1, sp, #8
    1fec:	4628      	mov	r0, r5
    1fee:	f001 f8ab 	bl	3148 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1ff2:	4b05      	ldr	r3, [pc, #20]	; (2008 <gpio_nrfx_pin_configure+0x100>)
    1ff4:	4298      	cmp	r0, r3
    1ff6:	d101      	bne.n	1ffc <gpio_nrfx_pin_configure+0xf4>
    1ff8:	2600      	movs	r6, #0
    1ffa:	e7db      	b.n	1fb4 <gpio_nrfx_pin_configure+0xac>
    1ffc:	f06f 0615 	mvn.w	r6, #21
    2000:	e7d8      	b.n	1fb4 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    2002:	f06f 0615 	mvn.w	r6, #21
    2006:	e7d5      	b.n	1fb4 <gpio_nrfx_pin_configure+0xac>
    2008:	0bad0000 	.word	0x0bad0000

0000200c <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    200c:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    200e:	f001 fa5f 	bl	34d0 <nrfx_gpiote_is_init>
    2012:	b108      	cbz	r0, 2018 <gpio_nrfx_init+0xc>
		return 0;
    2014:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    2016:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    2018:	f001 fa30 	bl	347c <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    201c:	4b08      	ldr	r3, [pc, #32]	; (2040 <gpio_nrfx_init+0x34>)
    201e:	4298      	cmp	r0, r3
    2020:	d10a      	bne.n	2038 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    2022:	2100      	movs	r1, #0
    2024:	4807      	ldr	r0, [pc, #28]	; (2044 <gpio_nrfx_init+0x38>)
    2026:	f001 fa0b 	bl	3440 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    202a:	2200      	movs	r2, #0
    202c:	2105      	movs	r1, #5
    202e:	2006      	movs	r0, #6
    2030:	f7ff f96a 	bl	1308 <z_arm_irq_priority_set>
	return 0;
    2034:	2000      	movs	r0, #0
    2036:	e7ee      	b.n	2016 <gpio_nrfx_init+0xa>
		return -EIO;
    2038:	f06f 0004 	mvn.w	r0, #4
    203c:	e7eb      	b.n	2016 <gpio_nrfx_init+0xa>
    203e:	bf00      	nop
    2040:	0bad0000 	.word	0x0bad0000
    2044:	000050e5 	.word	0x000050e5

00002048 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    2048:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    204a:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    204c:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    2050:	d06f      	beq.n	2132 <baudrate_set+0xea>
    2052:	d83a      	bhi.n	20ca <baudrate_set+0x82>
    2054:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2058:	d06e      	beq.n	2138 <baudrate_set+0xf0>
    205a:	d90a      	bls.n	2072 <baudrate_set+0x2a>
    205c:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    2060:	d075      	beq.n	214e <baudrate_set+0x106>
    2062:	d924      	bls.n	20ae <baudrate_set+0x66>
    2064:	f647 2312 	movw	r3, #31250	; 0x7a12
    2068:	4299      	cmp	r1, r3
    206a:	d12b      	bne.n	20c4 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    206c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2070:	e013      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    2072:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    2076:	d061      	beq.n	213c <baudrate_set+0xf4>
    2078:	d907      	bls.n	208a <baudrate_set+0x42>
    207a:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    207e:	d063      	beq.n	2148 <baudrate_set+0x100>
    2080:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    2084:	d110      	bne.n	20a8 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    2086:	4b3c      	ldr	r3, [pc, #240]	; (2178 <baudrate_set+0x130>)
    2088:	e007      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    208a:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    208e:	d058      	beq.n	2142 <baudrate_set+0xfa>
    2090:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    2094:	d105      	bne.n	20a2 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    2096:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    209a:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    209e:	2000      	movs	r0, #0
    20a0:	4770      	bx	lr
	switch (baudrate) {
    20a2:	f06f 0015 	mvn.w	r0, #21
    20a6:	4770      	bx	lr
    20a8:	f06f 0015 	mvn.w	r0, #21
    20ac:	4770      	bx	lr
    20ae:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    20b2:	d04e      	beq.n	2152 <baudrate_set+0x10a>
    20b4:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    20b8:	d101      	bne.n	20be <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    20ba:	4b30      	ldr	r3, [pc, #192]	; (217c <baudrate_set+0x134>)
    20bc:	e7ed      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    20be:	f06f 0015 	mvn.w	r0, #21
    20c2:	4770      	bx	lr
    20c4:	f06f 0015 	mvn.w	r0, #21
    20c8:	4770      	bx	lr
    20ca:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    20ce:	d042      	beq.n	2156 <baudrate_set+0x10e>
    20d0:	d909      	bls.n	20e6 <baudrate_set+0x9e>
    20d2:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    20d6:	d046      	beq.n	2166 <baudrate_set+0x11e>
    20d8:	d91f      	bls.n	211a <baudrate_set+0xd2>
    20da:	4b29      	ldr	r3, [pc, #164]	; (2180 <baudrate_set+0x138>)
    20dc:	4299      	cmp	r1, r3
    20de:	d148      	bne.n	2172 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    20e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    20e4:	e7d9      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    20e6:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    20ea:	d037      	beq.n	215c <baudrate_set+0x114>
    20ec:	d905      	bls.n	20fa <baudrate_set+0xb2>
    20ee:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    20f2:	d10f      	bne.n	2114 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    20f4:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    20f8:	e7cf      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    20fa:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    20fe:	4299      	cmp	r1, r3
    2100:	d02e      	beq.n	2160 <baudrate_set+0x118>
    2102:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    2106:	d102      	bne.n	210e <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    2108:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    210c:	e7c5      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    210e:	f06f 0015 	mvn.w	r0, #21
    2112:	4770      	bx	lr
    2114:	f06f 0015 	mvn.w	r0, #21
    2118:	4770      	bx	lr
    211a:	4b1a      	ldr	r3, [pc, #104]	; (2184 <baudrate_set+0x13c>)
    211c:	4299      	cmp	r1, r3
    211e:	d025      	beq.n	216c <baudrate_set+0x124>
    2120:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    2124:	d102      	bne.n	212c <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    2126:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    212a:	e7b6      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    212c:	f06f 0015 	mvn.w	r0, #21
    2130:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    2132:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    2136:	e7b0      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2138:	4b13      	ldr	r3, [pc, #76]	; (2188 <baudrate_set+0x140>)
    213a:	e7ae      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    213c:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2140:	e7ab      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    2142:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    2146:	e7a8      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2148:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    214c:	e7a5      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    214e:	4b0f      	ldr	r3, [pc, #60]	; (218c <baudrate_set+0x144>)
    2150:	e7a3      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    2152:	4b0f      	ldr	r3, [pc, #60]	; (2190 <baudrate_set+0x148>)
    2154:	e7a1      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    2156:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    215a:	e79e      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    215c:	4b0d      	ldr	r3, [pc, #52]	; (2194 <baudrate_set+0x14c>)
    215e:	e79c      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2160:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    2164:	e799      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    2166:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    216a:	e796      	b.n	209a <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    216c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2170:	e793      	b.n	209a <baudrate_set+0x52>
	switch (baudrate) {
    2172:	f06f 0015 	mvn.w	r0, #21
}
    2176:	4770      	bx	lr
    2178:	0013b000 	.word	0x0013b000
    217c:	004ea000 	.word	0x004ea000
    2180:	000f4240 	.word	0x000f4240
    2184:	0003d090 	.word	0x0003d090
    2188:	00275000 	.word	0x00275000
    218c:	0075c000 	.word	0x0075c000
    2190:	003af000 	.word	0x003af000
    2194:	013a9000 	.word	0x013a9000

00002198 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    219c:	4605      	mov	r5, r0
    219e:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = dev->data;
    21a0:	f8d0 8010 	ldr.w	r8, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    21a4:	f003 fb7b 	bl	589e <k_is_in_isr>
    21a8:	b920      	cbnz	r0, 21b4 <uarte_nrfx_poll_out+0x1c>
	return !z_sys_post_kernel;
    21aa:	4b16      	ldr	r3, [pc, #88]	; (2204 <uarte_nrfx_poll_out+0x6c>)
    21ac:	781b      	ldrb	r3, [r3, #0]
    21ae:	b143      	cbz	r3, 21c2 <uarte_nrfx_poll_out+0x2a>
    21b0:	2300      	movs	r3, #0
    21b2:	e000      	b.n	21b6 <uarte_nrfx_poll_out+0x1e>
    21b4:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    21b6:	b953      	cbnz	r3, 21ce <uarte_nrfx_poll_out+0x36>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    21b8:	4628      	mov	r0, r5
    21ba:	f003 f8b9 	bl	5330 <wait_tx_ready>
    21be:	4606      	mov	r6, r0
    21c0:	e013      	b.n	21ea <uarte_nrfx_poll_out+0x52>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    21c2:	2301      	movs	r3, #1
    21c4:	e7f7      	b.n	21b6 <uarte_nrfx_poll_out+0x1e>
    21c6:	f384 8811 	msr	BASEPRI, r4
    21ca:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    21ce:	f04f 0320 	mov.w	r3, #32
    21d2:	f3ef 8411 	mrs	r4, BASEPRI
    21d6:	f383 8812 	msr	BASEPRI_MAX, r3
    21da:	f3bf 8f6f 	isb	sy
			key = irq_lock();
    21de:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    21e0:	4628      	mov	r0, r5
    21e2:	f003 f857 	bl	5294 <is_tx_ready>
    21e6:	2800      	cmp	r0, #0
    21e8:	d0ed      	beq.n	21c6 <uarte_nrfx_poll_out+0x2e>
	}

	data->char_out = c;
    21ea:	4641      	mov	r1, r8
    21ec:	f801 7f10 	strb.w	r7, [r1, #16]!
	tx_start(dev, &data->char_out, 1);
    21f0:	2201      	movs	r2, #1
    21f2:	4628      	mov	r0, r5
    21f4:	f003 f868 	bl	52c8 <tx_start>
	__asm__ volatile(
    21f8:	f386 8811 	msr	BASEPRI, r6
    21fc:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    2200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2204:	2000082d 	.word	0x2000082d

00002208 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2208:	b538      	push	{r3, r4, r5, lr}
    220a:	4604      	mov	r4, r0
    220c:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    220e:	f101 0012 	add.w	r0, r1, #18
    2212:	f001 fa5f 	bl	36d4 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2216:	4b0c      	ldr	r3, [pc, #48]	; (2248 <endtx_stoptx_ppi_init+0x40>)
    2218:	4298      	cmp	r0, r3
    221a:	d111      	bne.n	2240 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    221c:	7cab      	ldrb	r3, [r5, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    221e:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    2222:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2224:	4a09      	ldr	r2, [pc, #36]	; (224c <endtx_stoptx_ppi_init+0x44>)
    2226:	33a2      	adds	r3, #162	; 0xa2
    2228:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    222c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    2230:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2232:	7ca9      	ldrb	r1, [r5, #18]
    2234:	2301      	movs	r3, #1
    2236:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    2238:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    223c:	2000      	movs	r0, #0
}
    223e:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    2240:	f06f 0004 	mvn.w	r0, #4
    2244:	e7fb      	b.n	223e <endtx_stoptx_ppi_init+0x36>
    2246:	bf00      	nop
    2248:	0bad0000 	.word	0x0bad0000
    224c:	4001f000 	.word	0x4001f000

00002250 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2250:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    2254:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2258:	4b01      	ldr	r3, [pc, #4]	; (2260 <set_comparator+0x10>)
    225a:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    225e:	4770      	bx	lr
    2260:	40011000 	.word	0x40011000

00002264 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    2264:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2268:	4b01      	ldr	r3, [pc, #4]	; (2270 <get_comparator+0xc>)
    226a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    226e:	4770      	bx	lr
    2270:	40011000 	.word	0x40011000

00002274 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2274:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2278:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    227a:	4a02      	ldr	r2, [pc, #8]	; (2284 <event_enable+0x10>)
    227c:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    2280:	4770      	bx	lr
    2282:	bf00      	nop
    2284:	40011000 	.word	0x40011000

00002288 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2288:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    228c:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    228e:	4a02      	ldr	r2, [pc, #8]	; (2298 <event_disable+0x10>)
    2290:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    2294:	4770      	bx	lr
    2296:	bf00      	nop
    2298:	40011000 	.word	0x40011000

0000229c <counter>:
     return p_reg->COUNTER;
    229c:	4b01      	ldr	r3, [pc, #4]	; (22a4 <counter+0x8>)
    229e:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    22a2:	4770      	bx	lr
    22a4:	40011000 	.word	0x40011000

000022a8 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    22a8:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    22aa:	2301      	movs	r3, #1
    22ac:	4083      	lsls	r3, r0
    22ae:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    22b2:	4a10      	ldr	r2, [pc, #64]	; (22f4 <compare_int_lock+0x4c>)
    22b4:	f3bf 8f5b 	dmb	ish
    22b8:	e852 1f00 	ldrex	r1, [r2]
    22bc:	ea01 0e0c 	and.w	lr, r1, ip
    22c0:	e842 e400 	strex	r4, lr, [r2]
    22c4:	2c00      	cmp	r4, #0
    22c6:	d1f7      	bne.n	22b8 <compare_int_lock+0x10>
    22c8:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    22cc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    22d0:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    22d4:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    22d8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    22dc:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    22e0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    22e4:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    22e8:	420b      	tst	r3, r1
}
    22ea:	bf14      	ite	ne
    22ec:	2001      	movne	r0, #1
    22ee:	2000      	moveq	r0, #0
    22f0:	bd10      	pop	{r4, pc}
    22f2:	bf00      	nop
    22f4:	20000328 	.word	0x20000328

000022f8 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    22f8:	b570      	push	{r4, r5, r6, lr}
    22fa:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    22fc:	f003 f8d2 	bl	54a4 <full_int_lock>
    2300:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    2302:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2306:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    2308:	4a17      	ldr	r2, [pc, #92]	; (2368 <channel_processing_check_and_clear+0x70>)
    230a:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    230e:	4213      	tst	r3, r2
    2310:	d105      	bne.n	231e <channel_processing_check_and_clear+0x26>
	bool result = false;
    2312:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    2314:	4628      	mov	r0, r5
    2316:	f003 f8ce 	bl	54b6 <full_int_unlock>

	return result;
}
    231a:	4630      	mov	r0, r6
    231c:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    231e:	2301      	movs	r3, #1
    2320:	40a3      	lsls	r3, r4
    2322:	43db      	mvns	r3, r3
    2324:	4a11      	ldr	r2, [pc, #68]	; (236c <channel_processing_check_and_clear+0x74>)
    2326:	f3bf 8f5b 	dmb	ish
    232a:	e852 1f00 	ldrex	r1, [r2]
    232e:	ea01 0003 	and.w	r0, r1, r3
    2332:	e842 0600 	strex	r6, r0, [r2]
    2336:	2e00      	cmp	r6, #0
    2338:	d1f7      	bne.n	232a <channel_processing_check_and_clear+0x32>
    233a:	f3bf 8f5b 	dmb	ish
    233e:	b959      	cbnz	r1, 2358 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2340:	f104 0350 	add.w	r3, r4, #80	; 0x50
    2344:	009b      	lsls	r3, r3, #2
    2346:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2348:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    234c:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2350:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    2352:	b113      	cbz	r3, 235a <channel_processing_check_and_clear+0x62>
    2354:	2301      	movs	r3, #1
    2356:	e000      	b.n	235a <channel_processing_check_and_clear+0x62>
    2358:	2301      	movs	r3, #1
		if (result) {
    235a:	461e      	mov	r6, r3
    235c:	2b00      	cmp	r3, #0
    235e:	d0d9      	beq.n	2314 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    2360:	4620      	mov	r0, r4
    2362:	f003 f890 	bl	5486 <event_clear>
    2366:	e7d5      	b.n	2314 <channel_processing_check_and_clear+0x1c>
    2368:	40011000 	.word	0x40011000
    236c:	20000324 	.word	0x20000324

00002370 <compare_int_unlock>:
	if (key) {
    2370:	b901      	cbnz	r1, 2374 <compare_int_unlock+0x4>
}
    2372:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    2374:	2301      	movs	r3, #1
    2376:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2378:	4a11      	ldr	r2, [pc, #68]	; (23c0 <compare_int_unlock+0x50>)
    237a:	f3bf 8f5b 	dmb	ish
    237e:	e852 1f00 	ldrex	r1, [r2]
    2382:	4319      	orrs	r1, r3
    2384:	e842 1c00 	strex	ip, r1, [r2]
    2388:	f1bc 0f00 	cmp.w	ip, #0
    238c:	d1f7      	bne.n	237e <compare_int_unlock+0xe>
    238e:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2392:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2396:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2398:	4a0a      	ldr	r2, [pc, #40]	; (23c4 <compare_int_unlock+0x54>)
    239a:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    239e:	f3bf 8f5b 	dmb	ish
    23a2:	4b09      	ldr	r3, [pc, #36]	; (23c8 <compare_int_unlock+0x58>)
    23a4:	681b      	ldr	r3, [r3, #0]
    23a6:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    23aa:	fa23 f000 	lsr.w	r0, r3, r0
    23ae:	f010 0f01 	tst.w	r0, #1
    23b2:	d0de      	beq.n	2372 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    23b4:	4b05      	ldr	r3, [pc, #20]	; (23cc <compare_int_unlock+0x5c>)
    23b6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    23ba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    23be:	e7d8      	b.n	2372 <compare_int_unlock+0x2>
    23c0:	20000328 	.word	0x20000328
    23c4:	40011000 	.word	0x40011000
    23c8:	20000324 	.word	0x20000324
    23cc:	e000e100 	.word	0xe000e100

000023d0 <sys_clock_timeout_handler>:
{
    23d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    23d4:	4607      	mov	r7, r0
    23d6:	4614      	mov	r4, r2
    23d8:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    23da:	4610      	mov	r0, r2
    23dc:	4619      	mov	r1, r3
    23de:	f003 f85e 	bl	549e <absolute_time_to_cc>
    23e2:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    23e4:	4b15      	ldr	r3, [pc, #84]	; (243c <sys_clock_timeout_handler+0x6c>)
    23e6:	681a      	ldr	r2, [r3, #0]
    23e8:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    23ea:	601c      	str	r4, [r3, #0]
    23ec:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    23ee:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    23f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    23f6:	d309      	bcc.n	240c <sys_clock_timeout_handler+0x3c>
	return false;
    23f8:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    23fa:	f002 f8af 	bl	455c <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    23fe:	4638      	mov	r0, r7
    2400:	f7ff ff30 	bl	2264 <get_comparator>
    2404:	42a8      	cmp	r0, r5
    2406:	d00e      	beq.n	2426 <sys_clock_timeout_handler+0x56>
}
    2408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    240c:	4b0c      	ldr	r3, [pc, #48]	; (2440 <sys_clock_timeout_handler+0x70>)
    240e:	681b      	ldr	r3, [r3, #0]
    2410:	0a1a      	lsrs	r2, r3, #8
    2412:	061b      	lsls	r3, r3, #24
    2414:	eb15 0803 	adds.w	r8, r5, r3
    2418:	f142 0900 	adc.w	r9, r2, #0
    241c:	4b09      	ldr	r3, [pc, #36]	; (2444 <sys_clock_timeout_handler+0x74>)
    241e:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    2422:	2401      	movs	r4, #1
    2424:	e7e9      	b.n	23fa <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    2426:	b11c      	cbz	r4, 2430 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    2428:	4638      	mov	r0, r7
    242a:	f7ff ff23 	bl	2274 <event_enable>
}
    242e:	e7eb      	b.n	2408 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    2430:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    2434:	4638      	mov	r0, r7
    2436:	f7ff ff0b 	bl	2250 <set_comparator>
    243a:	e7f5      	b.n	2428 <sys_clock_timeout_handler+0x58>
    243c:	200000e0 	.word	0x200000e0
    2440:	2000032c 	.word	0x2000032c
    2444:	200000c8 	.word	0x200000c8

00002448 <z_nrf_rtc_timer_read>:
{
    2448:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    244a:	4b0d      	ldr	r3, [pc, #52]	; (2480 <z_nrf_rtc_timer_read+0x38>)
    244c:	681c      	ldr	r4, [r3, #0]
    244e:	0a25      	lsrs	r5, r4, #8
    2450:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    2452:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    2456:	f7ff ff21 	bl	229c <counter>
    245a:	4603      	mov	r3, r0
	val += cntr;
    245c:	1900      	adds	r0, r0, r4
    245e:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    2462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    2466:	d20a      	bcs.n	247e <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    2468:	4b06      	ldr	r3, [pc, #24]	; (2484 <z_nrf_rtc_timer_read+0x3c>)
    246a:	e9d3 2300 	ldrd	r2, r3, [r3]
    246e:	4290      	cmp	r0, r2
    2470:	eb71 0303 	sbcs.w	r3, r1, r3
    2474:	d203      	bcs.n	247e <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    2476:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    247a:	f141 0100 	adc.w	r1, r1, #0
}
    247e:	bd38      	pop	{r3, r4, r5, pc}
    2480:	2000032c 	.word	0x2000032c
    2484:	200000c8 	.word	0x200000c8

00002488 <compare_set_nolocks>:
{
    2488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    248a:	4606      	mov	r6, r0
    248c:	4614      	mov	r4, r2
    248e:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    2490:	4610      	mov	r0, r2
    2492:	4619      	mov	r1, r3
    2494:	f003 f803 	bl	549e <absolute_time_to_cc>
    2498:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    249a:	f7ff ffd5 	bl	2448 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    249e:	42a0      	cmp	r0, r4
    24a0:	eb71 0305 	sbcs.w	r3, r1, r5
    24a4:	d21d      	bcs.n	24e2 <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    24a6:	1a23      	subs	r3, r4, r0
    24a8:	eb65 0101 	sbc.w	r1, r5, r1
    24ac:	4a1b      	ldr	r2, [pc, #108]	; (251c <compare_set_nolocks+0x94>)
    24ae:	4293      	cmp	r3, r2
    24b0:	f171 0300 	sbcs.w	r3, r1, #0
    24b4:	d22f      	bcs.n	2516 <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
    24b6:	4b1a      	ldr	r3, [pc, #104]	; (2520 <compare_set_nolocks+0x98>)
    24b8:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    24bc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    24c0:	42ab      	cmp	r3, r5
    24c2:	bf08      	it	eq
    24c4:	42a2      	cmpeq	r2, r4
    24c6:	d01a      	beq.n	24fe <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    24c8:	4639      	mov	r1, r7
    24ca:	4630      	mov	r0, r6
    24cc:	f002 fff8 	bl	54c0 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    24d0:	4639      	mov	r1, r7
    24d2:	f002 ffd4 	bl	547e <counter_sub>
    24d6:	1900      	adds	r0, r0, r4
    24d8:	f145 0300 	adc.w	r3, r5, #0
    24dc:	4604      	mov	r4, r0
    24de:	461d      	mov	r5, r3
    24e0:	e00d      	b.n	24fe <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
    24e2:	2301      	movs	r3, #1
    24e4:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    24e6:	4a0f      	ldr	r2, [pc, #60]	; (2524 <compare_set_nolocks+0x9c>)
    24e8:	f3bf 8f5b 	dmb	ish
    24ec:	e852 1f00 	ldrex	r1, [r2]
    24f0:	4319      	orrs	r1, r3
    24f2:	e842 1000 	strex	r0, r1, [r2]
    24f6:	2800      	cmp	r0, #0
    24f8:	d1f8      	bne.n	24ec <compare_set_nolocks+0x64>
    24fa:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    24fe:	4b08      	ldr	r3, [pc, #32]	; (2520 <compare_set_nolocks+0x98>)
    2500:	0132      	lsls	r2, r6, #4
    2502:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    2506:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    250a:	9906      	ldr	r1, [sp, #24]
    250c:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    250e:	9b07      	ldr	r3, [sp, #28]
    2510:	6073      	str	r3, [r6, #4]
	return ret;
    2512:	2000      	movs	r0, #0
}
    2514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    2516:	f06f 0015 	mvn.w	r0, #21
    251a:	e7fb      	b.n	2514 <compare_set_nolocks+0x8c>
    251c:	01000001 	.word	0x01000001
    2520:	200000d0 	.word	0x200000d0
    2524:	20000324 	.word	0x20000324

00002528 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2528:	b530      	push	{r4, r5, lr}
    252a:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    252c:	2300      	movs	r3, #0
    252e:	4a1d      	ldr	r2, [pc, #116]	; (25a4 <sys_clock_driver_init+0x7c>)
    2530:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2534:	2b00      	cmp	r3, #0
    2536:	dd24      	ble.n	2582 <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    2538:	4c1a      	ldr	r4, [pc, #104]	; (25a4 <sys_clock_driver_init+0x7c>)
    253a:	2502      	movs	r5, #2
    253c:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2540:	4b19      	ldr	r3, [pc, #100]	; (25a8 <sys_clock_driver_init+0x80>)
    2542:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2546:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    254a:	2200      	movs	r2, #0
    254c:	2101      	movs	r1, #1
    254e:	2011      	movs	r0, #17
    2550:	f7fe feda 	bl	1308 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2554:	2011      	movs	r0, #17
    2556:	f7fe febb 	bl	12d0 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    255a:	2301      	movs	r3, #1
    255c:	60a3      	str	r3, [r4, #8]
    255e:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2560:	4a12      	ldr	r2, [pc, #72]	; (25ac <sys_clock_driver_init+0x84>)
    2562:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    2564:	2400      	movs	r4, #0
    2566:	9401      	str	r4, [sp, #4]
    2568:	4b11      	ldr	r3, [pc, #68]	; (25b0 <sys_clock_driver_init+0x88>)
    256a:	9300      	str	r3, [sp, #0]
    256c:	4a11      	ldr	r2, [pc, #68]	; (25b4 <sys_clock_driver_init+0x8c>)
    256e:	2300      	movs	r3, #0
    2570:	4620      	mov	r0, r4
    2572:	f002 ffe0 	bl	5536 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2576:	4628      	mov	r0, r5
    2578:	f7ff fbd2 	bl	1d20 <z_nrf_clock_control_lf_on>

	return 0;
}
    257c:	4620      	mov	r0, r4
    257e:	b003      	add	sp, #12
    2580:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2582:	4a0d      	ldr	r2, [pc, #52]	; (25b8 <sys_clock_driver_init+0x90>)
    2584:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2588:	f04f 30ff 	mov.w	r0, #4294967295
    258c:	f04f 31ff 	mov.w	r1, #4294967295
    2590:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2594:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2598:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    259a:	4902      	ldr	r1, [pc, #8]	; (25a4 <sys_clock_driver_init+0x7c>)
    259c:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    25a0:	3301      	adds	r3, #1
    25a2:	e7c7      	b.n	2534 <sys_clock_driver_init+0xc>
    25a4:	40011000 	.word	0x40011000
    25a8:	e000e100 	.word	0xe000e100
    25ac:	20000328 	.word	0x20000328
    25b0:	000023d1 	.word	0x000023d1
    25b4:	007fffff 	.word	0x007fffff
    25b8:	200000d0 	.word	0x200000d0

000025bc <process_channel>:
{
    25bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    25c0:	b082      	sub	sp, #8
    25c2:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    25c4:	f7ff fe98 	bl	22f8 <channel_processing_check_and_clear>
    25c8:	b910      	cbnz	r0, 25d0 <process_channel+0x14>
}
    25ca:	b002      	add	sp, #8
    25cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    25d0:	f7ff ff3a 	bl	2448 <z_nrf_rtc_timer_read>
    25d4:	4682      	mov	sl, r0
    25d6:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
    25d8:	f002 ff64 	bl	54a4 <full_int_lock>
    25dc:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
    25de:	4b13      	ldr	r3, [pc, #76]	; (262c <process_channel+0x70>)
    25e0:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    25e4:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    25e8:	45c2      	cmp	sl, r8
    25ea:	eb76 0309 	sbcs.w	r3, r6, r9
    25ee:	d20b      	bcs.n	2608 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    25f0:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    25f2:	4628      	mov	r0, r5
    25f4:	f002 ff5f 	bl	54b6 <full_int_unlock>
		if (handler) {
    25f8:	2e00      	cmp	r6, #0
    25fa:	d0e6      	beq.n	25ca <process_channel+0xe>
			handler(chan, expire_time, user_context);
    25fc:	9700      	str	r7, [sp, #0]
    25fe:	4642      	mov	r2, r8
    2600:	464b      	mov	r3, r9
    2602:	4620      	mov	r0, r4
    2604:	47b0      	blx	r6
}
    2606:	e7e0      	b.n	25ca <process_channel+0xe>
			handler = cc_data[chan].callback;
    2608:	4a08      	ldr	r2, [pc, #32]	; (262c <process_channel+0x70>)
    260a:	0123      	lsls	r3, r4, #4
    260c:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    2610:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    2612:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    2614:	2000      	movs	r0, #0
    2616:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2618:	f04f 32ff 	mov.w	r2, #4294967295
    261c:	f04f 33ff 	mov.w	r3, #4294967295
    2620:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    2624:	4620      	mov	r0, r4
    2626:	f7ff fe2f 	bl	2288 <event_disable>
    262a:	e7e2      	b.n	25f2 <process_channel+0x36>
    262c:	200000d0 	.word	0x200000d0

00002630 <rtc_nrf_isr>:
{
    2630:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    2632:	4b0e      	ldr	r3, [pc, #56]	; (266c <rtc_nrf_isr+0x3c>)
    2634:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2638:	f013 0f02 	tst.w	r3, #2
    263c:	d00d      	beq.n	265a <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    263e:	4b0b      	ldr	r3, [pc, #44]	; (266c <rtc_nrf_isr+0x3c>)
    2640:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2644:	b14b      	cbz	r3, 265a <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2646:	4b09      	ldr	r3, [pc, #36]	; (266c <rtc_nrf_isr+0x3c>)
    2648:	2200      	movs	r2, #0
    264a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    264e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    2652:	4a07      	ldr	r2, [pc, #28]	; (2670 <rtc_nrf_isr+0x40>)
    2654:	6813      	ldr	r3, [r2, #0]
    2656:	3301      	adds	r3, #1
    2658:	6013      	str	r3, [r2, #0]
{
    265a:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    265c:	2c00      	cmp	r4, #0
    265e:	dd00      	ble.n	2662 <rtc_nrf_isr+0x32>
}
    2660:	bd10      	pop	{r4, pc}
		process_channel(chan);
    2662:	4620      	mov	r0, r4
    2664:	f7ff ffaa 	bl	25bc <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2668:	3401      	adds	r4, #1
    266a:	e7f7      	b.n	265c <rtc_nrf_isr+0x2c>
    266c:	40011000 	.word	0x40011000
    2670:	2000032c 	.word	0x2000032c

00002674 <sys_clock_set_timeout>:
{
    2674:	b510      	push	{r4, lr}
    2676:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2678:	f1b0 3fff 	cmp.w	r0, #4294967295
    267c:	d006      	beq.n	268c <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    267e:	2801      	cmp	r0, #1
    2680:	dd06      	ble.n	2690 <sys_clock_set_timeout+0x1c>
    2682:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2686:	da05      	bge.n	2694 <sys_clock_set_timeout+0x20>
    2688:	1e44      	subs	r4, r0, #1
    268a:	e004      	b.n	2696 <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    268c:	480f      	ldr	r0, [pc, #60]	; (26cc <sys_clock_set_timeout+0x58>)
    268e:	e7f8      	b.n	2682 <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2690:	2400      	movs	r4, #0
    2692:	e000      	b.n	2696 <sys_clock_set_timeout+0x22>
    2694:	4c0d      	ldr	r4, [pc, #52]	; (26cc <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2696:	f7ff fed7 	bl	2448 <z_nrf_rtc_timer_read>
    269a:	4b0d      	ldr	r3, [pc, #52]	; (26d0 <sys_clock_set_timeout+0x5c>)
    269c:	6819      	ldr	r1, [r3, #0]
    269e:	685b      	ldr	r3, [r3, #4]
    26a0:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
    26a2:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    26a6:	d300      	bcc.n	26aa <sys_clock_set_timeout+0x36>
		ticks = 0;
    26a8:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    26aa:	4420      	add	r0, r4
    26ac:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
    26ae:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    26b2:	d300      	bcc.n	26b6 <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    26b4:	4a05      	ldr	r2, [pc, #20]	; (26cc <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    26b6:	2000      	movs	r0, #0
    26b8:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    26ba:	9001      	str	r0, [sp, #4]
    26bc:	4905      	ldr	r1, [pc, #20]	; (26d4 <sys_clock_set_timeout+0x60>)
    26be:	9100      	str	r1, [sp, #0]
    26c0:	f143 0300 	adc.w	r3, r3, #0
    26c4:	f002 ff37 	bl	5536 <compare_set>
}
    26c8:	b002      	add	sp, #8
    26ca:	bd10      	pop	{r4, pc}
    26cc:	007fffff 	.word	0x007fffff
    26d0:	200000e0 	.word	0x200000e0
    26d4:	000023d1 	.word	0x000023d1

000026d8 <sys_clock_elapsed>:
{
    26d8:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    26da:	f7ff feb5 	bl	2448 <z_nrf_rtc_timer_read>
    26de:	4b02      	ldr	r3, [pc, #8]	; (26e8 <sys_clock_elapsed+0x10>)
    26e0:	681b      	ldr	r3, [r3, #0]
}
    26e2:	1ac0      	subs	r0, r0, r3
    26e4:	bd08      	pop	{r3, pc}
    26e6:	bf00      	nop
    26e8:	200000e0 	.word	0x200000e0

000026ec <nrf_pin_configure>:
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input,
				       nrf_gpio_pin_drive_t drive)
{
    26ec:	b500      	push	{lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    26ee:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    26f2:	d001      	beq.n	26f8 <nrf_pin_configure+0xc>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    26f4:	2201      	movs	r2, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
    26f6:	2100      	movs	r1, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    26f8:	f3c0 1e81 	ubfx	lr, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
    26fc:	f3c0 2c03 	ubfx	ip, r0, #8, #4
    *p_pin = pin_number & 0x1F;
    2700:	f000 031f 	and.w	r3, r0, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2704:	f010 0f20 	tst.w	r0, #32
    2708:	d10d      	bne.n	2726 <nrf_pin_configure+0x3a>
        case 0: return NRF_P0;
    270a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    270e:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    2712:	ea41 018e 	orr.w	r1, r1, lr, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2716:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    271a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    271e:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
    2722:	f85d fb04 	ldr.w	pc, [sp], #4
        case 1: return NRF_P1;
    2726:	4801      	ldr	r0, [pc, #4]	; (272c <nrf_pin_configure+0x40>)
    2728:	e7f1      	b.n	270e <nrf_pin_configure+0x22>
    272a:	bf00      	nop
    272c:	50000300 	.word	0x50000300

00002730 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    2730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2734:	4606      	mov	r6, r0
    2736:	460f      	mov	r7, r1
    2738:	4690      	mov	r8, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    273a:	2400      	movs	r4, #0
    273c:	e017      	b.n	276e <pinctrl_configure_pins+0x3e>
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);

		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    273e:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2742:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    2746:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    274a:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    274e:	f011 0f20 	tst.w	r1, #32
    2752:	d14f      	bne.n	27f4 <pinctrl_configure_pins+0xc4>
        case 0: return NRF_P0;
    2754:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2758:	2101      	movs	r1, #1
    275a:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    275e:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2762:	460a      	mov	r2, r1
    2764:	5830      	ldr	r0, [r6, r0]
    2766:	f7ff ffc1 	bl	26ec <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    276a:	3401      	adds	r4, #1
    276c:	b2e4      	uxtb	r4, r4
    276e:	42bc      	cmp	r4, r7
    2770:	f080 816e 	bcs.w	2a50 <pinctrl_configure_pins+0x320>
		__unused nrf_gpio_pin_drive_t drive = NRF_GET_DRIVE(pins[i]);
    2774:	00a0      	lsls	r0, r4, #2
    2776:	f856 5024 	ldr.w	r5, [r6, r4, lsl #2]
    277a:	f3c5 2303 	ubfx	r3, r5, #8, #4
		switch (NRF_GET_FUN(pins[i])) {
    277e:	0c2a      	lsrs	r2, r5, #16
    2780:	2a19      	cmp	r2, #25
    2782:	f200 8167 	bhi.w	2a54 <pinctrl_configure_pins+0x324>
    2786:	a101      	add	r1, pc, #4	; (adr r1, 278c <pinctrl_configure_pins+0x5c>)
    2788:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    278c:	0000273f 	.word	0x0000273f
    2790:	000027f9 	.word	0x000027f9
    2794:	0000280f 	.word	0x0000280f
    2798:	00002841 	.word	0x00002841
    279c:	00002857 	.word	0x00002857
    27a0:	00002889 	.word	0x00002889
    27a4:	000028bb 	.word	0x000028bb
    27a8:	00002a55 	.word	0x00002a55
    27ac:	00002a55 	.word	0x00002a55
    27b0:	00002a55 	.word	0x00002a55
    27b4:	00002a55 	.word	0x00002a55
    27b8:	000028d1 	.word	0x000028d1
    27bc:	000028e9 	.word	0x000028e9
    27c0:	00002a55 	.word	0x00002a55
    27c4:	00002a55 	.word	0x00002a55
    27c8:	00002a55 	.word	0x00002a55
    27cc:	00002a55 	.word	0x00002a55
    27d0:	00002a55 	.word	0x00002a55
    27d4:	00002a55 	.word	0x00002a55
    27d8:	00002a55 	.word	0x00002a55
    27dc:	00002a55 	.word	0x00002a55
    27e0:	00002a55 	.word	0x00002a55
    27e4:	00002901 	.word	0x00002901
    27e8:	00002955 	.word	0x00002955
    27ec:	000029a9 	.word	0x000029a9
    27f0:	000029fd 	.word	0x000029fd
        case 1: return NRF_P1;
    27f4:	4d99      	ldr	r5, [pc, #612]	; (2a5c <pinctrl_configure_pins+0x32c>)
    27f6:	e7af      	b.n	2758 <pinctrl_configure_pins+0x28>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    27f8:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    27fc:	f8c8 5514 	str.w	r5, [r8, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2800:	2200      	movs	r2, #0
    2802:	4611      	mov	r1, r2
    2804:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    2808:	f7ff ff70 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    280c:	e7ad      	b.n	276a <pinctrl_configure_pins+0x3a>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    280e:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2812:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    2816:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    281a:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    281e:	f011 0f20 	tst.w	r1, #32
    2822:	d10b      	bne.n	283c <pinctrl_configure_pins+0x10c>
        case 0: return NRF_P0;
    2824:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2828:	2101      	movs	r1, #1
    282a:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTSET = set_mask;
    282e:	f8c5 2508 	str.w	r2, [r5, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2832:	460a      	mov	r2, r1
    2834:	5830      	ldr	r0, [r6, r0]
    2836:	f7ff ff59 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    283a:	e796      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    283c:	4d87      	ldr	r5, [pc, #540]	; (2a5c <pinctrl_configure_pins+0x32c>)
    283e:	e7f3      	b.n	2828 <pinctrl_configure_pins+0xf8>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    2840:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2844:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2848:	2200      	movs	r2, #0
    284a:	4611      	mov	r1, r2
    284c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    2850:	f7ff ff4c 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    2854:	e789      	b.n	276a <pinctrl_configure_pins+0x3a>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    2856:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    285a:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    285e:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2862:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2866:	f011 0f20 	tst.w	r1, #32
    286a:	d10b      	bne.n	2884 <pinctrl_configure_pins+0x154>
        case 0: return NRF_P0;
    286c:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2870:	2101      	movs	r1, #1
    2872:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTCLR = clr_mask;
    2876:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    287a:	2200      	movs	r2, #0
    287c:	5830      	ldr	r0, [r6, r0]
    287e:	f7ff ff35 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    2882:	e772      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2884:	4d75      	ldr	r5, [pc, #468]	; (2a5c <pinctrl_configure_pins+0x32c>)
    2886:	e7f3      	b.n	2870 <pinctrl_configure_pins+0x140>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    2888:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    288c:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    2890:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2894:	f001 021f 	and.w	r2, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2898:	f011 0f20 	tst.w	r1, #32
    289c:	d10b      	bne.n	28b6 <pinctrl_configure_pins+0x186>
        case 0: return NRF_P0;
    289e:	f04f 45a0 	mov.w	r5, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    28a2:	2101      	movs	r1, #1
    28a4:	fa01 f202 	lsl.w	r2, r1, r2
    p_reg->OUTCLR = clr_mask;
    28a8:	f8c5 250c 	str.w	r2, [r5, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    28ac:	460a      	mov	r2, r1
    28ae:	5830      	ldr	r0, [r6, r0]
    28b0:	f7ff ff1c 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    28b4:	e759      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    28b6:	4d69      	ldr	r5, [pc, #420]	; (2a5c <pinctrl_configure_pins+0x32c>)
    28b8:	e7f3      	b.n	28a2 <pinctrl_configure_pins+0x172>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    28ba:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    28be:	f8c8 5510 	str.w	r5, [r8, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    28c2:	2200      	movs	r2, #0
    28c4:	4611      	mov	r1, r2
    28c6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
    28ca:	f7ff ff0f 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    28ce:	e74c      	b.n	276a <pinctrl_configure_pins+0x3a>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    28d0:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    28d4:	f8c8 5508 	str.w	r5, [r8, #1288]	; 0x508
			if (drive == NRF_DRIVE_S0S1) {
    28d8:	b903      	cbnz	r3, 28dc <pinctrl_configure_pins+0x1ac>
				 * suitable for TWI/TWIM peripherals (S0D1).
				 * This drive cannot be used always so that
				 * users are able to select e.g. H0D1 or E0E1
				 * in devicetree.
				 */
				drive = NRF_DRIVE_S0D1;
    28da:	2306      	movs	r3, #6
			}
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    28dc:	2200      	movs	r2, #0
    28de:	4611      	mov	r1, r2
    28e0:	5830      	ldr	r0, [r6, r0]
    28e2:	f7ff ff03 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    28e6:	e740      	b.n	276a <pinctrl_configure_pins+0x3a>
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    28e8:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    28ec:	f8c8 550c 	str.w	r5, [r8, #1292]	; 0x50c
			if (drive == NRF_DRIVE_S0S1) {
    28f0:	b903      	cbnz	r3, 28f4 <pinctrl_configure_pins+0x1c4>
				drive = NRF_DRIVE_S0D1;
    28f2:	2306      	movs	r3, #6
			}
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    28f4:	2200      	movs	r2, #0
    28f6:	4611      	mov	r1, r2
    28f8:	5830      	ldr	r0, [r6, r0]
    28fa:	f7ff fef7 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
    28fe:	e734      	b.n	276a <pinctrl_configure_pins+0x3a>
					  NRF_GPIO_PIN_INPUT_CONNECT, drive);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    2900:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2904:	f8c8 5560 	str.w	r5, [r8, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2908:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    290c:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    2910:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2914:	d111      	bne.n	293a <pinctrl_configure_pins+0x20a>
    *p_pin = pin_number & 0x1F;
    2916:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    291a:	094a      	lsrs	r2, r1, #5
    291c:	d10b      	bne.n	2936 <pinctrl_configure_pins+0x206>
        case 0: return NRF_P0;
    291e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2922:	2201      	movs	r2, #1
    2924:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    2926:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    292a:	2201      	movs	r2, #1
    292c:	4611      	mov	r1, r2
    292e:	5830      	ldr	r0, [r6, r0]
    2930:	f7ff fedc 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2934:	e719      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2936:	4949      	ldr	r1, [pc, #292]	; (2a5c <pinctrl_configure_pins+0x32c>)
    2938:	e7f3      	b.n	2922 <pinctrl_configure_pins+0x1f2>
    *p_pin = pin_number & 0x1F;
    293a:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    293e:	094a      	lsrs	r2, r1, #5
    2940:	d106      	bne.n	2950 <pinctrl_configure_pins+0x220>
        case 0: return NRF_P0;
    2942:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2946:	2201      	movs	r2, #1
    2948:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    294a:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    294e:	e7ec      	b.n	292a <pinctrl_configure_pins+0x1fa>
        case 1: return NRF_P1;
    2950:	4942      	ldr	r1, [pc, #264]	; (2a5c <pinctrl_configure_pins+0x32c>)
    2952:	e7f8      	b.n	2946 <pinctrl_configure_pins+0x216>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    2954:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2958:	f8c8 5564 	str.w	r5, [r8, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    295c:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    2960:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    2964:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2968:	d111      	bne.n	298e <pinctrl_configure_pins+0x25e>
    *p_pin = pin_number & 0x1F;
    296a:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    296e:	094a      	lsrs	r2, r1, #5
    2970:	d10b      	bne.n	298a <pinctrl_configure_pins+0x25a>
        case 0: return NRF_P0;
    2972:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2976:	2201      	movs	r2, #1
    2978:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    297a:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    297e:	2201      	movs	r2, #1
    2980:	4611      	mov	r1, r2
    2982:	5830      	ldr	r0, [r6, r0]
    2984:	f7ff feb2 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2988:	e6ef      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    298a:	4934      	ldr	r1, [pc, #208]	; (2a5c <pinctrl_configure_pins+0x32c>)
    298c:	e7f3      	b.n	2976 <pinctrl_configure_pins+0x246>
    *p_pin = pin_number & 0x1F;
    298e:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2992:	094a      	lsrs	r2, r1, #5
    2994:	d106      	bne.n	29a4 <pinctrl_configure_pins+0x274>
        case 0: return NRF_P0;
    2996:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    299a:	2201      	movs	r2, #1
    299c:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    299e:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    29a2:	e7ec      	b.n	297e <pinctrl_configure_pins+0x24e>
        case 1: return NRF_P1;
    29a4:	492d      	ldr	r1, [pc, #180]	; (2a5c <pinctrl_configure_pins+0x32c>)
    29a6:	e7f8      	b.n	299a <pinctrl_configure_pins+0x26a>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    29a8:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    29ac:	f8c8 5568 	str.w	r5, [r8, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    29b0:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    29b4:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    29b8:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    29bc:	d111      	bne.n	29e2 <pinctrl_configure_pins+0x2b2>
    *p_pin = pin_number & 0x1F;
    29be:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29c2:	094a      	lsrs	r2, r1, #5
    29c4:	d10b      	bne.n	29de <pinctrl_configure_pins+0x2ae>
        case 0: return NRF_P0;
    29c6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    29ca:	2201      	movs	r2, #1
    29cc:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    29ce:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    29d2:	2201      	movs	r2, #1
    29d4:	4611      	mov	r1, r2
    29d6:	5830      	ldr	r0, [r6, r0]
    29d8:	f7ff fe88 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    29dc:	e6c5      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    29de:	491f      	ldr	r1, [pc, #124]	; (2a5c <pinctrl_configure_pins+0x32c>)
    29e0:	e7f3      	b.n	29ca <pinctrl_configure_pins+0x29a>
    *p_pin = pin_number & 0x1F;
    29e2:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    29e6:	094a      	lsrs	r2, r1, #5
    29e8:	d106      	bne.n	29f8 <pinctrl_configure_pins+0x2c8>
        case 0: return NRF_P0;
    29ea:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    29ee:	2201      	movs	r2, #1
    29f0:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    29f2:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    29f6:	e7ec      	b.n	29d2 <pinctrl_configure_pins+0x2a2>
        case 1: return NRF_P1;
    29f8:	4918      	ldr	r1, [pc, #96]	; (2a5c <pinctrl_configure_pins+0x32c>)
    29fa:	e7f8      	b.n	29ee <pinctrl_configure_pins+0x2be>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    29fc:	f005 053f 	and.w	r5, r5, #63	; 0x3f
    2a00:	f8c8 556c 	str.w	r5, [r8, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2a04:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
    2a08:	f002 013f 	and.w	r1, r2, #63	; 0x3f
    if (value == 0)
    2a0c:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    2a10:	d111      	bne.n	2a36 <pinctrl_configure_pins+0x306>
    *p_pin = pin_number & 0x1F;
    2a12:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a16:	094a      	lsrs	r2, r1, #5
    2a18:	d10b      	bne.n	2a32 <pinctrl_configure_pins+0x302>
        case 0: return NRF_P0;
    2a1a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2a1e:	2201      	movs	r2, #1
    2a20:	40aa      	lsls	r2, r5
    p_reg->OUTCLR = clr_mask;
    2a22:	f8c1 250c 	str.w	r2, [r1, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2a26:	2201      	movs	r2, #1
    2a28:	4611      	mov	r1, r2
    2a2a:	5830      	ldr	r0, [r6, r0]
    2a2c:	f7ff fe5e 	bl	26ec <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT, drive);
			break;
    2a30:	e69b      	b.n	276a <pinctrl_configure_pins+0x3a>
        case 1: return NRF_P1;
    2a32:	490a      	ldr	r1, [pc, #40]	; (2a5c <pinctrl_configure_pins+0x32c>)
    2a34:	e7f3      	b.n	2a1e <pinctrl_configure_pins+0x2ee>
    *p_pin = pin_number & 0x1F;
    2a36:	f001 051f 	and.w	r5, r1, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2a3a:	094a      	lsrs	r2, r1, #5
    2a3c:	d106      	bne.n	2a4c <pinctrl_configure_pins+0x31c>
        case 0: return NRF_P0;
    2a3e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2a42:	2201      	movs	r2, #1
    2a44:	40aa      	lsls	r2, r5
    p_reg->OUTSET = set_mask;
    2a46:	f8c1 2508 	str.w	r2, [r1, #1288]	; 0x508
}
    2a4a:	e7ec      	b.n	2a26 <pinctrl_configure_pins+0x2f6>
        case 1: return NRF_P1;
    2a4c:	4903      	ldr	r1, [pc, #12]	; (2a5c <pinctrl_configure_pins+0x32c>)
    2a4e:	e7f8      	b.n	2a42 <pinctrl_configure_pins+0x312>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    2a50:	2000      	movs	r0, #0
    2a52:	e001      	b.n	2a58 <pinctrl_configure_pins+0x328>
		switch (NRF_GET_FUN(pins[i])) {
    2a54:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2a5c:	50000300 	.word	0x50000300

00002a60 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2a60:	4b02      	ldr	r3, [pc, #8]	; (2a6c <nvmc_wait+0xc>)
    2a62:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2a66:	2b00      	cmp	r3, #0
    2a68:	d0fa      	beq.n	2a60 <nvmc_wait>
}
    2a6a:	4770      	bx	lr
    2a6c:	4001e000 	.word	0x4001e000

00002a70 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    2a70:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2a72:	4b03      	ldr	r3, [pc, #12]	; (2a80 <nvmc_config+0x10>)
    2a74:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    2a78:	f7ff fff2 	bl	2a60 <nvmc_wait>
}
    2a7c:	bd08      	pop	{r3, pc}
    2a7e:	bf00      	nop
    2a80:	4001e000 	.word	0x4001e000

00002a84 <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2a84:	4b01      	ldr	r3, [pc, #4]	; (2a8c <SystemCoreClockUpdate+0x8>)
    2a86:	4a02      	ldr	r2, [pc, #8]	; (2a90 <SystemCoreClockUpdate+0xc>)
    2a88:	601a      	str	r2, [r3, #0]
}
    2a8a:	4770      	bx	lr
    2a8c:	20000034 	.word	0x20000034
    2a90:	03d09000 	.word	0x03d09000

00002a94 <SystemInit>:

void SystemInit(void)
{
    2a94:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    2a96:	f002 fd89 	bl	55ac <nrf52_errata_36>
    2a9a:	b140      	cbz	r0, 2aae <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2a9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2aa0:	2200      	movs	r2, #0
    2aa2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    2aa6:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2aaa:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2aae:	f002 fd87 	bl	55c0 <nrf52_errata_66>
    2ab2:	2800      	cmp	r0, #0
    2ab4:	d046      	beq.n	2b44 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    2ab6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2aba:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2abe:	4b45      	ldr	r3, [pc, #276]	; (2bd4 <SystemInit+0x140>)
    2ac0:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    2ac4:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2ac8:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2acc:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2ad0:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    2ad4:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2ad8:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2adc:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2ae0:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    2ae4:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2ae8:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2aec:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2af0:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    2af4:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2af8:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2afc:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2b00:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    2b04:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2b08:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2b0c:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2b10:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    2b14:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    2b18:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    2b1c:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    2b20:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    2b24:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    2b28:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    2b2c:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    2b30:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    2b34:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    2b38:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    2b3c:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    2b40:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    2b44:	f002 fd46 	bl	55d4 <nrf52_errata_136>
    2b48:	b160      	cbz	r0, 2b64 <SystemInit+0xd0>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2b4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b4e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2b52:	f013 0f01 	tst.w	r3, #1
    2b56:	d005      	beq.n	2b64 <SystemInit+0xd0>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    2b58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b5c:	f06f 0201 	mvn.w	r2, #1
    2b60:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    2b64:	f002 fd40 	bl	55e8 <nrf52_configuration_249>
    2b68:	b138      	cbz	r0, 2b7a <SystemInit+0xe6>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2b6a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2b6e:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2b72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2b76:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2b7a:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2b7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    2b82:	2b00      	cmp	r3, #0
    2b84:	db08      	blt.n	2b98 <SystemInit+0x104>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    2b86:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2b8a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2b8e:	2b00      	cmp	r3, #0
    2b90:	db02      	blt.n	2b98 <SystemInit+0x104>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    2b92:	f7ff ff77 	bl	2a84 <SystemCoreClockUpdate>
}
    2b96:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    2b98:	2001      	movs	r0, #1
    2b9a:	f7ff ff69 	bl	2a70 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2b9e:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    2ba2:	2512      	movs	r5, #18
    2ba4:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    2ba8:	f7ff ff5a 	bl	2a60 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    2bac:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    2bb0:	f7ff ff56 	bl	2a60 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    2bb4:	2000      	movs	r0, #0
    2bb6:	f7ff ff5b 	bl	2a70 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    2bba:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    2bbe:	4906      	ldr	r1, [pc, #24]	; (2bd8 <SystemInit+0x144>)
    2bc0:	68ca      	ldr	r2, [r1, #12]
    2bc2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    2bc6:	4b05      	ldr	r3, [pc, #20]	; (2bdc <SystemInit+0x148>)
    2bc8:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    2bca:	60cb      	str	r3, [r1, #12]
    2bcc:	f3bf 8f4f 	dsb	sy
    __NOP();
    2bd0:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    2bd2:	e7fd      	b.n	2bd0 <SystemInit+0x13c>
    2bd4:	4000c000 	.word	0x4000c000
    2bd8:	e000ed00 	.word	0xe000ed00
    2bdc:	05fa0004 	.word	0x05fa0004

00002be0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    2be0:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    2be2:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    2be4:	fab4 f384 	clz	r3, r4
    2be8:	f1c3 031f 	rsb	r3, r3, #31
    2bec:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    2bf0:	2b00      	cmp	r3, #0
    2bf2:	db16      	blt.n	2c22 <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    2bf4:	2201      	movs	r2, #1
    2bf6:	fa02 f303 	lsl.w	r3, r2, r3
    2bfa:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2bfe:	f3bf 8f5b 	dmb	ish
    2c02:	e850 2f00 	ldrex	r2, [r0]
    2c06:	42a2      	cmp	r2, r4
    2c08:	d104      	bne.n	2c14 <nrfx_flag32_alloc+0x34>
    2c0a:	e840 3e00 	strex	lr, r3, [r0]
    2c0e:	f1be 0f00 	cmp.w	lr, #0
    2c12:	d1f6      	bne.n	2c02 <nrfx_flag32_alloc+0x22>
    2c14:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c18:	d1e3      	bne.n	2be2 <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    2c1a:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    2c1e:	4802      	ldr	r0, [pc, #8]	; (2c28 <nrfx_flag32_alloc+0x48>)
}
    2c20:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    2c22:	4802      	ldr	r0, [pc, #8]	; (2c2c <nrfx_flag32_alloc+0x4c>)
    2c24:	e7fc      	b.n	2c20 <nrfx_flag32_alloc+0x40>
    2c26:	bf00      	nop
    2c28:	0bad0000 	.word	0x0bad0000
    2c2c:	0bad0002 	.word	0x0bad0002

00002c30 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2c30:	6803      	ldr	r3, [r0, #0]
    2c32:	40cb      	lsrs	r3, r1
    2c34:	f013 0f01 	tst.w	r3, #1
    2c38:	d115      	bne.n	2c66 <nrfx_flag32_free+0x36>
{
    2c3a:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    2c3c:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    2c3e:	2301      	movs	r3, #1
    2c40:	408b      	lsls	r3, r1
    2c42:	4313      	orrs	r3, r2
    2c44:	f3bf 8f5b 	dmb	ish
    2c48:	e850 cf00 	ldrex	ip, [r0]
    2c4c:	4594      	cmp	ip, r2
    2c4e:	d104      	bne.n	2c5a <nrfx_flag32_free+0x2a>
    2c50:	e840 3e00 	strex	lr, r3, [r0]
    2c54:	f1be 0f00 	cmp.w	lr, #0
    2c58:	d1f6      	bne.n	2c48 <nrfx_flag32_free+0x18>
    2c5a:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2c5e:	d1ed      	bne.n	2c3c <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    2c60:	4802      	ldr	r0, [pc, #8]	; (2c6c <nrfx_flag32_free+0x3c>)
}
    2c62:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    2c66:	4802      	ldr	r0, [pc, #8]	; (2c70 <nrfx_flag32_free+0x40>)
}
    2c68:	4770      	bx	lr
    2c6a:	bf00      	nop
    2c6c:	0bad0000 	.word	0x0bad0000
    2c70:	0bad0004 	.word	0x0bad0004

00002c74 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    2c74:	4b05      	ldr	r3, [pc, #20]	; (2c8c <nrfx_clock_init+0x18>)
    2c76:	791b      	ldrb	r3, [r3, #4]
    2c78:	b92b      	cbnz	r3, 2c86 <nrfx_clock_init+0x12>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    2c7a:	4b04      	ldr	r3, [pc, #16]	; (2c8c <nrfx_clock_init+0x18>)
    2c7c:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2c7e:	2201      	movs	r2, #1
    2c80:	711a      	strb	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2c82:	4803      	ldr	r0, [pc, #12]	; (2c90 <nrfx_clock_init+0x1c>)
    2c84:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    2c86:	4803      	ldr	r0, [pc, #12]	; (2c94 <nrfx_clock_init+0x20>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    2c88:	4770      	bx	lr
    2c8a:	bf00      	nop
    2c8c:	20000330 	.word	0x20000330
    2c90:	0bad0000 	.word	0x0bad0000
    2c94:	0bad000c 	.word	0x0bad000c

00002c98 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2c98:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2c9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2c9e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    2ca2:	b163      	cbz	r3, 2cbe <nrfx_power_clock_irq_handler+0x26>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2ca4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ca8:	2000      	movs	r0, #0
    2caa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
    2cae:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    2cb2:	2201      	movs	r2, #1
    2cb4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        {
            m_clock_cb.hfclk_started = true;
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2cb8:	4b13      	ldr	r3, [pc, #76]	; (2d08 <nrfx_power_clock_irq_handler+0x70>)
    2cba:	681b      	ldr	r3, [r3, #0]
    2cbc:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2cbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cc2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2cc6:	b19b      	cbz	r3, 2cf0 <nrfx_power_clock_irq_handler+0x58>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2cc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ccc:	2200      	movs	r2, #0
    2cce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2cd2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2cd6:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2cda:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2cde:	f012 0f03 	tst.w	r2, #3
    2ce2:	d106      	bne.n	2cf2 <nrfx_power_clock_irq_handler+0x5a>
    p_reg->LFCLKSRC = (uint32_t)(source);
    2ce4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2ce8:	2201      	movs	r2, #1
    2cea:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2cee:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2cf0:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    2cf2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2cf6:	2202      	movs	r2, #2
    2cf8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2cfc:	4b02      	ldr	r3, [pc, #8]	; (2d08 <nrfx_power_clock_irq_handler+0x70>)
    2cfe:	681b      	ldr	r3, [r3, #0]
    2d00:	2001      	movs	r0, #1
    2d02:	4798      	blx	r3
}
    2d04:	e7f4      	b.n	2cf0 <nrfx_power_clock_irq_handler+0x58>
    2d06:	bf00      	nop
    2d08:	20000330 	.word	0x20000330

00002d0c <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2d0c:	3008      	adds	r0, #8
    2d0e:	4b03      	ldr	r3, [pc, #12]	; (2d1c <pin_in_use+0x10>)
    2d10:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d14:	f000 0001 	and.w	r0, r0, #1
    2d18:	4770      	bx	lr
    2d1a:	bf00      	nop
    2d1c:	20000038 	.word	0x20000038

00002d20 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2d20:	3008      	adds	r0, #8
    2d22:	4b03      	ldr	r3, [pc, #12]	; (2d30 <pin_in_use_by_te+0x10>)
    2d24:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d28:	f3c0 1040 	ubfx	r0, r0, #5, #1
    2d2c:	4770      	bx	lr
    2d2e:	bf00      	nop
    2d30:	20000038 	.word	0x20000038

00002d34 <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    2d34:	3008      	adds	r0, #8
    2d36:	4b04      	ldr	r3, [pc, #16]	; (2d48 <pin_has_trigger+0x14>)
    2d38:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d3c:	f010 001c 	ands.w	r0, r0, #28
    2d40:	bf18      	it	ne
    2d42:	2001      	movne	r0, #1
    2d44:	4770      	bx	lr
    2d46:	bf00      	nop
    2d48:	20000038 	.word	0x20000038

00002d4c <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2d4c:	3008      	adds	r0, #8
    2d4e:	4b03      	ldr	r3, [pc, #12]	; (2d5c <pin_is_output+0x10>)
    2d50:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d54:	f3c0 0040 	ubfx	r0, r0, #1, #1
    2d58:	4770      	bx	lr
    2d5a:	bf00      	nop
    2d5c:	20000038 	.word	0x20000038

00002d60 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2d60:	3008      	adds	r0, #8
    2d62:	4b02      	ldr	r3, [pc, #8]	; (2d6c <pin_te_get+0xc>)
    2d64:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    2d68:	0b40      	lsrs	r0, r0, #13
    2d6a:	4770      	bx	lr
    2d6c:	20000038 	.word	0x20000038

00002d70 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2d70:	2200      	movs	r2, #0
    2d72:	e004      	b.n	2d7e <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2d74:	f04f 33ff 	mov.w	r3, #4294967295
    2d78:	4283      	cmp	r3, r0
    2d7a:	d00f      	beq.n	2d9c <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2d7c:	3201      	adds	r2, #1
    2d7e:	2a29      	cmp	r2, #41	; 0x29
    2d80:	d80a      	bhi.n	2d98 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2d82:	f102 0308 	add.w	r3, r2, #8
    2d86:	4906      	ldr	r1, [pc, #24]	; (2da0 <handler_in_use+0x30>)
    2d88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    2d8c:	f413 7f80 	tst.w	r3, #256	; 0x100
    2d90:	d0f0      	beq.n	2d74 <handler_in_use+0x4>
    2d92:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2d96:	e7ef      	b.n	2d78 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    2d98:	2000      	movs	r0, #0
    2d9a:	4770      	bx	lr
            return true;
    2d9c:	2001      	movs	r0, #1
}
    2d9e:	4770      	bx	lr
    2da0:	20000038 	.word	0x20000038

00002da4 <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2da4:	2300      	movs	r3, #0
    2da6:	b113      	cbz	r3, 2dae <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    2da8:	f04f 30ff 	mov.w	r0, #4294967295
}
    2dac:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2dae:	4a07      	ldr	r2, [pc, #28]	; (2dcc <find_handler+0x28>)
    2db0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    2db4:	4282      	cmp	r2, r0
    2db6:	d001      	beq.n	2dbc <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    2db8:	3301      	adds	r3, #1
    2dba:	e7f4      	b.n	2da6 <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2dbc:	4a03      	ldr	r2, [pc, #12]	; (2dcc <find_handler+0x28>)
    2dbe:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    2dc2:	6852      	ldr	r2, [r2, #4]
    2dc4:	428a      	cmp	r2, r1
    2dc6:	d1f7      	bne.n	2db8 <find_handler+0x14>
            return i;
    2dc8:	4618      	mov	r0, r3
    2dca:	4770      	bx	lr
    2dcc:	20000038 	.word	0x20000038

00002dd0 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2dd0:	3008      	adds	r0, #8
    2dd2:	4b06      	ldr	r3, [pc, #24]	; (2dec <channel_handler_get+0x1c>)
    2dd4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    2dd8:	f410 7f80 	tst.w	r0, #256	; 0x100
    2ddc:	d004      	beq.n	2de8 <channel_handler_get+0x18>
    2dde:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    2de2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    2de6:	4770      	bx	lr
        return NULL;
    2de8:	2000      	movs	r0, #0
}
    2dea:	4770      	bx	lr
    2dec:	20000038 	.word	0x20000038

00002df0 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    2df0:	b570      	push	{r4, r5, r6, lr}
    2df2:	4604      	mov	r4, r0
    2df4:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    2df6:	f7ff ffeb 	bl	2dd0 <channel_handler_get>

    if (handler)
    2dfa:	b120      	cbz	r0, 2e06 <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    2dfc:	6806      	ldr	r6, [r0, #0]
    2dfe:	6842      	ldr	r2, [r0, #4]
    2e00:	4629      	mov	r1, r5
    2e02:	4620      	mov	r0, r4
    2e04:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    2e06:	4b04      	ldr	r3, [pc, #16]	; (2e18 <call_handler+0x28>)
    2e08:	689b      	ldr	r3, [r3, #8]
    2e0a:	b123      	cbz	r3, 2e16 <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    2e0c:	4a02      	ldr	r2, [pc, #8]	; (2e18 <call_handler+0x28>)
    2e0e:	68d2      	ldr	r2, [r2, #12]
    2e10:	4629      	mov	r1, r5
    2e12:	4620      	mov	r0, r4
    2e14:	4798      	blx	r3
    }
}
    2e16:	bd70      	pop	{r4, r5, r6, pc}
    2e18:	20000038 	.word	0x20000038

00002e1c <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e1c:	f100 0208 	add.w	r2, r0, #8
    2e20:	4b0e      	ldr	r3, [pc, #56]	; (2e5c <release_handler+0x40>)
    2e22:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2e26:	f413 7f80 	tst.w	r3, #256	; 0x100
    2e2a:	d016      	beq.n	2e5a <release_handler+0x3e>
{
    2e2c:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    2e2e:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    2e32:	4610      	mov	r0, r2
    2e34:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    2e38:	4a08      	ldr	r2, [pc, #32]	; (2e5c <release_handler+0x40>)
    2e3a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    2e3e:	4620      	mov	r0, r4
    2e40:	f7ff ff96 	bl	2d70 <handler_in_use>
    2e44:	b100      	cbz	r0, 2e48 <release_handler+0x2c>
}
    2e46:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    2e48:	4804      	ldr	r0, [pc, #16]	; (2e5c <release_handler+0x40>)
    2e4a:	2300      	movs	r3, #0
    2e4c:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2e50:	4621      	mov	r1, r4
    2e52:	3068      	adds	r0, #104	; 0x68
    2e54:	f7ff feec 	bl	2c30 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    2e58:	e7f5      	b.n	2e46 <release_handler+0x2a>
    2e5a:	4770      	bx	lr
    2e5c:	20000038 	.word	0x20000038

00002e60 <pin_handler_trigger_uninit>:
{
    2e60:	b510      	push	{r4, lr}
    2e62:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    2e64:	f7ff ff5c 	bl	2d20 <pin_in_use_by_te>
    2e68:	b140      	cbz	r0, 2e7c <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2e6a:	4620      	mov	r0, r4
    2e6c:	f7ff ff78 	bl	2d60 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2e70:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    2e74:	4b06      	ldr	r3, [pc, #24]	; (2e90 <pin_handler_trigger_uninit+0x30>)
    2e76:	2200      	movs	r2, #0
    2e78:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    2e7c:	4620      	mov	r0, r4
    2e7e:	f7ff ffcd 	bl	2e1c <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2e82:	3408      	adds	r4, #8
    2e84:	4b03      	ldr	r3, [pc, #12]	; (2e94 <pin_handler_trigger_uninit+0x34>)
    2e86:	2200      	movs	r2, #0
    2e88:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    2e8c:	bd10      	pop	{r4, pc}
    2e8e:	bf00      	nop
    2e90:	40006000 	.word	0x40006000
    2e94:	20000038 	.word	0x20000038

00002e98 <pin_handler_set>:
{
    2e98:	b570      	push	{r4, r5, r6, lr}
    2e9a:	b082      	sub	sp, #8
    2e9c:	4606      	mov	r6, r0
    2e9e:	460c      	mov	r4, r1
    2ea0:	4615      	mov	r5, r2
    release_handler(pin);
    2ea2:	f7ff ffbb 	bl	2e1c <release_handler>
    if (!handler)
    2ea6:	b324      	cbz	r4, 2ef2 <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    2ea8:	4629      	mov	r1, r5
    2eaa:	4620      	mov	r0, r4
    2eac:	f7ff ff7a 	bl	2da4 <find_handler>
    if (handler_id < 0)
    2eb0:	1e03      	subs	r3, r0, #0
    2eb2:	db13      	blt.n	2edc <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    2eb4:	4a10      	ldr	r2, [pc, #64]	; (2ef8 <pin_handler_set+0x60>)
    2eb6:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    2eba:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    2ebe:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    2ec0:	025b      	lsls	r3, r3, #9
    2ec2:	b29b      	uxth	r3, r3
    2ec4:	f106 0008 	add.w	r0, r6, #8
    2ec8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    2ecc:	430b      	orrs	r3, r1
    2ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    2ed2:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    2ed6:	4809      	ldr	r0, [pc, #36]	; (2efc <pin_handler_set+0x64>)
}
    2ed8:	b002      	add	sp, #8
    2eda:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2edc:	f10d 0107 	add.w	r1, sp, #7
    2ee0:	4807      	ldr	r0, [pc, #28]	; (2f00 <pin_handler_set+0x68>)
    2ee2:	f7ff fe7d 	bl	2be0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2ee6:	4b05      	ldr	r3, [pc, #20]	; (2efc <pin_handler_set+0x64>)
    2ee8:	4298      	cmp	r0, r3
    2eea:	d1f5      	bne.n	2ed8 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    2eec:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2ef0:	e7e0      	b.n	2eb4 <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    2ef2:	4802      	ldr	r0, [pc, #8]	; (2efc <pin_handler_set+0x64>)
    2ef4:	e7f0      	b.n	2ed8 <pin_handler_set+0x40>
    2ef6:	bf00      	nop
    2ef8:	20000038 	.word	0x20000038
    2efc:	0bad0000 	.word	0x0bad0000
    2f00:	200000a0 	.word	0x200000a0

00002f04 <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    2f04:	b538      	push	{r3, r4, r5, lr}
    2f06:	4604      	mov	r4, r0
    while (mask)
    2f08:	e018      	b.n	2f3c <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    2f0a:	fa94 f3a4 	rbit	r3, r4
    2f0e:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    2f12:	2201      	movs	r2, #1
    2f14:	409a      	lsls	r2, r3
    2f16:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2f1a:	4a0a      	ldr	r2, [pc, #40]	; (2f44 <gpiote_evt_handle+0x40>)
    2f1c:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2f20:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    2f24:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    2f28:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    2f2c:	f3c0 4001 	ubfx	r0, r0, #16, #2
    2f30:	f002 fc64 	bl	57fc <gpiote_polarity_to_trigger>
    2f34:	4601      	mov	r1, r0
    2f36:	4628      	mov	r0, r5
    2f38:	f7ff ff5a 	bl	2df0 <call_handler>
    while (mask)
    2f3c:	2c00      	cmp	r4, #0
    2f3e:	d1e4      	bne.n	2f0a <gpiote_evt_handle+0x6>
    }
}
    2f40:	bd38      	pop	{r3, r4, r5, pc}
    2f42:	bf00      	nop
    2f44:	40006000 	.word	0x40006000

00002f48 <latch_pending_read_and_check>:
{
    2f48:	b082      	sub	sp, #8
    2f4a:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    2f4c:	4b11      	ldr	r3, [pc, #68]	; (2f94 <latch_pending_read_and_check+0x4c>)
    2f4e:	e893 0003 	ldmia.w	r3, {r0, r1}
    2f52:	ab02      	add	r3, sp, #8
    2f54:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    2f58:	4660      	mov	r0, ip
    2f5a:	2300      	movs	r3, #0
    2f5c:	e00b      	b.n	2f76 <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    2f5e:	aa02      	add	r2, sp, #8
    2f60:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    2f64:	f852 2c08 	ldr.w	r2, [r2, #-8]
    2f68:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    2f6c:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    2f70:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    2f74:	3301      	adds	r3, #1
    2f76:	2b01      	cmp	r3, #1
    2f78:	d9f1      	bls.n	2f5e <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    2f7a:	2300      	movs	r3, #0
    2f7c:	2b01      	cmp	r3, #1
    2f7e:	d804      	bhi.n	2f8a <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
    2f80:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
    2f84:	b922      	cbnz	r2, 2f90 <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    2f86:	3301      	adds	r3, #1
    2f88:	e7f8      	b.n	2f7c <latch_pending_read_and_check+0x34>
    return false;
    2f8a:	2000      	movs	r0, #0
}
    2f8c:	b002      	add	sp, #8
    2f8e:	4770      	bx	lr
            return true;
    2f90:	2001      	movs	r0, #1
    2f92:	e7fb      	b.n	2f8c <latch_pending_read_and_check+0x44>
    2f94:	00005e90 	.word	0x00005e90

00002f98 <next_sense_cond_call_handler>:
{
    2f98:	b570      	push	{r4, r5, r6, lr}
    2f9a:	4604      	mov	r4, r0
    2f9c:	460d      	mov	r5, r1
    2f9e:	4616      	mov	r6, r2
    if (is_level(trigger))
    2fa0:	4608      	mov	r0, r1
    2fa2:	f002 fc2d 	bl	5800 <is_level>
    2fa6:	b9d0      	cbnz	r0, 2fde <next_sense_cond_call_handler+0x46>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2fa8:	2e02      	cmp	r6, #2
    2faa:	d052      	beq.n	3052 <next_sense_cond_call_handler+0xba>
    2fac:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
    2fae:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    2fb2:	0961      	lsrs	r1, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2fb4:	2901      	cmp	r1, #1
    2fb6:	d04e      	beq.n	3056 <next_sense_cond_call_handler+0xbe>
        case 0: return NRF_P0;
    2fb8:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    2fbc:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    2fc0:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    2fc4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    2fc8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    2fcc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    2fd0:	2d03      	cmp	r5, #3
    2fd2:	d044      	beq.n	305e <next_sense_cond_call_handler+0xc6>
    2fd4:	2e02      	cmp	r6, #2
    2fd6:	d040      	beq.n	305a <next_sense_cond_call_handler+0xc2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    2fd8:	2e03      	cmp	r6, #3
    2fda:	d045      	beq.n	3068 <next_sense_cond_call_handler+0xd0>
}
    2fdc:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    2fde:	4629      	mov	r1, r5
    2fe0:	4620      	mov	r0, r4
    2fe2:	f7ff ff05 	bl	2df0 <call_handler>
    *p_pin = pin_number & 0x1F;
    2fe6:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    2fea:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2fec:	2a01      	cmp	r2, #1
    2fee:	d02a      	beq.n	3046 <next_sense_cond_call_handler+0xae>
        case 0: return NRF_P0;
    2ff0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2ff4:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2ff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2ffc:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    3000:	429e      	cmp	r6, r3
    3002:	d1eb      	bne.n	2fdc <next_sense_cond_call_handler+0x44>
    *p_pin = pin_number & 0x1F;
    3004:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3008:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    300a:	2a01      	cmp	r2, #1
    300c:	d01d      	beq.n	304a <next_sense_cond_call_handler+0xb2>
        case 0: return NRF_P0;
    300e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3012:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3016:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    301a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    301e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    3022:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3026:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3028:	2c01      	cmp	r4, #1
    302a:	d010      	beq.n	304e <next_sense_cond_call_handler+0xb6>
        case 0: return NRF_P0;
    302c:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3030:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3034:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3038:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    303c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3040:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
    3044:	e7ca      	b.n	2fdc <next_sense_cond_call_handler+0x44>
        case 1: return NRF_P1;
    3046:	4a0a      	ldr	r2, [pc, #40]	; (3070 <next_sense_cond_call_handler+0xd8>)
    3048:	e7d4      	b.n	2ff4 <next_sense_cond_call_handler+0x5c>
    304a:	4909      	ldr	r1, [pc, #36]	; (3070 <next_sense_cond_call_handler+0xd8>)
    304c:	e7e1      	b.n	3012 <next_sense_cond_call_handler+0x7a>
    304e:	4908      	ldr	r1, [pc, #32]	; (3070 <next_sense_cond_call_handler+0xd8>)
    3050:	e7ee      	b.n	3030 <next_sense_cond_call_handler+0x98>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3052:	2003      	movs	r0, #3
    3054:	e7ab      	b.n	2fae <next_sense_cond_call_handler+0x16>
    3056:	4906      	ldr	r1, [pc, #24]	; (3070 <next_sense_cond_call_handler+0xd8>)
    3058:	e7b0      	b.n	2fbc <next_sense_cond_call_handler+0x24>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    305a:	2d01      	cmp	r5, #1
    305c:	d1bc      	bne.n	2fd8 <next_sense_cond_call_handler+0x40>
            call_handler(pin, trigger);
    305e:	4629      	mov	r1, r5
    3060:	4620      	mov	r0, r4
    3062:	f7ff fec5 	bl	2df0 <call_handler>
}
    3066:	e7b9      	b.n	2fdc <next_sense_cond_call_handler+0x44>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3068:	2d02      	cmp	r5, #2
    306a:	d1b7      	bne.n	2fdc <next_sense_cond_call_handler+0x44>
    306c:	e7f7      	b.n	305e <next_sense_cond_call_handler+0xc6>
    306e:	bf00      	nop
    3070:	50000300 	.word	0x50000300

00003074 <port_event_handle>:
{
    3074:	b570      	push	{r4, r5, r6, lr}
    3076:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    3078:	4a2f      	ldr	r2, [pc, #188]	; (3138 <port_event_handle+0xc4>)
    307a:	466b      	mov	r3, sp
    307c:	e892 0003 	ldmia.w	r2, {r0, r1}
    3080:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    3084:	2300      	movs	r3, #0
    3086:	a802      	add	r0, sp, #8
    3088:	e00b      	b.n	30a2 <port_event_handle+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    308a:	aa04      	add	r2, sp, #16
    308c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    3090:	f852 2c10 	ldr.w	r2, [r2, #-16]
    3094:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    3098:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    309c:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    30a0:	3301      	adds	r3, #1
    30a2:	2b01      	cmp	r3, #1
    30a4:	d9f1      	bls.n	308a <port_event_handle+0x16>
    30a6:	e042      	b.n	312e <port_event_handle+0xba>
        case 1: return NRF_P1;
    30a8:	4e24      	ldr	r6, [pc, #144]	; (313c <port_event_handle+0xc8>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    30aa:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    30ae:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
    30b2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    30b6:	f7ff ff6f 	bl	2f98 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    30ba:	2301      	movs	r3, #1
    30bc:	40ab      	lsls	r3, r5
    30be:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
            while (latch[i])
    30c2:	ab04      	add	r3, sp, #16
    30c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    30c8:	f853 0c08 	ldr.w	r0, [r3, #-8]
    30cc:	b310      	cbz	r0, 3114 <port_event_handle+0xa0>
                uint32_t pin = NRF_CTZ(latch[i]);
    30ce:	fa90 f0a0 	rbit	r0, r0
    30d2:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    30d6:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    30da:	f100 0208 	add.w	r2, r0, #8
    30de:	4b18      	ldr	r3, [pc, #96]	; (3140 <port_event_handle+0xcc>)
    30e0:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    30e4:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    30e8:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    30ea:	f000 0207 	and.w	r2, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    30ee:	f10d 0c08 	add.w	ip, sp, #8
    30f2:	2301      	movs	r3, #1
    30f4:	fa03 f202 	lsl.w	r2, r3, r2
    30f8:	f81c 3005 	ldrb.w	r3, [ip, r5]
    30fc:	ea23 0302 	bic.w	r3, r3, r2
    3100:	f80c 3005 	strb.w	r3, [ip, r5]
    *p_pin = pin_number & 0x1F;
    3104:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    3108:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    310a:	2b01      	cmp	r3, #1
    310c:	d0cc      	beq.n	30a8 <port_event_handle+0x34>
        case 0: return NRF_P0;
    310e:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    3112:	e7ca      	b.n	30aa <port_event_handle+0x36>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    3114:	3401      	adds	r4, #1
    3116:	2c01      	cmp	r4, #1
    3118:	d9d3      	bls.n	30c2 <port_event_handle+0x4e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    311a:	4b0a      	ldr	r3, [pc, #40]	; (3144 <port_event_handle+0xd0>)
    311c:	2200      	movs	r2, #0
    311e:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    3122:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
    3126:	a802      	add	r0, sp, #8
    3128:	f7ff ff0e 	bl	2f48 <latch_pending_read_and_check>
    312c:	b108      	cbz	r0, 3132 <port_event_handle+0xbe>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    312e:	2400      	movs	r4, #0
    3130:	e7f1      	b.n	3116 <port_event_handle+0xa2>
}
    3132:	b004      	add	sp, #16
    3134:	bd70      	pop	{r4, r5, r6, pc}
    3136:	bf00      	nop
    3138:	00005e90 	.word	0x00005e90
    313c:	50000300 	.word	0x50000300
    3140:	20000038 	.word	0x20000038
    3144:	40006000 	.word	0x40006000

00003148 <nrfx_gpiote_input_configure>:
{
    3148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    314c:	4604      	mov	r4, r0
    314e:	4615      	mov	r5, r2
    3150:	461e      	mov	r6, r3
    if (p_input_config)
    3152:	b371      	cbz	r1, 31b2 <nrfx_gpiote_input_configure+0x6a>
    3154:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    3156:	f002 fb3b 	bl	57d0 <pin_is_task_output>
    315a:	2800      	cmp	r0, #0
    315c:	f040 8099 	bne.w	3292 <nrfx_gpiote_input_configure+0x14a>
    *p_pin = pin_number & 0x1F;
    3160:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3164:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3166:	2b01      	cmp	r3, #1
    3168:	d045      	beq.n	31f6 <nrfx_gpiote_input_configure+0xae>
        case 0: return NRF_P0;
    316a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    316e:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    3172:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3176:	2f00      	cmp	r7, #0
    3178:	d03f      	beq.n	31fa <nrfx_gpiote_input_configure+0xb2>
    317a:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    317c:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
    3180:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3184:	2f00      	cmp	r7, #0
    3186:	d03a      	beq.n	31fe <nrfx_gpiote_input_configure+0xb6>
    3188:	7839      	ldrb	r1, [r7, #0]
    318a:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    318c:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    318e:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3192:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    3196:	4a43      	ldr	r2, [pc, #268]	; (32a4 <nrfx_gpiote_input_configure+0x15c>)
    3198:	f104 0108 	add.w	r1, r4, #8
    319c:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    31a0:	f023 0302 	bic.w	r3, r3, #2
    31a4:	b29b      	uxth	r3, r3
    31a6:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    31aa:	f043 0301 	orr.w	r3, r3, #1
    31ae:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    31b2:	b1bd      	cbz	r5, 31e4 <nrfx_gpiote_input_configure+0x9c>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    31b4:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    31b6:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    31ba:	4620      	mov	r0, r4
    31bc:	f7ff fdc6 	bl	2d4c <pin_is_output>
    31c0:	b1f8      	cbz	r0, 3202 <nrfx_gpiote_input_configure+0xba>
            if (use_evt)
    31c2:	f1b8 0f00 	cmp.w	r8, #0
    31c6:	d166      	bne.n	3296 <nrfx_gpiote_input_configure+0x14e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    31c8:	4a36      	ldr	r2, [pc, #216]	; (32a4 <nrfx_gpiote_input_configure+0x15c>)
    31ca:	f104 0108 	add.w	r1, r4, #8
    31ce:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    31d2:	f023 031c 	bic.w	r3, r3, #28
    31d6:	b29b      	uxth	r3, r3
    31d8:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    31dc:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    31e0:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    31e4:	2e00      	cmp	r6, #0
    31e6:	d05a      	beq.n	329e <nrfx_gpiote_input_configure+0x156>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    31e8:	6872      	ldr	r2, [r6, #4]
    31ea:	6831      	ldr	r1, [r6, #0]
    31ec:	4620      	mov	r0, r4
    31ee:	f7ff fe53 	bl	2e98 <pin_handler_set>
}
    31f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        case 1: return NRF_P1;
    31f6:	482c      	ldr	r0, [pc, #176]	; (32a8 <nrfx_gpiote_input_configure+0x160>)
    31f8:	e7b9      	b.n	316e <nrfx_gpiote_input_configure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    31fa:	2100      	movs	r1, #0
    31fc:	e7be      	b.n	317c <nrfx_gpiote_input_configure+0x34>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    31fe:	2100      	movs	r1, #0
    3200:	e7c4      	b.n	318c <nrfx_gpiote_input_configure+0x44>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    3202:	4a28      	ldr	r2, [pc, #160]	; (32a4 <nrfx_gpiote_input_configure+0x15c>)
    3204:	f104 0108 	add.w	r1, r4, #8
    3208:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    320c:	f023 0320 	bic.w	r3, r3, #32
    3210:	04db      	lsls	r3, r3, #19
    3212:	0cdb      	lsrs	r3, r3, #19
    3214:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    3218:	f1b8 0f00 	cmp.w	r8, #0
    321c:	d0d4      	beq.n	31c8 <nrfx_gpiote_input_configure+0x80>
                if (!edge)
    321e:	2f03      	cmp	r7, #3
    3220:	d83b      	bhi.n	329a <nrfx_gpiote_input_configure+0x152>
                uint8_t ch = *p_trigger_config->p_in_channel;
    3222:	686b      	ldr	r3, [r5, #4]
    3224:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    3226:	b937      	cbnz	r7, 3236 <nrfx_gpiote_input_configure+0xee>
    p_reg->CONFIG[idx] = 0;
    3228:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    322c:	4b1f      	ldr	r3, [pc, #124]	; (32ac <nrfx_gpiote_input_configure+0x164>)
    322e:	2200      	movs	r2, #0
    3230:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    3234:	e7c8      	b.n	31c8 <nrfx_gpiote_input_configure+0x80>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    3236:	4638      	mov	r0, r7
    3238:	f002 fae1 	bl	57fe <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    323c:	4b1b      	ldr	r3, [pc, #108]	; (32ac <nrfx_gpiote_input_configure+0x164>)
    323e:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    3242:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3246:	f021 0103 	bic.w	r1, r1, #3
    324a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    324e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    3252:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    3256:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    325a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    325e:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    3262:	0221      	lsls	r1, r4, #8
    3264:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    3268:	0400      	lsls	r0, r0, #16
    326a:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    326e:	4301      	orrs	r1, r0
    3270:	ea4c 0101 	orr.w	r1, ip, r1
    3274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3278:	036b      	lsls	r3, r5, #13
    327a:	b29b      	uxth	r3, r3
    327c:	4a09      	ldr	r2, [pc, #36]	; (32a4 <nrfx_gpiote_input_configure+0x15c>)
    327e:	f104 0108 	add.w	r1, r4, #8
    3282:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
    3286:	4303      	orrs	r3, r0
    3288:	f043 0320 	orr.w	r3, r3, #32
    328c:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    3290:	e79a      	b.n	31c8 <nrfx_gpiote_input_configure+0x80>
            return NRFX_ERROR_INVALID_PARAM;
    3292:	4807      	ldr	r0, [pc, #28]	; (32b0 <nrfx_gpiote_input_configure+0x168>)
    3294:	e7ad      	b.n	31f2 <nrfx_gpiote_input_configure+0xaa>
                return NRFX_ERROR_INVALID_PARAM;
    3296:	4806      	ldr	r0, [pc, #24]	; (32b0 <nrfx_gpiote_input_configure+0x168>)
    3298:	e7ab      	b.n	31f2 <nrfx_gpiote_input_configure+0xaa>
                    return NRFX_ERROR_INVALID_PARAM;
    329a:	4805      	ldr	r0, [pc, #20]	; (32b0 <nrfx_gpiote_input_configure+0x168>)
    329c:	e7a9      	b.n	31f2 <nrfx_gpiote_input_configure+0xaa>
        err = NRFX_SUCCESS;
    329e:	4805      	ldr	r0, [pc, #20]	; (32b4 <nrfx_gpiote_input_configure+0x16c>)
    32a0:	e7a7      	b.n	31f2 <nrfx_gpiote_input_configure+0xaa>
    32a2:	bf00      	nop
    32a4:	20000038 	.word	0x20000038
    32a8:	50000300 	.word	0x50000300
    32ac:	40006000 	.word	0x40006000
    32b0:	0bad0004 	.word	0x0bad0004
    32b4:	0bad0000 	.word	0x0bad0000

000032b8 <nrfx_gpiote_output_configure>:
{
    32b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    32ba:	4604      	mov	r4, r0
    32bc:	4615      	mov	r5, r2
    if (p_config)
    32be:	2900      	cmp	r1, #0
    32c0:	d055      	beq.n	336e <nrfx_gpiote_output_configure+0xb6>
    32c2:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    32c4:	f002 fa93 	bl	57ee <pin_is_input>
    32c8:	b128      	cbz	r0, 32d6 <nrfx_gpiote_output_configure+0x1e>
    32ca:	4620      	mov	r0, r4
    32cc:	f7ff fd28 	bl	2d20 <pin_in_use_by_te>
    32d0:	2800      	cmp	r0, #0
    32d2:	f040 80a2 	bne.w	341a <nrfx_gpiote_output_configure+0x162>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    32d6:	4620      	mov	r0, r4
    32d8:	f7ff fd2c 	bl	2d34 <pin_has_trigger>
    32dc:	b118      	cbz	r0, 32e6 <nrfx_gpiote_output_configure+0x2e>
    32de:	7873      	ldrb	r3, [r6, #1]
    32e0:	2b01      	cmp	r3, #1
    32e2:	f000 809c 	beq.w	341e <nrfx_gpiote_output_configure+0x166>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    32e6:	f106 0c01 	add.w	ip, r6, #1
    32ea:	1cb7      	adds	r7, r6, #2
    *p_pin = pin_number & 0x1F;
    32ec:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    32f0:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    32f2:	2b01      	cmp	r3, #1
    32f4:	d057      	beq.n	33a6 <nrfx_gpiote_output_configure+0xee>
        case 0: return NRF_P0;
    32f6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    32fa:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    32fe:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3302:	f1bc 0f00 	cmp.w	ip, #0
    3306:	d050      	beq.n	33aa <nrfx_gpiote_output_configure+0xf2>
    3308:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    330a:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    330e:	2f00      	cmp	r7, #0
    3310:	d04d      	beq.n	33ae <nrfx_gpiote_output_configure+0xf6>
    3312:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3316:	ea43 030e 	orr.w	r3, r3, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    331a:	2e00      	cmp	r6, #0
    331c:	d04a      	beq.n	33b4 <nrfx_gpiote_output_configure+0xfc>
    331e:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3322:	ea43 030e 	orr.w	r3, r3, lr
    cnf &= ~to_update;
    3326:	ea20 0003 	bic.w	r0, r0, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    332a:	f1bc 0f00 	cmp.w	ip, #0
    332e:	d044      	beq.n	33ba <nrfx_gpiote_output_configure+0x102>
    3330:	7873      	ldrb	r3, [r6, #1]
    3332:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3334:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3338:	2f00      	cmp	r7, #0
    333a:	d040      	beq.n	33be <nrfx_gpiote_output_configure+0x106>
    333c:	f896 c002 	ldrb.w	ip, [r6, #2]
    3340:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3344:	ea43 030c 	orr.w	r3, r3, ip
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3348:	2e00      	cmp	r6, #0
    334a:	d03b      	beq.n	33c4 <nrfx_gpiote_output_configure+0x10c>
    334c:	7836      	ldrb	r6, [r6, #0]
    334e:	0236      	lsls	r6, r6, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3350:	4333      	orrs	r3, r6
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3352:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    3354:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3358:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    335c:	4a33      	ldr	r2, [pc, #204]	; (342c <nrfx_gpiote_output_configure+0x174>)
    335e:	f104 0108 	add.w	r1, r4, #8
    3362:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3366:	f043 0303 	orr.w	r3, r3, #3
    336a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    336e:	2d00      	cmp	r5, #0
    3370:	d057      	beq.n	3422 <nrfx_gpiote_output_configure+0x16a>
        if (pin_is_input(pin))
    3372:	4620      	mov	r0, r4
    3374:	f002 fa3b 	bl	57ee <pin_is_input>
    3378:	2800      	cmp	r0, #0
    337a:	d154      	bne.n	3426 <nrfx_gpiote_output_configure+0x16e>
        uint32_t ch = p_task_config->task_ch;
    337c:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    337e:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    3382:	4a2b      	ldr	r2, [pc, #172]	; (3430 <nrfx_gpiote_output_configure+0x178>)
    3384:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3388:	4928      	ldr	r1, [pc, #160]	; (342c <nrfx_gpiote_output_configure+0x174>)
    338a:	f104 0008 	add.w	r0, r4, #8
    338e:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    3392:	f022 0220 	bic.w	r2, r2, #32
    3396:	04d2      	lsls	r2, r2, #19
    3398:	0cd2      	lsrs	r2, r2, #19
    339a:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    339e:	786a      	ldrb	r2, [r5, #1]
    33a0:	b992      	cbnz	r2, 33c8 <nrfx_gpiote_output_configure+0x110>
    return NRFX_SUCCESS;
    33a2:	4824      	ldr	r0, [pc, #144]	; (3434 <nrfx_gpiote_output_configure+0x17c>)
}
    33a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    33a6:	4924      	ldr	r1, [pc, #144]	; (3438 <nrfx_gpiote_output_configure+0x180>)
    33a8:	e7a7      	b.n	32fa <nrfx_gpiote_output_configure+0x42>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    33aa:	2300      	movs	r3, #0
    33ac:	e7ad      	b.n	330a <nrfx_gpiote_output_configure+0x52>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    33ae:	f04f 0e00 	mov.w	lr, #0
    33b2:	e7b0      	b.n	3316 <nrfx_gpiote_output_configure+0x5e>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    33b4:	f04f 0e00 	mov.w	lr, #0
    33b8:	e7b3      	b.n	3322 <nrfx_gpiote_output_configure+0x6a>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    33ba:	2300      	movs	r3, #0
    33bc:	e7ba      	b.n	3334 <nrfx_gpiote_output_configure+0x7c>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    33be:	f04f 0c00 	mov.w	ip, #0
    33c2:	e7bf      	b.n	3344 <nrfx_gpiote_output_configure+0x8c>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    33c4:	2600      	movs	r6, #0
    33c6:	e7c3      	b.n	3350 <nrfx_gpiote_output_configure+0x98>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    33c8:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    33ca:	4819      	ldr	r0, [pc, #100]	; (3430 <nrfx_gpiote_output_configure+0x178>)
    33cc:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    33d0:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
    33d4:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
    33d8:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
    33dc:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    33e0:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
    33e4:	0221      	lsls	r1, r4, #8
    33e6:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    33ea:	0412      	lsls	r2, r2, #16
    33ec:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    33f0:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    33f2:	0539      	lsls	r1, r7, #20
    33f4:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    33f8:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    33fa:	4332      	orrs	r2, r6
    33fc:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3400:	035b      	lsls	r3, r3, #13
    3402:	b29b      	uxth	r3, r3
    3404:	4a09      	ldr	r2, [pc, #36]	; (342c <nrfx_gpiote_output_configure+0x174>)
    3406:	3408      	adds	r4, #8
    3408:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    340c:	430b      	orrs	r3, r1
    340e:	f043 0320 	orr.w	r3, r3, #32
    3412:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    3416:	4807      	ldr	r0, [pc, #28]	; (3434 <nrfx_gpiote_output_configure+0x17c>)
    3418:	e7c4      	b.n	33a4 <nrfx_gpiote_output_configure+0xec>
    341a:	4808      	ldr	r0, [pc, #32]	; (343c <nrfx_gpiote_output_configure+0x184>)
    341c:	e7c2      	b.n	33a4 <nrfx_gpiote_output_configure+0xec>
    341e:	4807      	ldr	r0, [pc, #28]	; (343c <nrfx_gpiote_output_configure+0x184>)
    3420:	e7c0      	b.n	33a4 <nrfx_gpiote_output_configure+0xec>
    3422:	4804      	ldr	r0, [pc, #16]	; (3434 <nrfx_gpiote_output_configure+0x17c>)
    3424:	e7be      	b.n	33a4 <nrfx_gpiote_output_configure+0xec>
            return NRFX_ERROR_INVALID_PARAM;
    3426:	4805      	ldr	r0, [pc, #20]	; (343c <nrfx_gpiote_output_configure+0x184>)
    3428:	e7bc      	b.n	33a4 <nrfx_gpiote_output_configure+0xec>
    342a:	bf00      	nop
    342c:	20000038 	.word	0x20000038
    3430:	40006000 	.word	0x40006000
    3434:	0bad0000 	.word	0x0bad0000
    3438:	50000300 	.word	0x50000300
    343c:	0bad0004 	.word	0x0bad0004

00003440 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3440:	4b01      	ldr	r3, [pc, #4]	; (3448 <nrfx_gpiote_global_callback_set+0x8>)
    3442:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    3444:	60d9      	str	r1, [r3, #12]
}
    3446:	4770      	bx	lr
    3448:	20000038 	.word	0x20000038

0000344c <nrfx_gpiote_channel_get>:
{
    344c:	b538      	push	{r3, r4, r5, lr}
    344e:	4604      	mov	r4, r0
    3450:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    3452:	f7ff fc65 	bl	2d20 <pin_in_use_by_te>
    3456:	b140      	cbz	r0, 346a <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3458:	f104 0008 	add.w	r0, r4, #8
    345c:	4b04      	ldr	r3, [pc, #16]	; (3470 <nrfx_gpiote_channel_get+0x24>)
    345e:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    3462:	0b5b      	lsrs	r3, r3, #13
    3464:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    3466:	4803      	ldr	r0, [pc, #12]	; (3474 <nrfx_gpiote_channel_get+0x28>)
}
    3468:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    346a:	4803      	ldr	r0, [pc, #12]	; (3478 <nrfx_gpiote_channel_get+0x2c>)
    346c:	e7fc      	b.n	3468 <nrfx_gpiote_channel_get+0x1c>
    346e:	bf00      	nop
    3470:	20000038 	.word	0x20000038
    3474:	0bad0000 	.word	0x0bad0000
    3478:	0bad0004 	.word	0x0bad0004

0000347c <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    347c:	4b10      	ldr	r3, [pc, #64]	; (34c0 <nrfx_gpiote_init+0x44>)
    347e:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
    3482:	b10b      	cbz	r3, 3488 <nrfx_gpiote_init+0xc>
        return err_code;
    3484:	480f      	ldr	r0, [pc, #60]	; (34c4 <nrfx_gpiote_init+0x48>)
}
    3486:	4770      	bx	lr
{
    3488:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    348a:	4c0d      	ldr	r4, [pc, #52]	; (34c0 <nrfx_gpiote_init+0x44>)
    348c:	2254      	movs	r2, #84	; 0x54
    348e:	2100      	movs	r1, #0
    3490:	f104 0010 	add.w	r0, r4, #16
    3494:	f001 fc57 	bl	4d46 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3498:	2006      	movs	r0, #6
    349a:	f7fd ff19 	bl	12d0 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    349e:	4b0a      	ldr	r3, [pc, #40]	; (34c8 <nrfx_gpiote_init+0x4c>)
    34a0:	2200      	movs	r2, #0
    34a2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    34a6:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    34aa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    34ae:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    34b2:	2301      	movs	r3, #1
    34b4:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    34b8:	66a3      	str	r3, [r4, #104]	; 0x68
    return err_code;
    34ba:	4804      	ldr	r0, [pc, #16]	; (34cc <nrfx_gpiote_init+0x50>)
}
    34bc:	bd10      	pop	{r4, pc}
    34be:	bf00      	nop
    34c0:	20000038 	.word	0x20000038
    34c4:	0bad0005 	.word	0x0bad0005
    34c8:	40006000 	.word	0x40006000
    34cc:	0bad0000 	.word	0x0bad0000

000034d0 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    34d0:	4b03      	ldr	r3, [pc, #12]	; (34e0 <nrfx_gpiote_is_init+0x10>)
    34d2:	f893 006c 	ldrb.w	r0, [r3, #108]	; 0x6c
}
    34d6:	3800      	subs	r0, #0
    34d8:	bf18      	it	ne
    34da:	2001      	movne	r0, #1
    34dc:	4770      	bx	lr
    34de:	bf00      	nop
    34e0:	20000038 	.word	0x20000038

000034e4 <nrfx_gpiote_channel_free>:
{
    34e4:	b508      	push	{r3, lr}
    34e6:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    34e8:	4801      	ldr	r0, [pc, #4]	; (34f0 <nrfx_gpiote_channel_free+0xc>)
    34ea:	f7ff fba1 	bl	2c30 <nrfx_flag32_free>
}
    34ee:	bd08      	pop	{r3, pc}
    34f0:	2000009c 	.word	0x2000009c

000034f4 <nrfx_gpiote_channel_alloc>:
{
    34f4:	b508      	push	{r3, lr}
    34f6:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    34f8:	4801      	ldr	r0, [pc, #4]	; (3500 <nrfx_gpiote_channel_alloc+0xc>)
    34fa:	f7ff fb71 	bl	2be0 <nrfx_flag32_alloc>
}
    34fe:	bd08      	pop	{r3, pc}
    3500:	2000009c 	.word	0x2000009c

00003504 <nrfx_gpiote_trigger_enable>:
{
    3504:	b538      	push	{r3, r4, r5, lr}
    3506:	4604      	mov	r4, r0
    3508:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    350a:	f7ff fc09 	bl	2d20 <pin_in_use_by_te>
    350e:	b308      	cbz	r0, 3554 <nrfx_gpiote_trigger_enable+0x50>
    3510:	4620      	mov	r0, r4
    3512:	f002 f96c 	bl	57ee <pin_is_input>
    3516:	b1e8      	cbz	r0, 3554 <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
    3518:	4620      	mov	r0, r4
    351a:	f7ff fc21 	bl	2d60 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    351e:	0083      	lsls	r3, r0, #2
    3520:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    3524:	b29b      	uxth	r3, r3
    3526:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    352a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    352e:	2200      	movs	r2, #0
    3530:	601a      	str	r2, [r3, #0]
    3532:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3534:	4a22      	ldr	r2, [pc, #136]	; (35c0 <nrfx_gpiote_trigger_enable+0xbc>)
    3536:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    353a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    353e:	f043 0301 	orr.w	r3, r3, #1
    3542:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    3546:	b39d      	cbz	r5, 35b0 <nrfx_gpiote_trigger_enable+0xac>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3548:	2301      	movs	r3, #1
    354a:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
    354e:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
    3552:	e02d      	b.n	35b0 <nrfx_gpiote_trigger_enable+0xac>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3554:	f104 0308 	add.w	r3, r4, #8
    3558:	4a1a      	ldr	r2, [pc, #104]	; (35c4 <nrfx_gpiote_trigger_enable+0xc0>)
    355a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    355e:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3562:	2b04      	cmp	r3, #4
    3564:	d012      	beq.n	358c <nrfx_gpiote_trigger_enable+0x88>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3566:	2b05      	cmp	r3, #5
    3568:	d023      	beq.n	35b2 <nrfx_gpiote_trigger_enable+0xae>
    *p_pin = pin_number & 0x1F;
    356a:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    356e:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3570:	2b01      	cmp	r3, #1
    3572:	d009      	beq.n	3588 <nrfx_gpiote_trigger_enable+0x84>
        case 0: return NRF_P0;
    3574:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return p_reg->IN;
    3578:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    357c:	40d3      	lsrs	r3, r2
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    357e:	f013 0f01 	tst.w	r3, #1
    3582:	d018      	beq.n	35b6 <nrfx_gpiote_trigger_enable+0xb2>
    3584:	2003      	movs	r0, #3
    3586:	e002      	b.n	358e <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    3588:	4b0f      	ldr	r3, [pc, #60]	; (35c8 <nrfx_gpiote_trigger_enable+0xc4>)
    358a:	e7f5      	b.n	3578 <nrfx_gpiote_trigger_enable+0x74>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    358c:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    358e:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3592:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3594:	2c01      	cmp	r4, #1
    3596:	d010      	beq.n	35ba <nrfx_gpiote_trigger_enable+0xb6>
        case 0: return NRF_P0;
    3598:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    359c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    35a0:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    35a4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    35a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    35ac:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    35b0:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    35b2:	2002      	movs	r0, #2
    35b4:	e7eb      	b.n	358e <nrfx_gpiote_trigger_enable+0x8a>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    35b6:	2002      	movs	r0, #2
    35b8:	e7e9      	b.n	358e <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    35ba:	4903      	ldr	r1, [pc, #12]	; (35c8 <nrfx_gpiote_trigger_enable+0xc4>)
    35bc:	e7ee      	b.n	359c <nrfx_gpiote_trigger_enable+0x98>
    35be:	bf00      	nop
    35c0:	40006000 	.word	0x40006000
    35c4:	20000038 	.word	0x20000038
    35c8:	50000300 	.word	0x50000300

000035cc <nrfx_gpiote_trigger_disable>:
{
    35cc:	b510      	push	{r4, lr}
    35ce:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    35d0:	f7ff fba6 	bl	2d20 <pin_in_use_by_te>
    35d4:	b1a0      	cbz	r0, 3600 <nrfx_gpiote_trigger_disable+0x34>
    35d6:	4620      	mov	r0, r4
    35d8:	f002 f909 	bl	57ee <pin_is_input>
    35dc:	b180      	cbz	r0, 3600 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    35de:	4620      	mov	r0, r4
    35e0:	f7ff fbbe 	bl	2d60 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    35e4:	2201      	movs	r2, #1
    35e6:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    35e8:	4b0e      	ldr	r3, [pc, #56]	; (3624 <nrfx_gpiote_trigger_disable+0x58>)
    35ea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    35ee:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    35f2:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    35f6:	f022 0203 	bic.w	r2, r2, #3
    35fa:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    35fe:	e00e      	b.n	361e <nrfx_gpiote_trigger_disable+0x52>
    *p_pin = pin_number & 0x1F;
    3600:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3604:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3606:	2c01      	cmp	r4, #1
    3608:	d00a      	beq.n	3620 <nrfx_gpiote_trigger_disable+0x54>
        case 0: return NRF_P0;
    360a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    360e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3612:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3616:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    361a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    361e:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    3620:	4901      	ldr	r1, [pc, #4]	; (3628 <nrfx_gpiote_trigger_disable+0x5c>)
    3622:	e7f4      	b.n	360e <nrfx_gpiote_trigger_disable+0x42>
    3624:	40006000 	.word	0x40006000
    3628:	50000300 	.word	0x50000300

0000362c <nrfx_gpiote_pin_uninit>:
{
    362c:	b510      	push	{r4, lr}
    362e:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3630:	f7ff fb6c 	bl	2d0c <pin_in_use>
    3634:	b908      	cbnz	r0, 363a <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    3636:	480c      	ldr	r0, [pc, #48]	; (3668 <nrfx_gpiote_pin_uninit+0x3c>)
}
    3638:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    363a:	4620      	mov	r0, r4
    363c:	f7ff ffc6 	bl	35cc <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3640:	4620      	mov	r0, r4
    3642:	f7ff fc0d 	bl	2e60 <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
    3646:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    364a:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    364c:	2c01      	cmp	r4, #1
    364e:	d008      	beq.n	3662 <nrfx_gpiote_pin_uninit+0x36>
        case 0: return NRF_P0;
    3650:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3654:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3658:	2102      	movs	r1, #2
    365a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return NRFX_SUCCESS;
    365e:	4803      	ldr	r0, [pc, #12]	; (366c <nrfx_gpiote_pin_uninit+0x40>)
    3660:	e7ea      	b.n	3638 <nrfx_gpiote_pin_uninit+0xc>
        case 1: return NRF_P1;
    3662:	4a03      	ldr	r2, [pc, #12]	; (3670 <nrfx_gpiote_pin_uninit+0x44>)
    3664:	e7f6      	b.n	3654 <nrfx_gpiote_pin_uninit+0x28>
    3666:	bf00      	nop
    3668:	0bad0004 	.word	0x0bad0004
    366c:	0bad0000 	.word	0x0bad0000
    3670:	50000300 	.word	0x50000300

00003674 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    3674:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3676:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    3678:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    367c:	2100      	movs	r1, #0
    uint32_t status = 0;
    367e:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3680:	e003      	b.n	368a <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    3682:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    3684:	3304      	adds	r3, #4
    3686:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3688:	3101      	adds	r1, #1
    368a:	2907      	cmp	r1, #7
    368c:	d814      	bhi.n	36b8 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    368e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3692:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    3696:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3698:	2a00      	cmp	r2, #0
    369a:	d0f2      	beq.n	3682 <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    369c:	4a0c      	ldr	r2, [pc, #48]	; (36d0 <nrfx_gpiote_irq_handler+0x5c>)
    369e:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    36a2:	4210      	tst	r0, r2
    36a4:	d0ed      	beq.n	3682 <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    36a6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    36aa:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    36ae:	2500      	movs	r5, #0
    36b0:	6015      	str	r5, [r2, #0]
    36b2:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    36b4:	4304      	orrs	r4, r0
    36b6:	e7e4      	b.n	3682 <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    36b8:	4b05      	ldr	r3, [pc, #20]	; (36d0 <nrfx_gpiote_irq_handler+0x5c>)
    36ba:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    36be:	b91b      	cbnz	r3, 36c8 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    36c0:	4620      	mov	r0, r4
    36c2:	f7ff fc1f 	bl	2f04 <gpiote_evt_handle>
}
    36c6:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    36c8:	f7ff fcd4 	bl	3074 <port_event_handle>
    36cc:	e7f8      	b.n	36c0 <nrfx_gpiote_irq_handler+0x4c>
    36ce:	bf00      	nop
    36d0:	40006000 	.word	0x40006000

000036d4 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    36d4:	b508      	push	{r3, lr}
    36d6:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    36d8:	4801      	ldr	r0, [pc, #4]	; (36e0 <nrfx_ppi_channel_alloc+0xc>)
    36da:	f7ff fa81 	bl	2be0 <nrfx_flag32_alloc>
}
    36de:	bd08      	pop	{r3, pc}
    36e0:	200000a8 	.word	0x200000a8

000036e4 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    36e4:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    36e6:	4c14      	ldr	r4, [pc, #80]	; (3738 <_DoInit+0x54>)
    36e8:	2303      	movs	r3, #3
    36ea:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    36ec:	6163      	str	r3, [r4, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    36ee:	4a13      	ldr	r2, [pc, #76]	; (373c <_DoInit+0x58>)
    36f0:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    36f2:	4b13      	ldr	r3, [pc, #76]	; (3740 <_DoInit+0x5c>)
    36f4:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    36f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
    36fa:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    36fc:	2300      	movs	r3, #0
    36fe:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    3700:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3702:	62e3      	str	r3, [r4, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    3704:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3706:	4a0f      	ldr	r2, [pc, #60]	; (3744 <_DoInit+0x60>)
    3708:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    370a:	2210      	movs	r2, #16
    370c:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    370e:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    3710:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3712:	6763      	str	r3, [r4, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3714:	490c      	ldr	r1, [pc, #48]	; (3748 <_DoInit+0x64>)
    3716:	1de0      	adds	r0, r4, #7
    3718:	f001 faaf 	bl	4c7a <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    371c:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    3720:	490a      	ldr	r1, [pc, #40]	; (374c <_DoInit+0x68>)
    3722:	4620      	mov	r0, r4
    3724:	f001 faa9 	bl	4c7a <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3728:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    372c:	2320      	movs	r3, #32
    372e:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3730:	f3bf 8f5f 	dmb	sy
}
    3734:	bd10      	pop	{r4, pc}
    3736:	bf00      	nop
    3738:	20000338 	.word	0x20000338
    373c:	000060d0 	.word	0x000060d0
    3740:	200003f0 	.word	0x200003f0
    3744:	200003e0 	.word	0x200003e0
    3748:	000060dc 	.word	0x000060dc
    374c:	000060e0 	.word	0x000060e0

00003750 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    3750:	4b03      	ldr	r3, [pc, #12]	; (3760 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    3752:	e000      	b.n	3756 <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    3754:	3318      	adds	r3, #24
	while (dev < __device_end) {
    3756:	4a03      	ldr	r2, [pc, #12]	; (3764 <z_device_state_init+0x14>)
    3758:	4293      	cmp	r3, r2
    375a:	d3fb      	bcc.n	3754 <z_device_state_init+0x4>
	}
}
    375c:	4770      	bx	lr
    375e:	bf00      	nop
    3760:	00005c30 	.word	0x00005c30
    3764:	00005ca8 	.word	0x00005ca8

00003768 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    3768:	b570      	push	{r4, r5, r6, lr}
    376a:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    376c:	4b11      	ldr	r3, [pc, #68]	; (37b4 <z_sys_init_run_level+0x4c>)
    376e:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3772:	e009      	b.n	3788 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3774:	4240      	negs	r0, r0
    3776:	e017      	b.n	37a8 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3778:	68eb      	ldr	r3, [r5, #12]
    377a:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    377c:	68ea      	ldr	r2, [r5, #12]
    377e:	7853      	ldrb	r3, [r2, #1]
    3780:	f043 0301 	orr.w	r3, r3, #1
    3784:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3786:	3408      	adds	r4, #8
    3788:	1c73      	adds	r3, r6, #1
    378a:	4a0a      	ldr	r2, [pc, #40]	; (37b4 <z_sys_init_run_level+0x4c>)
    378c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3790:	42a3      	cmp	r3, r4
    3792:	d90d      	bls.n	37b0 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3794:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3796:	6823      	ldr	r3, [r4, #0]
    3798:	4628      	mov	r0, r5
    379a:	4798      	blx	r3
		if (dev != NULL) {
    379c:	2d00      	cmp	r5, #0
    379e:	d0f2      	beq.n	3786 <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    37a0:	2800      	cmp	r0, #0
    37a2:	d0eb      	beq.n	377c <z_sys_init_run_level+0x14>
				if (rc < 0) {
    37a4:	2800      	cmp	r0, #0
    37a6:	dbe5      	blt.n	3774 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    37a8:	28ff      	cmp	r0, #255	; 0xff
    37aa:	dde5      	ble.n	3778 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    37ac:	20ff      	movs	r0, #255	; 0xff
    37ae:	e7e3      	b.n	3778 <z_sys_init_run_level+0x10>
		}
	}
}
    37b0:	bd70      	pop	{r4, r5, r6, pc}
    37b2:	bf00      	nop
    37b4:	000060e8 	.word	0x000060e8

000037b8 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    37b8:	b510      	push	{r4, lr}
    37ba:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    37bc:	4c11      	ldr	r4, [pc, #68]	; (3804 <init_idle_thread+0x4c>)
    37be:	23b0      	movs	r3, #176	; 0xb0
    37c0:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    37c4:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    37c8:	4b0f      	ldr	r3, [pc, #60]	; (3808 <init_idle_thread+0x50>)
    37ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
    37ce:	4a0f      	ldr	r2, [pc, #60]	; (380c <init_idle_thread+0x54>)
    37d0:	9205      	str	r2, [sp, #20]
    37d2:	2201      	movs	r2, #1
    37d4:	9204      	str	r2, [sp, #16]
    37d6:	220f      	movs	r2, #15
    37d8:	9203      	str	r2, [sp, #12]
    37da:	2200      	movs	r2, #0
    37dc:	9202      	str	r2, [sp, #8]
    37de:	9201      	str	r2, [sp, #4]
    37e0:	9300      	str	r3, [sp, #0]
    37e2:	4b0b      	ldr	r3, [pc, #44]	; (3810 <init_idle_thread+0x58>)
    37e4:	f44f 72a0 	mov.w	r2, #320	; 0x140
    37e8:	490a      	ldr	r1, [pc, #40]	; (3814 <init_idle_thread+0x5c>)
    37ea:	f44f 7cb0 	mov.w	ip, #352	; 0x160
    37ee:	fb0c 1100 	mla	r1, ip, r0, r1
    37f2:	4620      	mov	r0, r4
    37f4:	f000 f904 	bl	3a00 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    37f8:	7b63      	ldrb	r3, [r4, #13]
    37fa:	f023 0304 	bic.w	r3, r3, #4
    37fe:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3800:	b006      	add	sp, #24
    3802:	bd10      	pop	{r4, pc}
    3804:	200000e8 	.word	0x200000e8
    3808:	200007f0 	.word	0x200007f0
    380c:	00006100 	.word	0x00006100
    3810:	00003b5d 	.word	0x00003b5d
    3814:	20000c60 	.word	0x20000c60

00003818 <bg_thread_main>:
{
    3818:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    381a:	4b0a      	ldr	r3, [pc, #40]	; (3844 <bg_thread_main+0x2c>)
    381c:	2201      	movs	r2, #1
    381e:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3820:	2002      	movs	r0, #2
    3822:	f7ff ffa1 	bl	3768 <z_sys_init_run_level>
	boot_banner();
    3826:	f000 ff1b 	bl	4660 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    382a:	2003      	movs	r0, #3
    382c:	f7ff ff9c 	bl	3768 <z_sys_init_run_level>
	z_init_static_threads();
    3830:	f000 f94a 	bl	3ac8 <z_init_static_threads>
	main();
    3834:	f7fc fe08 	bl	448 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3838:	4a03      	ldr	r2, [pc, #12]	; (3848 <bg_thread_main+0x30>)
    383a:	7b13      	ldrb	r3, [r2, #12]
    383c:	f023 0301 	bic.w	r3, r3, #1
    3840:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3842:	bd08      	pop	{r3, pc}
    3844:	2000082d 	.word	0x2000082d
    3848:	20000198 	.word	0x20000198

0000384c <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    384c:	b508      	push	{r3, lr}
    384e:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3850:	4a01      	ldr	r2, [pc, #4]	; (3858 <switch_to_main_thread+0xc>)
    3852:	4802      	ldr	r0, [pc, #8]	; (385c <switch_to_main_thread+0x10>)
    3854:	f7fd fe30 	bl	14b8 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3858:	00003819 	.word	0x00003819
    385c:	20000198 	.word	0x20000198

00003860 <z_bss_zero>:
{
    3860:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    3862:	4803      	ldr	r0, [pc, #12]	; (3870 <z_bss_zero+0x10>)
    3864:	4a03      	ldr	r2, [pc, #12]	; (3874 <z_bss_zero+0x14>)
    3866:	1a12      	subs	r2, r2, r0
    3868:	2100      	movs	r1, #0
    386a:	f001 fffe 	bl	586a <z_early_memset>
}
    386e:	bd08      	pop	{r3, pc}
    3870:	200000c8 	.word	0x200000c8
    3874:	20000830 	.word	0x20000830

00003878 <z_init_cpu>:
{
    3878:	b510      	push	{r4, lr}
    387a:	4604      	mov	r4, r0
	init_idle_thread(id);
    387c:	f7ff ff9c 	bl	37b8 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3880:	490b      	ldr	r1, [pc, #44]	; (38b0 <z_init_cpu+0x38>)
    3882:	23b0      	movs	r3, #176	; 0xb0
    3884:	fb03 1104 	mla	r1, r3, r4, r1
    3888:	4a0a      	ldr	r2, [pc, #40]	; (38b4 <z_init_cpu+0x3c>)
    388a:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    388e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    3892:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3894:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3896:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    389a:	4b07      	ldr	r3, [pc, #28]	; (38b8 <z_init_cpu+0x40>)
    389c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    38a0:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
    38a4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    38a8:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
    38ac:	6063      	str	r3, [r4, #4]
}
    38ae:	bd10      	pop	{r4, pc}
    38b0:	200000e8 	.word	0x200000e8
    38b4:	200007f0 	.word	0x200007f0
    38b8:	20000dc0 	.word	0x20000dc0

000038bc <prepare_multithreading>:
{
    38bc:	b570      	push	{r4, r5, r6, lr}
    38be:	b086      	sub	sp, #24
	z_sched_init();
    38c0:	f000 fc68 	bl	4194 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    38c4:	4d10      	ldr	r5, [pc, #64]	; (3908 <prepare_multithreading+0x4c>)
    38c6:	4b11      	ldr	r3, [pc, #68]	; (390c <prepare_multithreading+0x50>)
    38c8:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    38ca:	4b11      	ldr	r3, [pc, #68]	; (3910 <prepare_multithreading+0x54>)
    38cc:	9305      	str	r3, [sp, #20]
    38ce:	2301      	movs	r3, #1
    38d0:	9304      	str	r3, [sp, #16]
    38d2:	2400      	movs	r4, #0
    38d4:	9403      	str	r4, [sp, #12]
    38d6:	9402      	str	r4, [sp, #8]
    38d8:	9401      	str	r4, [sp, #4]
    38da:	9400      	str	r4, [sp, #0]
    38dc:	4b0d      	ldr	r3, [pc, #52]	; (3914 <prepare_multithreading+0x58>)
    38de:	f44f 6280 	mov.w	r2, #1024	; 0x400
    38e2:	490d      	ldr	r1, [pc, #52]	; (3918 <prepare_multithreading+0x5c>)
    38e4:	4628      	mov	r0, r5
    38e6:	f000 f88b 	bl	3a00 <z_setup_new_thread>
    38ea:	4606      	mov	r6, r0
    38ec:	7b6b      	ldrb	r3, [r5, #13]
    38ee:	f023 0304 	bic.w	r3, r3, #4
    38f2:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    38f4:	4628      	mov	r0, r5
    38f6:	f002 f81f 	bl	5938 <z_ready_thread>
	z_init_cpu(0);
    38fa:	4620      	mov	r0, r4
    38fc:	f7ff ffbc 	bl	3878 <z_init_cpu>
}
    3900:	4630      	mov	r0, r6
    3902:	b006      	add	sp, #24
    3904:	bd70      	pop	{r4, r5, r6, pc}
    3906:	bf00      	nop
    3908:	20000198 	.word	0x20000198
    390c:	200007f0 	.word	0x200007f0
    3910:	00006108 	.word	0x00006108
    3914:	00003819 	.word	0x00003819
    3918:	20000840 	.word	0x20000840

0000391c <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    391c:	b500      	push	{lr}
    391e:	b0ad      	sub	sp, #180	; 0xb4
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3920:	4b1d      	ldr	r3, [pc, #116]	; (3998 <z_cstart+0x7c>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3922:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3926:	4c1d      	ldr	r4, [pc, #116]	; (399c <z_cstart+0x80>)
    3928:	6963      	ldr	r3, [r4, #20]
    392a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    392e:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3930:	23e0      	movs	r3, #224	; 0xe0
    3932:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3936:	2500      	movs	r5, #0
    3938:	77e5      	strb	r5, [r4, #31]
    393a:	7625      	strb	r5, [r4, #24]
    393c:	7665      	strb	r5, [r4, #25]
    393e:	76a5      	strb	r5, [r4, #26]
    3940:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3944:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3946:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    394a:	6263      	str	r3, [r4, #36]	; 0x24
    394c:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    3950:	f7fd ff0a 	bl	1768 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    3954:	f7fd fc9e 	bl	1294 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    3958:	f04f 33ff 	mov.w	r3, #4294967295
    395c:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    395e:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    3960:	f7fe f81e 	bl	19a0 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    3964:	f7fd ffae 	bl	18c4 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    3968:	2401      	movs	r4, #1
    396a:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    396e:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    3972:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    3974:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    3976:	9529      	str	r5, [sp, #164]	; 0xa4
#endif

	_current_cpu->current = dummy_thread;
    3978:	4b09      	ldr	r3, [pc, #36]	; (39a0 <z_cstart+0x84>)
    397a:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    397e:	f7ff fee7 	bl	3750 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    3982:	4628      	mov	r0, r5
    3984:	f7ff fef0 	bl	3768 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    3988:	4620      	mov	r0, r4
    398a:	f7ff feed 	bl	3768 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    398e:	f7ff ff95 	bl	38bc <prepare_multithreading>
    3992:	f7ff ff5b 	bl	384c <switch_to_main_thread>
    3996:	bf00      	nop
    3998:	200015e0 	.word	0x200015e0
    399c:	e000ed00 	.word	0xe000ed00
    39a0:	200007f0 	.word	0x200007f0

000039a4 <z_thread_monitor_exit>:
	__asm__ volatile(
    39a4:	f04f 0320 	mov.w	r3, #32
    39a8:	f3ef 8111 	mrs	r1, BASEPRI
    39ac:	f383 8812 	msr	BASEPRI_MAX, r3
    39b0:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    39b4:	4b0a      	ldr	r3, [pc, #40]	; (39e0 <z_thread_monitor_exit+0x3c>)
    39b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    39b8:	4283      	cmp	r3, r0
    39ba:	d104      	bne.n	39c6 <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    39bc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    39be:	4b08      	ldr	r3, [pc, #32]	; (39e0 <z_thread_monitor_exit+0x3c>)
    39c0:	629a      	str	r2, [r3, #40]	; 0x28
    39c2:	e007      	b.n	39d4 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    39c4:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    39c6:	b113      	cbz	r3, 39ce <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    39c8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    39ca:	4282      	cmp	r2, r0
    39cc:	d1fa      	bne.n	39c4 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    39ce:	b10b      	cbz	r3, 39d4 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    39d0:	6f02      	ldr	r2, [r0, #112]	; 0x70
    39d2:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    39d4:	f381 8811 	msr	BASEPRI, r1
    39d8:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    39dc:	4770      	bx	lr
    39de:	bf00      	nop
    39e0:	200007f0 	.word	0x200007f0

000039e4 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    39e4:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    39e6:	ea53 0102 	orrs.w	r1, r3, r2
    39ea:	d102      	bne.n	39f2 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    39ec:	f001 ff5d 	bl	58aa <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    39f0:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    39f2:	4902      	ldr	r1, [pc, #8]	; (39fc <schedule_new_thread+0x18>)
    39f4:	3018      	adds	r0, #24
    39f6:	f000 fd25 	bl	4444 <z_add_timeout>
    39fa:	e7f9      	b.n	39f0 <schedule_new_thread+0xc>
    39fc:	00005971 	.word	0x00005971

00003a00 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    3a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3a04:	b085      	sub	sp, #20
    3a06:	4604      	mov	r4, r0
    3a08:	460f      	mov	r7, r1
    3a0a:	4615      	mov	r5, r2
    3a0c:	461e      	mov	r6, r3
    3a0e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    3a12:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    3a16:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    3a1a:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    3a1e:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    3a22:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    3a24:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    3a26:	9b12      	ldr	r3, [sp, #72]	; 0x48
    3a28:	2204      	movs	r2, #4
    3a2a:	9911      	ldr	r1, [sp, #68]	; 0x44
    3a2c:	f001 ff41 	bl	58b2 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    3a30:	462a      	mov	r2, r5
    3a32:	4639      	mov	r1, r7
    3a34:	4620      	mov	r0, r4
    3a36:	f001 ff20 	bl	587a <setup_thread_stack>
    3a3a:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    3a3c:	f8cd 8008 	str.w	r8, [sp, #8]
    3a40:	f8cd 9004 	str.w	r9, [sp, #4]
    3a44:	f8cd a000 	str.w	sl, [sp]
    3a48:	4633      	mov	r3, r6
    3a4a:	4602      	mov	r2, r0
    3a4c:	4639      	mov	r1, r7
    3a4e:	4620      	mov	r0, r4
    3a50:	f7fd fce8 	bl	1424 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    3a54:	2300      	movs	r3, #0
    3a56:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    3a58:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    3a5a:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    3a5e:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    3a62:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    3a66:	f04f 0320 	mov.w	r3, #32
    3a6a:	f3ef 8211 	mrs	r2, BASEPRI
    3a6e:	f383 8812 	msr	BASEPRI_MAX, r3
    3a72:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    3a76:	4b13      	ldr	r3, [pc, #76]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3a78:	6a99      	ldr	r1, [r3, #40]	; 0x28
    3a7a:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    3a7c:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    3a7e:	f382 8811 	msr	BASEPRI, r2
    3a82:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    3a86:	f1bb 0f00 	cmp.w	fp, #0
    3a8a:	d013      	beq.n	3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>
		strncpy(new_thread->name, name,
    3a8c:	221f      	movs	r2, #31
    3a8e:	4659      	mov	r1, fp
    3a90:	f104 0074 	add.w	r0, r4, #116	; 0x74
    3a94:	f001 f8fb 	bl	4c8e <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    3a98:	2300      	movs	r3, #0
    3a9a:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    3a9e:	4b09      	ldr	r3, [pc, #36]	; (3ac4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x2c>)
    3aa0:	689b      	ldr	r3, [r3, #8]
    3aa2:	b15b      	cbz	r3, 3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    3aa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    3aa8:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    3aac:	4628      	mov	r0, r5
    3aae:	b005      	add	sp, #20
    3ab0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    3ab4:	2300      	movs	r3, #0
    3ab6:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    3aba:	e7f0      	b.n	3a9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6>
		new_thread->resource_pool = NULL;
    3abc:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    3ac0:	e7f4      	b.n	3aac <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x14>
    3ac2:	bf00      	nop
    3ac4:	200007f0 	.word	0x200007f0

00003ac8 <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    3ac8:	b530      	push	{r4, r5, lr}
    3aca:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    3acc:	4c21      	ldr	r4, [pc, #132]	; (3b54 <z_init_static_threads+0x8c>)
    3ace:	e014      	b.n	3afa <z_init_static_threads+0x32>
		z_setup_new_thread(
    3ad0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3ad2:	9305      	str	r3, [sp, #20]
    3ad4:	6a23      	ldr	r3, [r4, #32]
    3ad6:	9304      	str	r3, [sp, #16]
    3ad8:	69e3      	ldr	r3, [r4, #28]
    3ada:	9303      	str	r3, [sp, #12]
    3adc:	69a3      	ldr	r3, [r4, #24]
    3ade:	9302      	str	r3, [sp, #8]
    3ae0:	6963      	ldr	r3, [r4, #20]
    3ae2:	9301      	str	r3, [sp, #4]
    3ae4:	6923      	ldr	r3, [r4, #16]
    3ae6:	9300      	str	r3, [sp, #0]
    3ae8:	68e3      	ldr	r3, [r4, #12]
    3aea:	68a2      	ldr	r2, [r4, #8]
    3aec:	6861      	ldr	r1, [r4, #4]
    3aee:	6820      	ldr	r0, [r4, #0]
    3af0:	f7ff ff86 	bl	3a00 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    3af4:	6823      	ldr	r3, [r4, #0]
    3af6:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    3af8:	3430      	adds	r4, #48	; 0x30
    3afa:	4b17      	ldr	r3, [pc, #92]	; (3b58 <z_init_static_threads+0x90>)
    3afc:	429c      	cmp	r4, r3
    3afe:	d3e7      	bcc.n	3ad0 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    3b00:	f000 f910 	bl	3d24 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    3b04:	4c13      	ldr	r4, [pc, #76]	; (3b54 <z_init_static_threads+0x8c>)
    3b06:	e000      	b.n	3b0a <z_init_static_threads+0x42>
    3b08:	3430      	adds	r4, #48	; 0x30
    3b0a:	4b13      	ldr	r3, [pc, #76]	; (3b58 <z_init_static_threads+0x90>)
    3b0c:	429c      	cmp	r4, r3
    3b0e:	d21c      	bcs.n	3b4a <z_init_static_threads+0x82>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    3b10:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3b12:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b16:	d0f7      	beq.n	3b08 <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    3b18:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    3b1a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3b1e:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    3b20:	03c9      	lsls	r1, r1, #15
    3b22:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    3b26:	03c0      	lsls	r0, r0, #15
    3b28:	f240 33e7 	movw	r3, #999	; 0x3e7
    3b2c:	18c0      	adds	r0, r0, r3
    3b2e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3b32:	f04f 0300 	mov.w	r3, #0
    3b36:	f141 0100 	adc.w	r1, r1, #0
    3b3a:	f7fc fae1 	bl	100 <__aeabi_uldivmod>
    3b3e:	4602      	mov	r2, r0
    3b40:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    3b42:	4628      	mov	r0, r5
    3b44:	f7ff ff4e 	bl	39e4 <schedule_new_thread>
    3b48:	e7de      	b.n	3b08 <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    3b4a:	f000 faad 	bl	40a8 <k_sched_unlock>
}
    3b4e:	b007      	add	sp, #28
    3b50:	bd30      	pop	{r4, r5, pc}
    3b52:	bf00      	nop
    3b54:	200000c8 	.word	0x200000c8
    3b58:	200000c8 	.word	0x200000c8

00003b5c <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    3b5c:	b508      	push	{r3, lr}
    3b5e:	e001      	b.n	3b64 <idle+0x8>
	arch_cpu_idle();
    3b60:	f7fd fb9e 	bl	12a0 <arch_cpu_idle>
	__asm__ volatile(
    3b64:	f04f 0220 	mov.w	r2, #32
    3b68:	f3ef 8311 	mrs	r3, BASEPRI
    3b6c:	f382 8812 	msr	BASEPRI_MAX, r2
    3b70:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    3b74:	f001 ffe4 	bl	5b40 <z_get_next_timeout_expiry>
    3b78:	4b05      	ldr	r3, [pc, #20]	; (3b90 <idle+0x34>)
    3b7a:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    3b7c:	4b05      	ldr	r3, [pc, #20]	; (3b94 <idle+0x38>)
    3b7e:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    3b80:	2b00      	cmp	r3, #0
    3b82:	d0ed      	beq.n	3b60 <idle+0x4>
    3b84:	f7fd fa64 	bl	1050 <pm_system_suspend>
    3b88:	2800      	cmp	r0, #0
    3b8a:	d1eb      	bne.n	3b64 <idle+0x8>
    3b8c:	e7e8      	b.n	3b60 <idle+0x4>
    3b8e:	bf00      	nop
    3b90:	200007f0 	.word	0x200007f0
    3b94:	2000082d 	.word	0x2000082d

00003b98 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    3b98:	b538      	push	{r3, r4, r5, lr}
    3b9a:	4604      	mov	r4, r0
    3b9c:	f04f 0320 	mov.w	r3, #32
    3ba0:	f3ef 8511 	mrs	r5, BASEPRI
    3ba4:	f383 8812 	msr	BASEPRI_MAX, r3
    3ba8:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    3bac:	f001 ff64 	bl	5a78 <z_unpend_first_thread>

	if (thread != NULL) {
    3bb0:	b148      	cbz	r0, 3bc6 <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    3bb2:	2200      	movs	r2, #0
    3bb4:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    3bb8:	f001 febe 	bl	5938 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    3bbc:	4629      	mov	r1, r5
    3bbe:	4807      	ldr	r0, [pc, #28]	; (3bdc <z_impl_k_sem_give+0x44>)
    3bc0:	f000 f894 	bl	3cec <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    3bc4:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3bc6:	68a3      	ldr	r3, [r4, #8]
    3bc8:	68e2      	ldr	r2, [r4, #12]
    3bca:	4293      	cmp	r3, r2
    3bcc:	d003      	beq.n	3bd6 <z_impl_k_sem_give+0x3e>
    3bce:	2201      	movs	r2, #1
    3bd0:	4413      	add	r3, r2
    3bd2:	60a3      	str	r3, [r4, #8]
}
    3bd4:	e7f2      	b.n	3bbc <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    3bd6:	2200      	movs	r2, #0
    3bd8:	e7fa      	b.n	3bd0 <z_impl_k_sem_give+0x38>
    3bda:	bf00      	nop
    3bdc:	2000081c 	.word	0x2000081c

00003be0 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3be0:	b510      	push	{r4, lr}
    3be2:	b082      	sub	sp, #8
    3be4:	f04f 0420 	mov.w	r4, #32
    3be8:	f3ef 8111 	mrs	r1, BASEPRI
    3bec:	f384 8812 	msr	BASEPRI_MAX, r4
    3bf0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3bf4:	6884      	ldr	r4, [r0, #8]
    3bf6:	b144      	cbz	r4, 3c0a <z_impl_k_sem_take+0x2a>
		sem->count--;
    3bf8:	3c01      	subs	r4, #1
    3bfa:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    3bfc:	f381 8811 	msr	BASEPRI, r1
    3c00:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3c04:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3c06:	b002      	add	sp, #8
    3c08:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3c0a:	ea53 0402 	orrs.w	r4, r3, r2
    3c0e:	d006      	beq.n	3c1e <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    3c10:	9200      	str	r2, [sp, #0]
    3c12:	9301      	str	r3, [sp, #4]
    3c14:	4602      	mov	r2, r0
    3c16:	4805      	ldr	r0, [pc, #20]	; (3c2c <z_impl_k_sem_take+0x4c>)
    3c18:	f000 f9f0 	bl	3ffc <z_pend_curr>
	return ret;
    3c1c:	e7f3      	b.n	3c06 <z_impl_k_sem_take+0x26>
    3c1e:	f381 8811 	msr	BASEPRI, r1
    3c22:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3c26:	f06f 000f 	mvn.w	r0, #15
    3c2a:	e7ec      	b.n	3c06 <z_impl_k_sem_take+0x26>
    3c2c:	2000081c 	.word	0x2000081c

00003c30 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3c30:	f1b3 3fff 	cmp.w	r3, #4294967295
    3c34:	bf08      	it	eq
    3c36:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    3c3a:	d100      	bne.n	3c3e <add_thread_timeout+0xe>
    3c3c:	4770      	bx	lr
{
    3c3e:	b508      	push	{r3, lr}
    3c40:	4902      	ldr	r1, [pc, #8]	; (3c4c <add_thread_timeout+0x1c>)
    3c42:	3018      	adds	r0, #24
    3c44:	f000 fbfe 	bl	4444 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    3c48:	bd08      	pop	{r3, pc}
    3c4a:	bf00      	nop
    3c4c:	00005971 	.word	0x00005971

00003c50 <z_reset_time_slice>:
{
    3c50:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    3c52:	4b07      	ldr	r3, [pc, #28]	; (3c70 <z_reset_time_slice+0x20>)
    3c54:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    3c56:	b904      	cbnz	r4, 3c5a <z_reset_time_slice+0xa>
}
    3c58:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    3c5a:	f7fe fd3d 	bl	26d8 <sys_clock_elapsed>
    3c5e:	4404      	add	r4, r0
    3c60:	4b04      	ldr	r3, [pc, #16]	; (3c74 <z_reset_time_slice+0x24>)
    3c62:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    3c64:	2100      	movs	r1, #0
    3c66:	4b02      	ldr	r3, [pc, #8]	; (3c70 <z_reset_time_slice+0x20>)
    3c68:	6818      	ldr	r0, [r3, #0]
    3c6a:	f001 ff80 	bl	5b6e <z_set_timeout_expiry>
}
    3c6e:	e7f3      	b.n	3c58 <z_reset_time_slice+0x8>
    3c70:	20000824 	.word	0x20000824
    3c74:	200007f0 	.word	0x200007f0

00003c78 <k_sched_time_slice_set>:
{
    3c78:	b570      	push	{r4, r5, r6, lr}
    3c7a:	4604      	mov	r4, r0
    3c7c:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
    3c7e:	2300      	movs	r3, #0
	__asm__ volatile(
    3c80:	f04f 0220 	mov.w	r2, #32
    3c84:	f3ef 8611 	mrs	r6, BASEPRI
    3c88:	f382 8812 	msr	BASEPRI_MAX, r2
    3c8c:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    3c90:	e00e      	b.n	3cb0 <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    3c92:	2802      	cmp	r0, #2
    3c94:	bfb8      	it	lt
    3c96:	2002      	movlt	r0, #2
    3c98:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    3c9a:	4b11      	ldr	r3, [pc, #68]	; (3ce0 <k_sched_time_slice_set+0x68>)
    3c9c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    3c9e:	4b11      	ldr	r3, [pc, #68]	; (3ce4 <k_sched_time_slice_set+0x6c>)
    3ca0:	6898      	ldr	r0, [r3, #8]
    3ca2:	f7ff ffd5 	bl	3c50 <z_reset_time_slice>
	__asm__ volatile(
    3ca6:	f386 8811 	msr	BASEPRI, r6
    3caa:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    3cae:	2301      	movs	r3, #1
    3cb0:	b9a3      	cbnz	r3, 3cdc <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    3cb2:	4b0c      	ldr	r3, [pc, #48]	; (3ce4 <k_sched_time_slice_set+0x6c>)
    3cb4:	2200      	movs	r2, #0
    3cb6:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    3cb8:	0c61      	lsrs	r1, r4, #17
    3cba:	03e3      	lsls	r3, r4, #15
    3cbc:	f240 30e7 	movw	r0, #999	; 0x3e7
    3cc0:	1818      	adds	r0, r3, r0
    3cc2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3cc6:	f04f 0300 	mov.w	r3, #0
    3cca:	f141 0100 	adc.w	r1, r1, #0
    3cce:	f7fc fa17 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    3cd2:	4b05      	ldr	r3, [pc, #20]	; (3ce8 <k_sched_time_slice_set+0x70>)
    3cd4:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    3cd6:	2c00      	cmp	r4, #0
    3cd8:	dcdb      	bgt.n	3c92 <k_sched_time_slice_set+0x1a>
    3cda:	e7de      	b.n	3c9a <k_sched_time_slice_set+0x22>
}
    3cdc:	bd70      	pop	{r4, r5, r6, pc}
    3cde:	bf00      	nop
    3ce0:	20000820 	.word	0x20000820
    3ce4:	200007f0 	.word	0x200007f0
    3ce8:	20000824 	.word	0x20000824

00003cec <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    3cec:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    3cee:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    3cf0:	b921      	cbnz	r1, 3cfc <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    3cf2:	f3ef 8305 	mrs	r3, IPSR
    3cf6:	b913      	cbnz	r3, 3cfe <z_reschedule+0x12>
    3cf8:	2101      	movs	r1, #1
    3cfa:	e000      	b.n	3cfe <z_reschedule+0x12>
    3cfc:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    3cfe:	f011 0f01 	tst.w	r1, #1
    3d02:	d007      	beq.n	3d14 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    3d04:	4b06      	ldr	r3, [pc, #24]	; (3d20 <z_reschedule+0x34>)
    3d06:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    3d08:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    3d0a:	429a      	cmp	r2, r3
    3d0c:	d002      	beq.n	3d14 <z_reschedule+0x28>
	ret = arch_swap(key);
    3d0e:	f7fd fb31 	bl	1374 <arch_swap>
		z_swap(lock, key);
    3d12:	e003      	b.n	3d1c <z_reschedule+0x30>
    3d14:	f380 8811 	msr	BASEPRI, r0
    3d18:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    3d1c:	bd08      	pop	{r3, pc}
    3d1e:	bf00      	nop
    3d20:	200007f0 	.word	0x200007f0

00003d24 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    3d24:	2300      	movs	r3, #0
	__asm__ volatile(
    3d26:	f04f 0220 	mov.w	r2, #32
    3d2a:	f3ef 8111 	mrs	r1, BASEPRI
    3d2e:	f382 8812 	msr	BASEPRI_MAX, r2
    3d32:	f3bf 8f6f 	isb	sy
    3d36:	e009      	b.n	3d4c <k_sched_lock+0x28>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3d38:	4b06      	ldr	r3, [pc, #24]	; (3d54 <k_sched_lock+0x30>)
    3d3a:	689a      	ldr	r2, [r3, #8]
    3d3c:	7bd3      	ldrb	r3, [r2, #15]
    3d3e:	3b01      	subs	r3, #1
    3d40:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    3d42:	f381 8811 	msr	BASEPRI, r1
    3d46:	f3bf 8f6f 	isb	sy
    3d4a:	2301      	movs	r3, #1
    3d4c:	2b00      	cmp	r3, #0
    3d4e:	d0f3      	beq.n	3d38 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3d50:	4770      	bx	lr
    3d52:	bf00      	nop
    3d54:	200007f0 	.word	0x200007f0

00003d58 <update_cache>:
{
    3d58:	b538      	push	{r3, r4, r5, lr}
    3d5a:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    3d5c:	4810      	ldr	r0, [pc, #64]	; (3da0 <update_cache+0x48>)
    3d5e:	f001 fde4 	bl	592a <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3d62:	4605      	mov	r5, r0
    3d64:	b170      	cbz	r0, 3d84 <update_cache+0x2c>
	if (preempt_ok != 0) {
    3d66:	b984      	cbnz	r4, 3d8a <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    3d68:	4b0e      	ldr	r3, [pc, #56]	; (3da4 <update_cache+0x4c>)
    3d6a:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3d6c:	7b5a      	ldrb	r2, [r3, #13]
    3d6e:	f012 0f1f 	tst.w	r2, #31
    3d72:	d10a      	bne.n	3d8a <update_cache+0x32>
 * @return true if node is linked into a list, false if it is not
 */

static inline bool sys_dnode_is_linked(const sys_dnode_t *node)
{
	return node->next != NULL;
    3d74:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3d76:	b942      	cbnz	r2, 3d8a <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3d78:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    3d7a:	2a7f      	cmp	r2, #127	; 0x7f
    3d7c:	d905      	bls.n	3d8a <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    3d7e:	4a09      	ldr	r2, [pc, #36]	; (3da4 <update_cache+0x4c>)
    3d80:	61d3      	str	r3, [r2, #28]
    3d82:	e00b      	b.n	3d9c <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3d84:	4b07      	ldr	r3, [pc, #28]	; (3da4 <update_cache+0x4c>)
    3d86:	68dd      	ldr	r5, [r3, #12]
    3d88:	e7ed      	b.n	3d66 <update_cache+0xe>
		if (thread != _current) {
    3d8a:	4b06      	ldr	r3, [pc, #24]	; (3da4 <update_cache+0x4c>)
    3d8c:	689b      	ldr	r3, [r3, #8]
    3d8e:	42ab      	cmp	r3, r5
    3d90:	d002      	beq.n	3d98 <update_cache+0x40>
			z_reset_time_slice(thread);
    3d92:	4628      	mov	r0, r5
    3d94:	f7ff ff5c 	bl	3c50 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    3d98:	4b02      	ldr	r3, [pc, #8]	; (3da4 <update_cache+0x4c>)
    3d9a:	61dd      	str	r5, [r3, #28]
}
    3d9c:	bd38      	pop	{r3, r4, r5, pc}
    3d9e:	bf00      	nop
    3da0:	20000810 	.word	0x20000810
    3da4:	200007f0 	.word	0x200007f0

00003da8 <move_thread_to_end_of_prio_q>:
{
    3da8:	b538      	push	{r3, r4, r5, lr}
    3daa:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    3dac:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3dae:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3db2:	2b00      	cmp	r3, #0
    3db4:	db28      	blt.n	3e08 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    3db6:	7b6b      	ldrb	r3, [r5, #13]
    3db8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3dbc:	736b      	strb	r3, [r5, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3dbe:	4b1a      	ldr	r3, [pc, #104]	; (3e28 <move_thread_to_end_of_prio_q+0x80>)
    3dc0:	f853 4f20 	ldr.w	r4, [r3, #32]!
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3dc4:	429c      	cmp	r4, r3
    3dc6:	d02d      	beq.n	3e24 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3dc8:	b16c      	cbz	r4, 3de6 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3dca:	4621      	mov	r1, r4
    3dcc:	4628      	mov	r0, r5
    3dce:	f001 fd85 	bl	58dc <z_sched_prio_cmp>
    3dd2:	2800      	cmp	r0, #0
    3dd4:	dc20      	bgt.n	3e18 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3dd6:	b134      	cbz	r4, 3de6 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    3dd8:	4b13      	ldr	r3, [pc, #76]	; (3e28 <move_thread_to_end_of_prio_q+0x80>)
    3dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3ddc:	429c      	cmp	r4, r3
    3dde:	d002      	beq.n	3de6 <move_thread_to_end_of_prio_q+0x3e>
    3de0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3de2:	2c00      	cmp	r4, #0
    3de4:	d1f0      	bne.n	3dc8 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    3de6:	4b10      	ldr	r3, [pc, #64]	; (3e28 <move_thread_to_end_of_prio_q+0x80>)
    3de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    3dea:	f103 0120 	add.w	r1, r3, #32
    3dee:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    3df0:	606a      	str	r2, [r5, #4]

	tail->next = node;
    3df2:	6015      	str	r5, [r2, #0]
	list->tail = node;
    3df4:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    3df6:	4b0c      	ldr	r3, [pc, #48]	; (3e28 <move_thread_to_end_of_prio_q+0x80>)
    3df8:	6898      	ldr	r0, [r3, #8]
    3dfa:	42a8      	cmp	r0, r5
    3dfc:	bf14      	ite	ne
    3dfe:	2000      	movne	r0, #0
    3e00:	2001      	moveq	r0, #1
    3e02:	f7ff ffa9 	bl	3d58 <update_cache>
}
    3e06:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3e08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3e0c:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3e0e:	4601      	mov	r1, r0
    3e10:	4806      	ldr	r0, [pc, #24]	; (3e2c <move_thread_to_end_of_prio_q+0x84>)
    3e12:	f001 fd82 	bl	591a <z_priq_dumb_remove>
}
    3e16:	e7ce      	b.n	3db6 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    3e18:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    3e1a:	606b      	str	r3, [r5, #4]
	node->next = successor;
    3e1c:	602c      	str	r4, [r5, #0]
	prev->next = node;
    3e1e:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    3e20:	6065      	str	r5, [r4, #4]
}
    3e22:	e7e8      	b.n	3df6 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3e24:	2400      	movs	r4, #0
    3e26:	e7cf      	b.n	3dc8 <move_thread_to_end_of_prio_q+0x20>
    3e28:	200007f0 	.word	0x200007f0
    3e2c:	20000810 	.word	0x20000810

00003e30 <slice_expired_locked>:
{
    3e30:	b538      	push	{r3, r4, r5, lr}
    3e32:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    3e34:	4b07      	ldr	r3, [pc, #28]	; (3e54 <slice_expired_locked+0x24>)
    3e36:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    3e38:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    3e3a:	f013 0f1f 	tst.w	r3, #31
    3e3e:	d004      	beq.n	3e4a <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    3e40:	4628      	mov	r0, r5
    3e42:	f7ff ff05 	bl	3c50 <z_reset_time_slice>
}
    3e46:	4620      	mov	r0, r4
    3e48:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    3e4a:	4628      	mov	r0, r5
    3e4c:	f7ff ffac 	bl	3da8 <move_thread_to_end_of_prio_q>
    3e50:	e7f6      	b.n	3e40 <slice_expired_locked+0x10>
    3e52:	bf00      	nop
    3e54:	200007f0 	.word	0x200007f0

00003e58 <z_time_slice>:
{
    3e58:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    3e5a:	f04f 0320 	mov.w	r3, #32
    3e5e:	f3ef 8411 	mrs	r4, BASEPRI
    3e62:	f383 8812 	msr	BASEPRI_MAX, r3
    3e66:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    3e6a:	4b22      	ldr	r3, [pc, #136]	; (3ef4 <z_time_slice+0x9c>)
    3e6c:	689b      	ldr	r3, [r3, #8]
    3e6e:	4a22      	ldr	r2, [pc, #136]	; (3ef8 <z_time_slice+0xa0>)
    3e70:	6812      	ldr	r2, [r2, #0]
    3e72:	4293      	cmp	r3, r2
    3e74:	d018      	beq.n	3ea8 <z_time_slice+0x50>
    3e76:	4621      	mov	r1, r4
	pending_current = NULL;
    3e78:	4a1f      	ldr	r2, [pc, #124]	; (3ef8 <z_time_slice+0xa0>)
    3e7a:	2500      	movs	r5, #0
    3e7c:	6015      	str	r5, [r2, #0]
	int ret = slice_ticks;
    3e7e:	4a1f      	ldr	r2, [pc, #124]	; (3efc <z_time_slice+0xa4>)
    3e80:	6812      	ldr	r2, [r2, #0]
	if (slice_time(_current) && sliceable(_current)) {
    3e82:	b372      	cbz	r2, 3ee2 <z_time_slice+0x8a>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    3e84:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    3e86:	2a7f      	cmp	r2, #127	; 0x7f
    3e88:	d816      	bhi.n	3eb8 <z_time_slice+0x60>
    3e8a:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    3e8c:	f012 0f1f 	tst.w	r2, #31
    3e90:	d11c      	bne.n	3ecc <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3e92:	f993 500e 	ldrsb.w	r5, [r3, #14]
    3e96:	4a1a      	ldr	r2, [pc, #104]	; (3f00 <z_time_slice+0xa8>)
    3e98:	6812      	ldr	r2, [r2, #0]
    3e9a:	4295      	cmp	r5, r2
    3e9c:	db18      	blt.n	3ed0 <z_time_slice+0x78>
		&& !z_is_idle_thread_object(thread);
    3e9e:	4a19      	ldr	r2, [pc, #100]	; (3f04 <z_time_slice+0xac>)
    3ea0:	4293      	cmp	r3, r2
    3ea2:	d017      	beq.n	3ed4 <z_time_slice+0x7c>
    3ea4:	2301      	movs	r3, #1
    3ea6:	e008      	b.n	3eba <z_time_slice+0x62>
		z_reset_time_slice(_current);
    3ea8:	4618      	mov	r0, r3
    3eaa:	f7ff fed1 	bl	3c50 <z_reset_time_slice>
	__asm__ volatile(
    3eae:	f384 8811 	msr	BASEPRI, r4
    3eb2:	f3bf 8f6f 	isb	sy
		return;
    3eb6:	e01b      	b.n	3ef0 <z_time_slice+0x98>
		&& !z_is_idle_thread_object(thread);
    3eb8:	2300      	movs	r3, #0
	if (slice_time(_current) && sliceable(_current)) {
    3eba:	b193      	cbz	r3, 3ee2 <z_time_slice+0x8a>
		if (ticks >= _current_cpu->slice_ticks) {
    3ebc:	4b0d      	ldr	r3, [pc, #52]	; (3ef4 <z_time_slice+0x9c>)
    3ebe:	691b      	ldr	r3, [r3, #16]
    3ec0:	4283      	cmp	r3, r0
    3ec2:	dd09      	ble.n	3ed8 <z_time_slice+0x80>
			_current_cpu->slice_ticks -= ticks;
    3ec4:	1a18      	subs	r0, r3, r0
    3ec6:	4b0b      	ldr	r3, [pc, #44]	; (3ef4 <z_time_slice+0x9c>)
    3ec8:	6118      	str	r0, [r3, #16]
    3eca:	e00d      	b.n	3ee8 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
    3ecc:	2300      	movs	r3, #0
    3ece:	e7f4      	b.n	3eba <z_time_slice+0x62>
    3ed0:	2300      	movs	r3, #0
    3ed2:	e7f2      	b.n	3eba <z_time_slice+0x62>
    3ed4:	2300      	movs	r3, #0
    3ed6:	e7f0      	b.n	3eba <z_time_slice+0x62>
			key = slice_expired_locked(key);
    3ed8:	4620      	mov	r0, r4
    3eda:	f7ff ffa9 	bl	3e30 <slice_expired_locked>
    3ede:	4601      	mov	r1, r0
    3ee0:	e002      	b.n	3ee8 <z_time_slice+0x90>
		_current_cpu->slice_ticks = 0;
    3ee2:	4b04      	ldr	r3, [pc, #16]	; (3ef4 <z_time_slice+0x9c>)
    3ee4:	2200      	movs	r2, #0
    3ee6:	611a      	str	r2, [r3, #16]
    3ee8:	f381 8811 	msr	BASEPRI, r1
    3eec:	f3bf 8f6f 	isb	sy
}
    3ef0:	bd38      	pop	{r3, r4, r5, pc}
    3ef2:	bf00      	nop
    3ef4:	200007f0 	.word	0x200007f0
    3ef8:	2000081c 	.word	0x2000081c
    3efc:	20000824 	.word	0x20000824
    3f00:	20000820 	.word	0x20000820
    3f04:	200000e8 	.word	0x200000e8

00003f08 <ready_thread>:
{
    3f08:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    3f0a:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    3f0c:	f990 200d 	ldrsb.w	r2, [r0, #13]
    3f10:	2a00      	cmp	r2, #0
    3f12:	db2d      	blt.n	3f70 <ready_thread+0x68>
    3f14:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3f16:	f013 0f1f 	tst.w	r3, #31
    3f1a:	d105      	bne.n	3f28 <ready_thread+0x20>
	return node->next != NULL;
    3f1c:	6982      	ldr	r2, [r0, #24]
    3f1e:	b10a      	cbz	r2, 3f24 <ready_thread+0x1c>
    3f20:	2200      	movs	r2, #0
    3f22:	e002      	b.n	3f2a <ready_thread+0x22>
    3f24:	2201      	movs	r2, #1
    3f26:	e000      	b.n	3f2a <ready_thread+0x22>
    3f28:	2200      	movs	r2, #0
    3f2a:	b30a      	cbz	r2, 3f70 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    3f2c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3f30:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    3f32:	4b14      	ldr	r3, [pc, #80]	; (3f84 <ready_thread+0x7c>)
    3f34:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    3f38:	429d      	cmp	r5, r3
    3f3a:	d020      	beq.n	3f7e <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3f3c:	b16d      	cbz	r5, 3f5a <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    3f3e:	4629      	mov	r1, r5
    3f40:	4620      	mov	r0, r4
    3f42:	f001 fccb 	bl	58dc <z_sched_prio_cmp>
    3f46:	2800      	cmp	r0, #0
    3f48:	dc13      	bgt.n	3f72 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    3f4a:	b135      	cbz	r5, 3f5a <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    3f4c:	4b0d      	ldr	r3, [pc, #52]	; (3f84 <ready_thread+0x7c>)
    3f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3f50:	429d      	cmp	r5, r3
    3f52:	d002      	beq.n	3f5a <ready_thread+0x52>
    3f54:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3f56:	2d00      	cmp	r5, #0
    3f58:	d1f0      	bne.n	3f3c <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    3f5a:	4b0a      	ldr	r3, [pc, #40]	; (3f84 <ready_thread+0x7c>)
    3f5c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    3f5e:	f103 0120 	add.w	r1, r3, #32
    3f62:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    3f64:	6062      	str	r2, [r4, #4]
	tail->next = node;
    3f66:	6014      	str	r4, [r2, #0]
	list->tail = node;
    3f68:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    3f6a:	2000      	movs	r0, #0
    3f6c:	f7ff fef4 	bl	3d58 <update_cache>
}
    3f70:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    3f72:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    3f74:	6063      	str	r3, [r4, #4]
	node->next = successor;
    3f76:	6025      	str	r5, [r4, #0]
	prev->next = node;
    3f78:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    3f7a:	606c      	str	r4, [r5, #4]
}
    3f7c:	e7f5      	b.n	3f6a <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3f7e:	2500      	movs	r5, #0
    3f80:	e7dc      	b.n	3f3c <ready_thread+0x34>
    3f82:	bf00      	nop
    3f84:	200007f0 	.word	0x200007f0

00003f88 <z_sched_start>:
{
    3f88:	b510      	push	{r4, lr}
	__asm__ volatile(
    3f8a:	f04f 0320 	mov.w	r3, #32
    3f8e:	f3ef 8411 	mrs	r4, BASEPRI
    3f92:	f383 8812 	msr	BASEPRI_MAX, r3
    3f96:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    3f9a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    3f9c:	f013 0f04 	tst.w	r3, #4
    3fa0:	d104      	bne.n	3fac <z_sched_start+0x24>
	__asm__ volatile(
    3fa2:	f384 8811 	msr	BASEPRI, r4
    3fa6:	f3bf 8f6f 	isb	sy
}
    3faa:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3fac:	f023 0304 	bic.w	r3, r3, #4
    3fb0:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    3fb2:	f7ff ffa9 	bl	3f08 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    3fb6:	4621      	mov	r1, r4
    3fb8:	4801      	ldr	r0, [pc, #4]	; (3fc0 <z_sched_start+0x38>)
    3fba:	f7ff fe97 	bl	3cec <z_reschedule>
    3fbe:	e7f4      	b.n	3faa <z_sched_start+0x22>
    3fc0:	20000820 	.word	0x20000820

00003fc4 <unready_thread>:
{
    3fc4:	b510      	push	{r4, lr}
    3fc6:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    3fc8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    3fca:	f990 300d 	ldrsb.w	r3, [r0, #13]
    3fce:	2b00      	cmp	r3, #0
    3fd0:	db08      	blt.n	3fe4 <unready_thread+0x20>
	update_cache(thread == _current);
    3fd2:	4b08      	ldr	r3, [pc, #32]	; (3ff4 <unready_thread+0x30>)
    3fd4:	6898      	ldr	r0, [r3, #8]
    3fd6:	42a0      	cmp	r0, r4
    3fd8:	bf14      	ite	ne
    3fda:	2000      	movne	r0, #0
    3fdc:	2001      	moveq	r0, #1
    3fde:	f7ff febb 	bl	3d58 <update_cache>
}
    3fe2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3fe4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    3fe8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    3fea:	4601      	mov	r1, r0
    3fec:	4802      	ldr	r0, [pc, #8]	; (3ff8 <unready_thread+0x34>)
    3fee:	f001 fc94 	bl	591a <z_priq_dumb_remove>
}
    3ff2:	e7ee      	b.n	3fd2 <unready_thread+0xe>
    3ff4:	200007f0 	.word	0x200007f0
    3ff8:	20000810 	.word	0x20000810

00003ffc <z_pend_curr>:
{
    3ffc:	b510      	push	{r4, lr}
    3ffe:	460c      	mov	r4, r1
    4000:	4611      	mov	r1, r2
	pending_current = _current;
    4002:	4b06      	ldr	r3, [pc, #24]	; (401c <z_pend_curr+0x20>)
    4004:	6898      	ldr	r0, [r3, #8]
    4006:	4b06      	ldr	r3, [pc, #24]	; (4020 <z_pend_curr+0x24>)
    4008:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    400a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    400e:	f001 fd11 	bl	5a34 <pend>
    4012:	4620      	mov	r0, r4
    4014:	f7fd f9ae 	bl	1374 <arch_swap>
}
    4018:	bd10      	pop	{r4, pc}
    401a:	bf00      	nop
    401c:	200007f0 	.word	0x200007f0
    4020:	2000081c 	.word	0x2000081c

00004024 <z_impl_k_thread_suspend>:
{
    4024:	b538      	push	{r3, r4, r5, lr}
    4026:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    4028:	3018      	adds	r0, #24
    402a:	f001 fd6b 	bl	5b04 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    402e:	2300      	movs	r3, #0
	__asm__ volatile(
    4030:	f04f 0220 	mov.w	r2, #32
    4034:	f3ef 8511 	mrs	r5, BASEPRI
    4038:	f382 8812 	msr	BASEPRI_MAX, r2
    403c:	f3bf 8f6f 	isb	sy
    4040:	e010      	b.n	4064 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4042:	7b63      	ldrb	r3, [r4, #13]
    4044:	f043 0310 	orr.w	r3, r3, #16
    4048:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    404a:	4b15      	ldr	r3, [pc, #84]	; (40a0 <z_impl_k_thread_suspend+0x7c>)
    404c:	6898      	ldr	r0, [r3, #8]
    404e:	42a0      	cmp	r0, r4
    4050:	bf14      	ite	ne
    4052:	2000      	movne	r0, #0
    4054:	2001      	moveq	r0, #1
    4056:	f7ff fe7f 	bl	3d58 <update_cache>
	__asm__ volatile(
    405a:	f385 8811 	msr	BASEPRI, r5
    405e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4062:	2301      	movs	r3, #1
    4064:	b963      	cbnz	r3, 4080 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    4066:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    4068:	f994 300d 	ldrsb.w	r3, [r4, #13]
    406c:	2b00      	cmp	r3, #0
    406e:	dae8      	bge.n	4042 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4070:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4074:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4076:	4621      	mov	r1, r4
    4078:	480a      	ldr	r0, [pc, #40]	; (40a4 <z_impl_k_thread_suspend+0x80>)
    407a:	f001 fc4e 	bl	591a <z_priq_dumb_remove>
}
    407e:	e7e0      	b.n	4042 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    4080:	4b07      	ldr	r3, [pc, #28]	; (40a0 <z_impl_k_thread_suspend+0x7c>)
    4082:	689b      	ldr	r3, [r3, #8]
    4084:	42a3      	cmp	r3, r4
    4086:	d000      	beq.n	408a <z_impl_k_thread_suspend+0x66>
}
    4088:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    408a:	f04f 0320 	mov.w	r3, #32
    408e:	f3ef 8011 	mrs	r0, BASEPRI
    4092:	f383 8812 	msr	BASEPRI_MAX, r3
    4096:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    409a:	f001 fc29 	bl	58f0 <z_reschedule_irqlock>
    409e:	e7f3      	b.n	4088 <z_impl_k_thread_suspend+0x64>
    40a0:	200007f0 	.word	0x200007f0
    40a4:	20000810 	.word	0x20000810

000040a8 <k_sched_unlock>:

void k_sched_unlock(void)
{
    40a8:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    40aa:	2300      	movs	r3, #0
    40ac:	f04f 0220 	mov.w	r2, #32
    40b0:	f3ef 8411 	mrs	r4, BASEPRI
    40b4:	f382 8812 	msr	BASEPRI_MAX, r2
    40b8:	f3bf 8f6f 	isb	sy
    40bc:	e00c      	b.n	40d8 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    40be:	4b0d      	ldr	r3, [pc, #52]	; (40f4 <k_sched_unlock+0x4c>)
    40c0:	689a      	ldr	r2, [r3, #8]
    40c2:	7bd3      	ldrb	r3, [r2, #15]
    40c4:	3301      	adds	r3, #1
    40c6:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    40c8:	2000      	movs	r0, #0
    40ca:	f7ff fe45 	bl	3d58 <update_cache>
	__asm__ volatile(
    40ce:	f384 8811 	msr	BASEPRI, r4
    40d2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    40d6:	2301      	movs	r3, #1
    40d8:	2b00      	cmp	r3, #0
    40da:	d0f0      	beq.n	40be <k_sched_unlock+0x16>
	__asm__ volatile(
    40dc:	f04f 0320 	mov.w	r3, #32
    40e0:	f3ef 8011 	mrs	r0, BASEPRI
    40e4:	f383 8812 	msr	BASEPRI_MAX, r3
    40e8:	f3bf 8f6f 	isb	sy
    40ec:	f001 fc00 	bl	58f0 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    40f0:	bd10      	pop	{r4, pc}
    40f2:	bf00      	nop
    40f4:	200007f0 	.word	0x200007f0

000040f8 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    40f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    40fa:	7b43      	ldrb	r3, [r0, #13]
    40fc:	f013 0f08 	tst.w	r3, #8
    4100:	d145      	bne.n	418e <end_thread+0x96>
    4102:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4104:	f043 0308 	orr.w	r3, r3, #8
    4108:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    410a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    410e:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    4110:	f013 0f80 	tst.w	r3, #128	; 0x80
    4114:	d12d      	bne.n	4172 <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4116:	68ab      	ldr	r3, [r5, #8]
    4118:	b15b      	cbz	r3, 4132 <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    411a:	4628      	mov	r0, r5
    411c:	f001 fbdc 	bl	58d8 <pended_on_thread>
    4120:	4629      	mov	r1, r5
    4122:	f001 fbfa 	bl	591a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4126:	7b6b      	ldrb	r3, [r5, #13]
    4128:	f023 0302 	bic.w	r3, r3, #2
    412c:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    412e:	2300      	movs	r3, #0
    4130:	60ab      	str	r3, [r5, #8]
    4132:	f105 0018 	add.w	r0, r5, #24
    4136:	f001 fce5 	bl	5b04 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    413a:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
    413e:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4140:	42bc      	cmp	r4, r7
    4142:	d01e      	beq.n	4182 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4144:	b1ec      	cbz	r4, 4182 <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4146:	4620      	mov	r0, r4
    4148:	f001 fbc6 	bl	58d8 <pended_on_thread>
    414c:	4621      	mov	r1, r4
    414e:	f001 fbe4 	bl	591a <z_priq_dumb_remove>
    4152:	7b63      	ldrb	r3, [r4, #13]
    4154:	f023 0302 	bic.w	r3, r3, #2
    4158:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    415a:	2600      	movs	r6, #0
    415c:	60a6      	str	r6, [r4, #8]
    415e:	f104 0018 	add.w	r0, r4, #24
    4162:	f001 fccf 	bl	5b04 <z_abort_timeout>
    4166:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    416a:	4620      	mov	r0, r4
    416c:	f7ff fecc 	bl	3f08 <ready_thread>
    4170:	e7e5      	b.n	413e <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4176:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4178:	4601      	mov	r1, r0
    417a:	4805      	ldr	r0, [pc, #20]	; (4190 <end_thread+0x98>)
    417c:	f001 fbcd 	bl	591a <z_priq_dumb_remove>
}
    4180:	e7c9      	b.n	4116 <end_thread+0x1e>
		update_cache(1);
    4182:	2001      	movs	r0, #1
    4184:	f7ff fde8 	bl	3d58 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    4188:	4628      	mov	r0, r5
    418a:	f7ff fc0b 	bl	39a4 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    418e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4190:	20000810 	.word	0x20000810

00004194 <z_sched_init>:
{
    4194:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    4196:	4804      	ldr	r0, [pc, #16]	; (41a8 <z_sched_init+0x14>)
    4198:	f001 fc99 	bl	5ace <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    419c:	2100      	movs	r1, #0
    419e:	4608      	mov	r0, r1
    41a0:	f7ff fd6a 	bl	3c78 <k_sched_time_slice_set>
}
    41a4:	bd08      	pop	{r3, pc}
    41a6:	bf00      	nop
    41a8:	2000080c 	.word	0x2000080c

000041ac <z_impl_k_yield>:
{
    41ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41ae:	f04f 0320 	mov.w	r3, #32
    41b2:	f3ef 8611 	mrs	r6, BASEPRI
    41b6:	f383 8812 	msr	BASEPRI_MAX, r3
    41ba:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    41be:	4c1c      	ldr	r4, [pc, #112]	; (4230 <z_impl_k_yield+0x84>)
    41c0:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    41c2:	7b4b      	ldrb	r3, [r1, #13]
    41c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    41c8:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    41ca:	f104 0720 	add.w	r7, r4, #32
    41ce:	4638      	mov	r0, r7
    41d0:	f001 fba3 	bl	591a <z_priq_dumb_remove>
	queue_thread(_current);
    41d4:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    41d6:	7b6b      	ldrb	r3, [r5, #13]
    41d8:	f063 037f 	orn	r3, r3, #127	; 0x7f
    41dc:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    41de:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    41e0:	42bc      	cmp	r4, r7
    41e2:	d023      	beq.n	422c <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    41e4:	b16c      	cbz	r4, 4202 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    41e6:	4621      	mov	r1, r4
    41e8:	4628      	mov	r0, r5
    41ea:	f001 fb77 	bl	58dc <z_sched_prio_cmp>
    41ee:	2800      	cmp	r0, #0
    41f0:	dc16      	bgt.n	4220 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    41f2:	b134      	cbz	r4, 4202 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    41f4:	4b0e      	ldr	r3, [pc, #56]	; (4230 <z_impl_k_yield+0x84>)
    41f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    41f8:	429c      	cmp	r4, r3
    41fa:	d002      	beq.n	4202 <z_impl_k_yield+0x56>
    41fc:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    41fe:	2c00      	cmp	r4, #0
    4200:	d1f0      	bne.n	41e4 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    4202:	4b0b      	ldr	r3, [pc, #44]	; (4230 <z_impl_k_yield+0x84>)
    4204:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4206:	f103 0120 	add.w	r1, r3, #32
    420a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    420c:	606a      	str	r2, [r5, #4]
	tail->next = node;
    420e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4210:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4212:	2001      	movs	r0, #1
    4214:	f7ff fda0 	bl	3d58 <update_cache>
    4218:	4630      	mov	r0, r6
    421a:	f7fd f8ab 	bl	1374 <arch_swap>
}
    421e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    4220:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4222:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4224:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4226:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4228:	6065      	str	r5, [r4, #4]
}
    422a:	e7f2      	b.n	4212 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    422c:	2400      	movs	r4, #0
    422e:	e7d9      	b.n	41e4 <z_impl_k_yield+0x38>
    4230:	200007f0 	.word	0x200007f0

00004234 <z_tick_sleep>:
{
    4234:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    4238:	ea50 0301 	orrs.w	r3, r0, r1
    423c:	d038      	beq.n	42b0 <z_tick_sleep+0x7c>
    423e:	4604      	mov	r4, r0
    4240:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    4242:	f06f 0301 	mvn.w	r3, #1
    4246:	1a1b      	subs	r3, r3, r0
    4248:	f04f 32ff 	mov.w	r2, #4294967295
    424c:	eb62 0201 	sbc.w	r2, r2, r1
    4250:	2b01      	cmp	r3, #1
    4252:	f172 0300 	sbcs.w	r3, r2, #0
    4256:	db2f      	blt.n	42b8 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4258:	f06f 0501 	mvn.w	r5, #1
    425c:	1a2d      	subs	r5, r5, r0
    425e:	f04f 0320 	mov.w	r3, #32
    4262:	f3ef 8811 	mrs	r8, BASEPRI
    4266:	f383 8812 	msr	BASEPRI_MAX, r3
    426a:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    426e:	4f14      	ldr	r7, [pc, #80]	; (42c0 <z_tick_sleep+0x8c>)
    4270:	68b8      	ldr	r0, [r7, #8]
    4272:	4b14      	ldr	r3, [pc, #80]	; (42c4 <z_tick_sleep+0x90>)
    4274:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4276:	f7ff fea5 	bl	3fc4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    427a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    427c:	4622      	mov	r2, r4
    427e:	4633      	mov	r3, r6
    4280:	4911      	ldr	r1, [pc, #68]	; (42c8 <z_tick_sleep+0x94>)
    4282:	3018      	adds	r0, #24
    4284:	f000 f8de 	bl	4444 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4288:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    428a:	7b53      	ldrb	r3, [r2, #13]
    428c:	f043 0310 	orr.w	r3, r3, #16
    4290:	7353      	strb	r3, [r2, #13]
    4292:	4640      	mov	r0, r8
    4294:	f7fd f86e 	bl	1374 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4298:	f001 fc94 	bl	5bc4 <sys_clock_tick_get_32>
    429c:	1a28      	subs	r0, r5, r0
    429e:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    42a2:	2801      	cmp	r0, #1
    42a4:	f173 0300 	sbcs.w	r3, r3, #0
    42a8:	da00      	bge.n	42ac <z_tick_sleep+0x78>
	return 0;
    42aa:	2000      	movs	r0, #0
}
    42ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    42b0:	f7ff ff7c 	bl	41ac <z_impl_k_yield>
		return 0;
    42b4:	2000      	movs	r0, #0
    42b6:	e7f9      	b.n	42ac <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    42b8:	f001 fc84 	bl	5bc4 <sys_clock_tick_get_32>
    42bc:	1905      	adds	r5, r0, r4
    42be:	e7ce      	b.n	425e <z_tick_sleep+0x2a>
    42c0:	200007f0 	.word	0x200007f0
    42c4:	2000081c 	.word	0x2000081c
    42c8:	00005971 	.word	0x00005971

000042cc <z_impl_k_sleep>:
{
    42cc:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    42ce:	f1b1 3fff 	cmp.w	r1, #4294967295
    42d2:	bf08      	it	eq
    42d4:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    42d8:	d01a      	beq.n	4310 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    42da:	f7ff ffab 	bl	4234 <z_tick_sleep>
    42de:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    42e0:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    42e2:	0151      	lsls	r1, r2, #5
    42e4:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    42e8:	0143      	lsls	r3, r0, #5
    42ea:	1a1b      	subs	r3, r3, r0
    42ec:	eb61 0102 	sbc.w	r1, r1, r2
    42f0:	0088      	lsls	r0, r1, #2
    42f2:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    42f6:	009b      	lsls	r3, r3, #2
    42f8:	eb13 030c 	adds.w	r3, r3, ip
    42fc:	eb42 0000 	adc.w	r0, r2, r0
    4300:	00c0      	lsls	r0, r0, #3
    4302:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
    4306:	f3c3 3310 	ubfx	r3, r3, #12, #17
    430a:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
    430e:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    4310:	4b03      	ldr	r3, [pc, #12]	; (4320 <z_impl_k_sleep+0x54>)
    4312:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4314:	f7ff fe86 	bl	4024 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    4318:	f04f 30ff 	mov.w	r0, #4294967295
    431c:	e7f7      	b.n	430e <z_impl_k_sleep+0x42>
    431e:	bf00      	nop
    4320:	200007f0 	.word	0x200007f0

00004324 <z_impl_z_current_get>:
}
    4324:	4b01      	ldr	r3, [pc, #4]	; (432c <z_impl_z_current_get+0x8>)
    4326:	6898      	ldr	r0, [r3, #8]
    4328:	4770      	bx	lr
    432a:	bf00      	nop
    432c:	200007f0 	.word	0x200007f0

00004330 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4330:	b538      	push	{r3, r4, r5, lr}
    4332:	f04f 0320 	mov.w	r3, #32
    4336:	f3ef 8511 	mrs	r5, BASEPRI
    433a:	f383 8812 	msr	BASEPRI_MAX, r3
    433e:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4342:	7b43      	ldrb	r3, [r0, #13]
    4344:	f013 0f08 	tst.w	r3, #8
    4348:	d004      	beq.n	4354 <z_thread_abort+0x24>
	__asm__ volatile(
    434a:	f385 8811 	msr	BASEPRI, r5
    434e:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4352:	bd38      	pop	{r3, r4, r5, pc}
    4354:	4604      	mov	r4, r0
	end_thread(thread);
    4356:	f7ff fecf 	bl	40f8 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    435a:	4b08      	ldr	r3, [pc, #32]	; (437c <z_thread_abort+0x4c>)
    435c:	689b      	ldr	r3, [r3, #8]
    435e:	42a3      	cmp	r3, r4
    4360:	d004      	beq.n	436c <z_thread_abort+0x3c>
    4362:	f385 8811 	msr	BASEPRI, r5
    4366:	f3bf 8f6f 	isb	sy
    436a:	e7f2      	b.n	4352 <z_thread_abort+0x22>
    436c:	f3ef 8305 	mrs	r3, IPSR
    4370:	2b00      	cmp	r3, #0
    4372:	d1f6      	bne.n	4362 <z_thread_abort+0x32>
    4374:	4628      	mov	r0, r5
    4376:	f7fc fffd 	bl	1374 <arch_swap>
	return ret;
    437a:	e7f2      	b.n	4362 <z_thread_abort+0x32>
    437c:	200007f0 	.word	0x200007f0

00004380 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4380:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4382:	4806      	ldr	r0, [pc, #24]	; (439c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4384:	4a06      	ldr	r2, [pc, #24]	; (43a0 <z_data_copy+0x20>)
    4386:	1a12      	subs	r2, r2, r0
    4388:	4906      	ldr	r1, [pc, #24]	; (43a4 <z_data_copy+0x24>)
    438a:	f001 fa72 	bl	5872 <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    438e:	4a06      	ldr	r2, [pc, #24]	; (43a8 <z_data_copy+0x28>)
    4390:	4906      	ldr	r1, [pc, #24]	; (43ac <z_data_copy+0x2c>)
    4392:	4807      	ldr	r0, [pc, #28]	; (43b0 <z_data_copy+0x30>)
    4394:	f001 fa6d 	bl	5872 <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4398:	bd08      	pop	{r3, pc}
    439a:	bf00      	nop
    439c:	20000000 	.word	0x20000000
    43a0:	200000c8 	.word	0x200000c8
    43a4:	00006148 	.word	0x00006148
    43a8:	00000000 	.word	0x00000000
    43ac:	00006148 	.word	0x00006148
    43b0:	20000000 	.word	0x20000000

000043b4 <first>:
	return list->head == list;
    43b4:	4b03      	ldr	r3, [pc, #12]	; (43c4 <first+0x10>)
    43b6:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    43b8:	4298      	cmp	r0, r3
    43ba:	d000      	beq.n	43be <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    43bc:	4770      	bx	lr
    43be:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    43c0:	e7fc      	b.n	43bc <first+0x8>
    43c2:	bf00      	nop
    43c4:	200000ac 	.word	0x200000ac

000043c8 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    43c8:	b130      	cbz	r0, 43d8 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    43ca:	4a04      	ldr	r2, [pc, #16]	; (43dc <next+0x14>)
    43cc:	6852      	ldr	r2, [r2, #4]
    43ce:	4290      	cmp	r0, r2
    43d0:	d001      	beq.n	43d6 <next+0xe>
    43d2:	6800      	ldr	r0, [r0, #0]
    43d4:	4770      	bx	lr
    43d6:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    43d8:	4770      	bx	lr
    43da:	bf00      	nop
    43dc:	200000ac 	.word	0x200000ac

000043e0 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    43e0:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    43e2:	4b04      	ldr	r3, [pc, #16]	; (43f4 <elapsed+0x14>)
    43e4:	681b      	ldr	r3, [r3, #0]
    43e6:	b10b      	cbz	r3, 43ec <elapsed+0xc>
    43e8:	2000      	movs	r0, #0
}
    43ea:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    43ec:	f7fe f974 	bl	26d8 <sys_clock_elapsed>
    43f0:	e7fb      	b.n	43ea <elapsed+0xa>
    43f2:	bf00      	nop
    43f4:	20000828 	.word	0x20000828

000043f8 <next_timeout>:

static int32_t next_timeout(void)
{
    43f8:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    43fa:	f7ff ffdb 	bl	43b4 <first>
    43fe:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4400:	f7ff ffee 	bl	43e0 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4404:	b17c      	cbz	r4, 4426 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4406:	6923      	ldr	r3, [r4, #16]
    4408:	6962      	ldr	r2, [r4, #20]
    440a:	1a1b      	subs	r3, r3, r0
    440c:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    4410:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4414:	f170 0200 	sbcs.w	r2, r0, #0
    4418:	da08      	bge.n	442c <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    441a:	2800      	cmp	r0, #0
    441c:	db01      	blt.n	4422 <next_timeout+0x2a>
    441e:	4618      	mov	r0, r3
    4420:	e006      	b.n	4430 <next_timeout+0x38>
    4422:	2300      	movs	r3, #0
    4424:	e7fb      	b.n	441e <next_timeout+0x26>
		ret = MAX_WAIT;
    4426:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    442a:	e001      	b.n	4430 <next_timeout+0x38>
    442c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4430:	4b03      	ldr	r3, [pc, #12]	; (4440 <next_timeout+0x48>)
    4432:	691b      	ldr	r3, [r3, #16]
    4434:	b113      	cbz	r3, 443c <next_timeout+0x44>
    4436:	4283      	cmp	r3, r0
    4438:	da00      	bge.n	443c <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    443a:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    443c:	bd10      	pop	{r4, pc}
    443e:	bf00      	nop
    4440:	200007f0 	.word	0x200007f0

00004444 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4444:	f1b3 3fff 	cmp.w	r3, #4294967295
    4448:	bf08      	it	eq
    444a:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    444e:	d07d      	beq.n	454c <z_add_timeout+0x108>
{
    4450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4454:	4604      	mov	r4, r0
    4456:	4692      	mov	sl, r2
    4458:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    445a:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    445c:	2300      	movs	r3, #0
	__asm__ volatile(
    445e:	f04f 0220 	mov.w	r2, #32
    4462:	f3ef 8711 	mrs	r7, BASEPRI
    4466:	f382 8812 	msr	BASEPRI_MAX, r2
    446a:	f3bf 8f6f 	isb	sy
    446e:	e021      	b.n	44b4 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4470:	f11a 0801 	adds.w	r8, sl, #1
    4474:	f145 0900 	adc.w	r9, r5, #0
    4478:	f7ff ffb2 	bl	43e0 <elapsed>
    447c:	eb18 0300 	adds.w	r3, r8, r0
    4480:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    4484:	6123      	str	r3, [r4, #16]
    4486:	6160      	str	r0, [r4, #20]
    4488:	e036      	b.n	44f8 <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    448a:	1a51      	subs	r1, r2, r1
    448c:	eb66 0303 	sbc.w	r3, r6, r3
    4490:	6101      	str	r1, [r0, #16]
    4492:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    4494:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    4496:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4498:	6020      	str	r0, [r4, #0]
	prev->next = node;
    449a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    449c:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    449e:	2800      	cmp	r0, #0
    44a0:	d03e      	beq.n	4520 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    44a2:	f7ff ff87 	bl	43b4 <first>
    44a6:	4284      	cmp	r4, r0
    44a8:	d041      	beq.n	452e <z_add_timeout+0xea>
	__asm__ volatile(
    44aa:	f387 8811 	msr	BASEPRI, r7
    44ae:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    44b2:	2301      	movs	r3, #1
    44b4:	2b00      	cmp	r3, #0
    44b6:	d147      	bne.n	4548 <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    44b8:	4653      	mov	r3, sl
    44ba:	f06f 0101 	mvn.w	r1, #1
    44be:	ebb1 010a 	subs.w	r1, r1, sl
    44c2:	f04f 30ff 	mov.w	r0, #4294967295
    44c6:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    44ca:	2a00      	cmp	r2, #0
    44cc:	dbd0      	blt.n	4470 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    44ce:	4a20      	ldr	r2, [pc, #128]	; (4550 <z_add_timeout+0x10c>)
    44d0:	6811      	ldr	r1, [r2, #0]
    44d2:	6852      	ldr	r2, [r2, #4]
    44d4:	185b      	adds	r3, r3, r1
    44d6:	eb42 0205 	adc.w	r2, r2, r5
    44da:	f06f 0101 	mvn.w	r1, #1
    44de:	1acb      	subs	r3, r1, r3
    44e0:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
    44e4:	4618      	mov	r0, r3
    44e6:	4611      	mov	r1, r2
    44e8:	2b01      	cmp	r3, #1
    44ea:	f172 0300 	sbcs.w	r3, r2, #0
    44ee:	da01      	bge.n	44f4 <z_add_timeout+0xb0>
    44f0:	2001      	movs	r0, #1
    44f2:	2100      	movs	r1, #0
    44f4:	6120      	str	r0, [r4, #16]
    44f6:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    44f8:	f7ff ff5c 	bl	43b4 <first>
    44fc:	2800      	cmp	r0, #0
    44fe:	d0ce      	beq.n	449e <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
    4500:	6902      	ldr	r2, [r0, #16]
    4502:	6946      	ldr	r6, [r0, #20]
    4504:	6921      	ldr	r1, [r4, #16]
    4506:	6963      	ldr	r3, [r4, #20]
    4508:	4291      	cmp	r1, r2
    450a:	eb73 0c06 	sbcs.w	ip, r3, r6
    450e:	dbbc      	blt.n	448a <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    4510:	1a89      	subs	r1, r1, r2
    4512:	eb63 0306 	sbc.w	r3, r3, r6
    4516:	6121      	str	r1, [r4, #16]
    4518:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    451a:	f7ff ff55 	bl	43c8 <next>
    451e:	e7ed      	b.n	44fc <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
    4520:	4b0c      	ldr	r3, [pc, #48]	; (4554 <z_add_timeout+0x110>)
    4522:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    4524:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    4526:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4528:	6014      	str	r4, [r2, #0]
	list->tail = node;
    452a:	605c      	str	r4, [r3, #4]
}
    452c:	e7b9      	b.n	44a2 <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    452e:	f7ff ff63 	bl	43f8 <next_timeout>

			if (next_time == 0 ||
    4532:	4603      	mov	r3, r0
    4534:	b118      	cbz	r0, 453e <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
    4536:	4a08      	ldr	r2, [pc, #32]	; (4558 <z_add_timeout+0x114>)
    4538:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    453a:	4282      	cmp	r2, r0
    453c:	d0b5      	beq.n	44aa <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
    453e:	2100      	movs	r1, #0
    4540:	4618      	mov	r0, r3
    4542:	f7fe f897 	bl	2674 <sys_clock_set_timeout>
    4546:	e7b0      	b.n	44aa <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    454c:	4770      	bx	lr
    454e:	bf00      	nop
    4550:	20000248 	.word	0x20000248
    4554:	200000ac 	.word	0x200000ac
    4558:	200007f0 	.word	0x200007f0

0000455c <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    455c:	b570      	push	{r4, r5, r6, lr}
    455e:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4560:	f7ff fc7a 	bl	3e58 <z_time_slice>
	__asm__ volatile(
    4564:	f04f 0320 	mov.w	r3, #32
    4568:	f3ef 8511 	mrs	r5, BASEPRI
    456c:	f383 8812 	msr	BASEPRI_MAX, r3
    4570:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    4574:	4b28      	ldr	r3, [pc, #160]	; (4618 <sys_clock_announce+0xbc>)
    4576:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4578:	e020      	b.n	45bc <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    457a:	4828      	ldr	r0, [pc, #160]	; (461c <sys_clock_announce+0xc0>)
    457c:	6801      	ldr	r1, [r0, #0]
    457e:	6846      	ldr	r6, [r0, #4]
    4580:	1889      	adds	r1, r1, r2
    4582:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
    4586:	6001      	str	r1, [r0, #0]
    4588:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
    458a:	1a9b      	subs	r3, r3, r2
    458c:	4a22      	ldr	r2, [pc, #136]	; (4618 <sys_clock_announce+0xbc>)
    458e:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    4590:	2200      	movs	r2, #0
    4592:	2300      	movs	r3, #0
    4594:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4598:	4620      	mov	r0, r4
    459a:	f001 fa9c 	bl	5ad6 <remove_timeout>
	__asm__ volatile(
    459e:	f385 8811 	msr	BASEPRI, r5
    45a2:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    45a6:	68a3      	ldr	r3, [r4, #8]
    45a8:	4620      	mov	r0, r4
    45aa:	4798      	blx	r3
	__asm__ volatile(
    45ac:	f04f 0320 	mov.w	r3, #32
    45b0:	f3ef 8511 	mrs	r5, BASEPRI
    45b4:	f383 8812 	msr	BASEPRI_MAX, r3
    45b8:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
    45bc:	f7ff fefa 	bl	43b4 <first>
    45c0:	4604      	mov	r4, r0
    45c2:	b140      	cbz	r0, 45d6 <sys_clock_announce+0x7a>
    45c4:	6902      	ldr	r2, [r0, #16]
    45c6:	6941      	ldr	r1, [r0, #20]
    45c8:	4b13      	ldr	r3, [pc, #76]	; (4618 <sys_clock_announce+0xbc>)
    45ca:	681b      	ldr	r3, [r3, #0]
    45cc:	17d8      	asrs	r0, r3, #31
    45ce:	4293      	cmp	r3, r2
    45d0:	eb70 0101 	sbcs.w	r1, r0, r1
    45d4:	dad1      	bge.n	457a <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    45d6:	b144      	cbz	r4, 45ea <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    45d8:	4b0f      	ldr	r3, [pc, #60]	; (4618 <sys_clock_announce+0xbc>)
    45da:	6819      	ldr	r1, [r3, #0]
    45dc:	6923      	ldr	r3, [r4, #16]
    45de:	6962      	ldr	r2, [r4, #20]
    45e0:	1a5b      	subs	r3, r3, r1
    45e2:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    45e6:	6123      	str	r3, [r4, #16]
    45e8:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    45ea:	4a0c      	ldr	r2, [pc, #48]	; (461c <sys_clock_announce+0xc0>)
    45ec:	4e0a      	ldr	r6, [pc, #40]	; (4618 <sys_clock_announce+0xbc>)
    45ee:	6830      	ldr	r0, [r6, #0]
    45f0:	6813      	ldr	r3, [r2, #0]
    45f2:	6851      	ldr	r1, [r2, #4]
    45f4:	181b      	adds	r3, r3, r0
    45f6:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    45fa:	6013      	str	r3, [r2, #0]
    45fc:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    45fe:	2400      	movs	r4, #0
    4600:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4602:	f7ff fef9 	bl	43f8 <next_timeout>
    4606:	4621      	mov	r1, r4
    4608:	f7fe f834 	bl	2674 <sys_clock_set_timeout>
	__asm__ volatile(
    460c:	f385 8811 	msr	BASEPRI, r5
    4610:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4614:	bd70      	pop	{r4, r5, r6, pc}
    4616:	bf00      	nop
    4618:	20000828 	.word	0x20000828
    461c:	20000248 	.word	0x20000248

00004620 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4620:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4622:	2300      	movs	r3, #0
	__asm__ volatile(
    4624:	f04f 0220 	mov.w	r2, #32
    4628:	f3ef 8411 	mrs	r4, BASEPRI
    462c:	f382 8812 	msr	BASEPRI_MAX, r2
    4630:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    4634:	4618      	mov	r0, r3
    4636:	4619      	mov	r1, r3
    4638:	e00c      	b.n	4654 <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
    463a:	f7fe f84d 	bl	26d8 <sys_clock_elapsed>
    463e:	4a07      	ldr	r2, [pc, #28]	; (465c <sys_clock_tick_get+0x3c>)
    4640:	6813      	ldr	r3, [r2, #0]
    4642:	6851      	ldr	r1, [r2, #4]
    4644:	18c0      	adds	r0, r0, r3
    4646:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    464a:	f384 8811 	msr	BASEPRI, r4
    464e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4652:	2301      	movs	r3, #1
    4654:	2b00      	cmp	r3, #0
    4656:	d0f0      	beq.n	463a <sys_clock_tick_get+0x1a>
	}
	return t;
}
    4658:	bd10      	pop	{r4, pc}
    465a:	bf00      	nop
    465c:	20000248 	.word	0x20000248

00004660 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    4660:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    4662:	4a03      	ldr	r2, [pc, #12]	; (4670 <boot_banner+0x10>)
    4664:	4903      	ldr	r1, [pc, #12]	; (4674 <boot_banner+0x14>)
    4666:	4804      	ldr	r0, [pc, #16]	; (4678 <boot_banner+0x18>)
    4668:	f000 f85a 	bl	4720 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    466c:	bd08      	pop	{r3, pc}
    466e:	bf00      	nop
    4670:	00005f10 	.word	0x00005f10
    4674:	00006110 	.word	0x00006110
    4678:	00006120 	.word	0x00006120

0000467c <gpio_pin_configure_dt>:
{
    467c:	b510      	push	{r4, lr}
    467e:	4602      	mov	r2, r0
	return gpio_pin_configure(spec->port,
    4680:	6800      	ldr	r0, [r0, #0]
    4682:	f892 c004 	ldrb.w	ip, [r2, #4]
				  spec->dt_flags | extra_flags);
    4686:	88d3      	ldrh	r3, [r2, #6]
	return gpio_pin_configure(spec->port,
    4688:	430b      	orrs	r3, r1
	const struct gpio_driver_api *api =
    468a:	6884      	ldr	r4, [r0, #8]
	struct gpio_driver_data *data =
    468c:	6901      	ldr	r1, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    468e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    4692:	d007      	beq.n	46a4 <gpio_pin_configure_dt+0x28>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    4694:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    4698:	d004      	beq.n	46a4 <gpio_pin_configure_dt+0x28>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    469a:	f013 0f01 	tst.w	r3, #1
    469e:	d001      	beq.n	46a4 <gpio_pin_configure_dt+0x28>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    46a0:	f483 2340 	eor.w	r3, r3, #786432	; 0xc0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    46a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    46a8:	f013 0f01 	tst.w	r3, #1
    46ac:	d00a      	beq.n	46c4 <gpio_pin_configure_dt+0x48>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    46ae:	2301      	movs	r3, #1
    46b0:	fa03 fe0c 	lsl.w	lr, r3, ip
    46b4:	680b      	ldr	r3, [r1, #0]
    46b6:	ea43 030e 	orr.w	r3, r3, lr
    46ba:	600b      	str	r3, [r1, #0]
	return api->pin_configure(port, pin, flags);
    46bc:	6823      	ldr	r3, [r4, #0]
    46be:	4661      	mov	r1, ip
    46c0:	4798      	blx	r3
}
    46c2:	bd10      	pop	{r4, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    46c4:	2301      	movs	r3, #1
    46c6:	fa03 fe0c 	lsl.w	lr, r3, ip
    46ca:	680b      	ldr	r3, [r1, #0]
    46cc:	ea23 030e 	bic.w	r3, r3, lr
    46d0:	600b      	str	r3, [r1, #0]
    46d2:	e7f3      	b.n	46bc <gpio_pin_configure_dt+0x40>

000046d4 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    46d4:	4602      	mov	r2, r0
    46d6:	b158      	cbz	r0, 46f0 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    46d8:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    46da:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    46de:	2b01      	cmp	r3, #1
    46e0:	d003      	beq.n	46ea <sys_notify_validate+0x16>
    46e2:	2b03      	cmp	r3, #3
    46e4:	d107      	bne.n	46f6 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    46e6:	6803      	ldr	r3, [r0, #0]
    46e8:	b143      	cbz	r3, 46fc <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    46ea:	2000      	movs	r0, #0
    46ec:	6090      	str	r0, [r2, #8]
    46ee:	4770      	bx	lr
		return -EINVAL;
    46f0:	f06f 0015 	mvn.w	r0, #21
    46f4:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    46f6:	f06f 0015 	mvn.w	r0, #21
    46fa:	4770      	bx	lr
			rv = -EINVAL;
    46fc:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    4700:	4770      	bx	lr

00004702 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    4702:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    4704:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    4706:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    470a:	6081      	str	r1, [r0, #8]
	switch (method) {
    470c:	2a03      	cmp	r2, #3
    470e:	d103      	bne.n	4718 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    4710:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    4712:	2200      	movs	r2, #0
    4714:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    4716:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    4718:	2000      	movs	r0, #0
    471a:	e7fa      	b.n	4712 <sys_notify_finalize+0x10>

0000471c <arch_printk_char_out>:
}
    471c:	2000      	movs	r0, #0
    471e:	4770      	bx	lr

00004720 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    4720:	b40f      	push	{r0, r1, r2, r3}
    4722:	b500      	push	{lr}
    4724:	b083      	sub	sp, #12
    4726:	a904      	add	r1, sp, #16
    4728:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    472c:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    472e:	f7fb ff01 	bl	534 <vprintk>

	va_end(ap);
}
    4732:	b003      	add	sp, #12
    4734:	f85d eb04 	ldr.w	lr, [sp], #4
    4738:	b004      	add	sp, #16
    473a:	4770      	bx	lr

0000473c <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    473c:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    4740:	8b01      	ldrh	r1, [r0, #24]
    4742:	f021 0107 	bic.w	r1, r1, #7
    4746:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    4748:	8301      	strh	r1, [r0, #24]
}
    474a:	4770      	bx	lr

0000474c <notify_monitors>:
{
    474c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4750:	4606      	mov	r6, r0
    4752:	460f      	mov	r7, r1
    4754:	4690      	mov	r8, r2
	return list->head;
    4756:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4758:	b119      	cbz	r1, 4762 <notify_monitors+0x16>
    475a:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    475c:	b131      	cbz	r1, 476c <notify_monitors+0x20>
	return node->next;
    475e:	680c      	ldr	r4, [r1, #0]
    4760:	e004      	b.n	476c <notify_monitors+0x20>
    4762:	460c      	mov	r4, r1
    4764:	e002      	b.n	476c <notify_monitors+0x20>
    4766:	4623      	mov	r3, r4
    4768:	4621      	mov	r1, r4
    476a:	461c      	mov	r4, r3
    476c:	b159      	cbz	r1, 4786 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    476e:	684d      	ldr	r5, [r1, #4]
    4770:	4643      	mov	r3, r8
    4772:	463a      	mov	r2, r7
    4774:	4630      	mov	r0, r6
    4776:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    4778:	2c00      	cmp	r4, #0
    477a:	d0f4      	beq.n	4766 <notify_monitors+0x1a>
    477c:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    477e:	2c00      	cmp	r4, #0
    4780:	d0f2      	beq.n	4768 <notify_monitors+0x1c>
	return node->next;
    4782:	6823      	ldr	r3, [r4, #0]
    4784:	e7f0      	b.n	4768 <notify_monitors+0x1c>
}
    4786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000478a <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    478a:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    478c:	f013 0307 	ands.w	r3, r3, #7
    4790:	d103      	bne.n	479a <process_recheck+0x10>
	return list->head;
    4792:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    4794:	b10a      	cbz	r2, 479a <process_recheck+0x10>
		evt = EVT_START;
    4796:	2003      	movs	r0, #3
    4798:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    479a:	2b02      	cmp	r3, #2
    479c:	d003      	beq.n	47a6 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    479e:	2b01      	cmp	r3, #1
    47a0:	d006      	beq.n	47b0 <process_recheck+0x26>
	int evt = EVT_NOP;
    47a2:	2000      	movs	r0, #0
    47a4:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    47a6:	8b42      	ldrh	r2, [r0, #26]
    47a8:	2a00      	cmp	r2, #0
    47aa:	d1f8      	bne.n	479e <process_recheck+0x14>
		evt = EVT_STOP;
    47ac:	2004      	movs	r0, #4
    47ae:	4770      	bx	lr
    47b0:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    47b2:	b10b      	cbz	r3, 47b8 <process_recheck+0x2e>
		evt = EVT_RESET;
    47b4:	2005      	movs	r0, #5
}
    47b6:	4770      	bx	lr
	int evt = EVT_NOP;
    47b8:	2000      	movs	r0, #0
    47ba:	4770      	bx	lr

000047bc <process_complete>:
{
    47bc:	b510      	push	{r4, lr}
    47be:	4604      	mov	r4, r0
    47c0:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    47c2:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    47c4:	2a00      	cmp	r2, #0
    47c6:	db07      	blt.n	47d8 <process_complete+0x1c>
    47c8:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    47cc:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    47ce:	2a01      	cmp	r2, #1
    47d0:	d90e      	bls.n	47f0 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    47d2:	2b04      	cmp	r3, #4
    47d4:	d033      	beq.n	483e <process_complete+0x82>
}
    47d6:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    47d8:	e9d0 0100 	ldrd	r0, r1, [r0]
    47dc:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    47e0:	2300      	movs	r3, #0
    47e2:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    47e4:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    47e6:	2101      	movs	r1, #1
    47e8:	4620      	mov	r0, r4
    47ea:	f7ff ffa7 	bl	473c <set_state>
    47ee:	e7f2      	b.n	47d6 <process_complete+0x1a>
		*clients = mgr->clients;
    47f0:	e9d0 0100 	ldrd	r0, r1, [r0]
    47f4:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    47f8:	2200      	movs	r2, #0
    47fa:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    47fc:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    47fe:	2b06      	cmp	r3, #6
    4800:	d118      	bne.n	4834 <process_complete+0x78>
	return list->head;
    4802:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4806:	b13b      	cbz	r3, 4818 <process_complete+0x5c>
				mgr->refs += 1U;
    4808:	8b62      	ldrh	r2, [r4, #26]
    480a:	3201      	adds	r2, #1
    480c:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    480e:	2b00      	cmp	r3, #0
    4810:	d0f9      	beq.n	4806 <process_complete+0x4a>
	return node->next;
    4812:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    4814:	2b00      	cmp	r3, #0
    4816:	d1f6      	bne.n	4806 <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    4818:	2102      	movs	r1, #2
    481a:	4620      	mov	r0, r4
    481c:	f7ff ff8e 	bl	473c <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4820:	4620      	mov	r0, r4
    4822:	f7ff ffb2 	bl	478a <process_recheck>
    4826:	2800      	cmp	r0, #0
    4828:	d0d5      	beq.n	47d6 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    482a:	8b23      	ldrh	r3, [r4, #24]
    482c:	f043 0320 	orr.w	r3, r3, #32
    4830:	8323      	strh	r3, [r4, #24]
    4832:	e7d0      	b.n	47d6 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    4834:	2100      	movs	r1, #0
    4836:	4620      	mov	r0, r4
    4838:	f7ff ff80 	bl	473c <set_state>
    483c:	e7f0      	b.n	4820 <process_complete+0x64>
		set_state(mgr, ONOFF_STATE_OFF);
    483e:	2100      	movs	r1, #0
    4840:	f7ff ff7c 	bl	473c <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    4844:	4620      	mov	r0, r4
    4846:	f7ff ffa0 	bl	478a <process_recheck>
    484a:	2800      	cmp	r0, #0
    484c:	d0c3      	beq.n	47d6 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    484e:	8b23      	ldrh	r3, [r4, #24]
    4850:	f043 0320 	orr.w	r3, r3, #32
    4854:	8323      	strh	r3, [r4, #24]
}
    4856:	e7be      	b.n	47d6 <process_complete+0x1a>

00004858 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    4858:	b158      	cbz	r0, 4872 <validate_args+0x1a>
{
    485a:	b510      	push	{r4, lr}
    485c:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    485e:	b159      	cbz	r1, 4878 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    4860:	1d08      	adds	r0, r1, #4
    4862:	f7ff ff37 	bl	46d4 <sys_notify_validate>
	if ((rv == 0)
    4866:	b918      	cbnz	r0, 4870 <validate_args+0x18>
	    && ((cli->notify.flags
    4868:	68a3      	ldr	r3, [r4, #8]
    486a:	f033 0303 	bics.w	r3, r3, #3
    486e:	d106      	bne.n	487e <validate_args+0x26>
}
    4870:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4872:	f06f 0015 	mvn.w	r0, #21
}
    4876:	4770      	bx	lr
		return -EINVAL;
    4878:	f06f 0015 	mvn.w	r0, #21
    487c:	e7f8      	b.n	4870 <validate_args+0x18>
		rv = -EINVAL;
    487e:	f06f 0015 	mvn.w	r0, #21
    4882:	e7f5      	b.n	4870 <validate_args+0x18>

00004884 <notify_one>:
{
    4884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4888:	4607      	mov	r7, r0
    488a:	460c      	mov	r4, r1
    488c:	4616      	mov	r6, r2
    488e:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    4890:	4619      	mov	r1, r3
    4892:	1d20      	adds	r0, r4, #4
    4894:	f7ff ff35 	bl	4702 <sys_notify_finalize>
	if (cb) {
    4898:	b128      	cbz	r0, 48a6 <notify_one+0x22>
    489a:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    489c:	462b      	mov	r3, r5
    489e:	4632      	mov	r2, r6
    48a0:	4621      	mov	r1, r4
    48a2:	4638      	mov	r0, r7
    48a4:	47c0      	blx	r8
}
    48a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000048aa <notify_all>:
{
    48aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    48ae:	4680      	mov	r8, r0
    48b0:	460c      	mov	r4, r1
    48b2:	4617      	mov	r7, r2
    48b4:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    48b6:	e004      	b.n	48c2 <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    48b8:	4633      	mov	r3, r6
    48ba:	463a      	mov	r2, r7
    48bc:	4640      	mov	r0, r8
    48be:	f7ff ffe1 	bl	4884 <notify_one>
	return list->head;
    48c2:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    48c4:	b131      	cbz	r1, 48d4 <notify_all+0x2a>
	return node->next;
    48c6:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    48c8:	6025      	str	r5, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    48ca:	6863      	ldr	r3, [r4, #4]
    48cc:	428b      	cmp	r3, r1
    48ce:	d1f3      	bne.n	48b8 <notify_all+0xe>
	list->tail = node;
    48d0:	6065      	str	r5, [r4, #4]
}
    48d2:	e7f1      	b.n	48b8 <notify_all+0xe>
}
    48d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000048d8 <transition_complete>:
{
    48d8:	b508      	push	{r3, lr}
	__asm__ volatile(
    48da:	f04f 0c20 	mov.w	ip, #32
    48de:	f3ef 8211 	mrs	r2, BASEPRI
    48e2:	f38c 8812 	msr	BASEPRI_MAX, ip
    48e6:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    48ea:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    48ec:	2101      	movs	r1, #1
    48ee:	f7fb fe31 	bl	554 <process_event>
}
    48f2:	bd08      	pop	{r3, pc}

000048f4 <onoff_manager_init>:
	if ((mgr == NULL)
    48f4:	4603      	mov	r3, r0
    48f6:	b170      	cbz	r0, 4916 <onoff_manager_init+0x22>
	    || (transitions == NULL)
    48f8:	b181      	cbz	r1, 491c <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    48fa:	680a      	ldr	r2, [r1, #0]
    48fc:	b18a      	cbz	r2, 4922 <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    48fe:	684a      	ldr	r2, [r1, #4]
    4900:	b192      	cbz	r2, 4928 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    4902:	2000      	movs	r0, #0
    4904:	6018      	str	r0, [r3, #0]
    4906:	6058      	str	r0, [r3, #4]
    4908:	6098      	str	r0, [r3, #8]
    490a:	60d8      	str	r0, [r3, #12]
    490c:	6118      	str	r0, [r3, #16]
    490e:	6158      	str	r0, [r3, #20]
    4910:	6198      	str	r0, [r3, #24]
    4912:	6119      	str	r1, [r3, #16]
	return 0;
    4914:	4770      	bx	lr
		return -EINVAL;
    4916:	f06f 0015 	mvn.w	r0, #21
    491a:	4770      	bx	lr
    491c:	f06f 0015 	mvn.w	r0, #21
    4920:	4770      	bx	lr
    4922:	f06f 0015 	mvn.w	r0, #21
    4926:	4770      	bx	lr
    4928:	f06f 0015 	mvn.w	r0, #21
}
    492c:	4770      	bx	lr

0000492e <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    492e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4930:	4604      	mov	r4, r0
    4932:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    4934:	f7ff ff90 	bl	4858 <validate_args>

	if (rv < 0) {
    4938:	1e06      	subs	r6, r0, #0
    493a:	db37      	blt.n	49ac <onoff_request+0x7e>
    493c:	f04f 0320 	mov.w	r3, #32
    4940:	f3ef 8211 	mrs	r2, BASEPRI
    4944:	f383 8812 	msr	BASEPRI_MAX, r3
    4948:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    494c:	8b25      	ldrh	r5, [r4, #24]
    494e:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    4952:	8b63      	ldrh	r3, [r4, #26]
    4954:	f64f 71ff 	movw	r1, #65535	; 0xffff
    4958:	428b      	cmp	r3, r1
    495a:	d02f      	beq.n	49bc <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    495c:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    495e:	2d02      	cmp	r5, #2
    4960:	d00c      	beq.n	497c <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    4962:	b18d      	cbz	r5, 4988 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    4964:	2d04      	cmp	r5, #4
    4966:	d00f      	beq.n	4988 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    4968:	2d06      	cmp	r5, #6
    496a:	d00d      	beq.n	4988 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    496c:	2d05      	cmp	r5, #5
    496e:	d01f      	beq.n	49b0 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    4970:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    4974:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    4976:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    4978:	4608      	mov	r0, r1
    497a:	e00a      	b.n	4992 <onoff_request+0x64>
		mgr->refs += 1U;
    497c:	3301      	adds	r3, #1
    497e:	8363      	strh	r3, [r4, #26]
		notify = true;
    4980:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    4982:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    4984:	4618      	mov	r0, r3
    4986:	e004      	b.n	4992 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    4988:	fab5 f385 	clz	r3, r5
    498c:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    498e:	2100      	movs	r1, #0
		add_client = true;
    4990:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    4992:	b128      	cbz	r0, 49a0 <onoff_request+0x72>
	parent->next = child;
    4994:	2000      	movs	r0, #0
    4996:	6038      	str	r0, [r7, #0]
	return list->tail;
    4998:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    499a:	b1a8      	cbz	r0, 49c8 <onoff_request+0x9a>
	parent->next = child;
    499c:	6007      	str	r7, [r0, #0]
	list->tail = node;
    499e:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    49a0:	b9ab      	cbnz	r3, 49ce <onoff_request+0xa0>
	__asm__ volatile(
    49a2:	f382 8811 	msr	BASEPRI, r2
    49a6:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    49aa:	b9a9      	cbnz	r1, 49d8 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    49ac:	4630      	mov	r0, r6
    49ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    49b0:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    49b4:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    49b6:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    49b8:	4608      	mov	r0, r1
    49ba:	e7ea      	b.n	4992 <onoff_request+0x64>
		rv = -EAGAIN;
    49bc:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    49c0:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    49c2:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    49c4:	4608      	mov	r0, r1
    49c6:	e7e4      	b.n	4992 <onoff_request+0x64>
    49c8:	6067      	str	r7, [r4, #4]
	list->head = node;
    49ca:	6027      	str	r7, [r4, #0]
}
    49cc:	e7e8      	b.n	49a0 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    49ce:	2102      	movs	r1, #2
    49d0:	4620      	mov	r0, r4
    49d2:	f7fb fdbf 	bl	554 <process_event>
    49d6:	e7e9      	b.n	49ac <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    49d8:	2300      	movs	r3, #0
    49da:	462a      	mov	r2, r5
    49dc:	4639      	mov	r1, r7
    49de:	4620      	mov	r0, r4
    49e0:	f7ff ff50 	bl	4884 <notify_one>
    49e4:	e7e2      	b.n	49ac <onoff_request+0x7e>

000049e6 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    49e6:	b508      	push	{r3, lr}
    49e8:	4604      	mov	r4, r0
    49ea:	4608      	mov	r0, r1
    49ec:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    49ee:	461a      	mov	r2, r3
    49f0:	47a0      	blx	r4
	return z_impl_z_current_get();
    49f2:	f7ff fc97 	bl	4324 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    49f6:	f7fc ff4b 	bl	1890 <z_impl_k_thread_abort>

000049fa <extract_decimal>:
{
    49fa:	4684      	mov	ip, r0
	const char *sp = *str;
    49fc:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    49fe:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    4a00:	e005      	b.n	4a0e <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    4a02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4a06:	3201      	adds	r2, #1
    4a08:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    4a0c:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    4a0e:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    4a10:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    4a14:	2909      	cmp	r1, #9
    4a16:	d9f4      	bls.n	4a02 <extract_decimal+0x8>
	*str = sp;
    4a18:	f8cc 2000 	str.w	r2, [ip]
}
    4a1c:	4770      	bx	lr

00004a1e <encode_uint>:
{
    4a1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4a22:	b083      	sub	sp, #12
    4a24:	4604      	mov	r4, r0
    4a26:	460d      	mov	r5, r1
    4a28:	9201      	str	r2, [sp, #4]
    4a2a:	469a      	mov	sl, r3
    4a2c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    4a2e:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    4a30:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    4a34:	2b6f      	cmp	r3, #111	; 0x6f
    4a36:	d00f      	beq.n	4a58 <encode_uint+0x3a>
    4a38:	d906      	bls.n	4a48 <encode_uint+0x2a>
    4a3a:	2b70      	cmp	r3, #112	; 0x70
    4a3c:	d00f      	beq.n	4a5e <encode_uint+0x40>
    4a3e:	2b78      	cmp	r3, #120	; 0x78
    4a40:	d110      	bne.n	4a64 <encode_uint+0x46>
		return 16;
    4a42:	f04f 0910 	mov.w	r9, #16
    4a46:	e026      	b.n	4a96 <encode_uint+0x78>
	switch (specifier) {
    4a48:	2b58      	cmp	r3, #88	; 0x58
    4a4a:	d002      	beq.n	4a52 <encode_uint+0x34>
    4a4c:	f04f 090a 	mov.w	r9, #10
    4a50:	e021      	b.n	4a96 <encode_uint+0x78>
		return 16;
    4a52:	f04f 0910 	mov.w	r9, #16
    4a56:	e01e      	b.n	4a96 <encode_uint+0x78>
		return 8;
    4a58:	f04f 0908 	mov.w	r9, #8
    4a5c:	e01b      	b.n	4a96 <encode_uint+0x78>
		return 16;
    4a5e:	f04f 0910 	mov.w	r9, #16
    4a62:	e018      	b.n	4a96 <encode_uint+0x78>
	switch (specifier) {
    4a64:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    4a68:	e015      	b.n	4a96 <encode_uint+0x78>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a6a:	f1bb 0f19 	cmp.w	fp, #25
    4a6e:	d821      	bhi.n	4ab4 <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4a70:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4a72:	3237      	adds	r2, #55	; 0x37
    4a74:	b2d2      	uxtb	r2, r2
    4a76:	f806 2d01 	strb.w	r2, [r6, #-1]!
		value /= radix;
    4a7a:	463a      	mov	r2, r7
    4a7c:	4643      	mov	r3, r8
    4a7e:	4620      	mov	r0, r4
    4a80:	4629      	mov	r1, r5
    4a82:	f7fb fb3d 	bl	100 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    4a86:	42bc      	cmp	r4, r7
    4a88:	f175 0300 	sbcs.w	r3, r5, #0
    4a8c:	d316      	bcc.n	4abc <encode_uint+0x9e>
    4a8e:	4556      	cmp	r6, sl
    4a90:	d914      	bls.n	4abc <encode_uint+0x9e>
		value /= radix;
    4a92:	4604      	mov	r4, r0
    4a94:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    4a96:	f04f 0800 	mov.w	r8, #0
    4a9a:	464f      	mov	r7, r9
    4a9c:	464a      	mov	r2, r9
    4a9e:	4643      	mov	r3, r8
    4aa0:	4620      	mov	r0, r4
    4aa2:	4629      	mov	r1, r5
    4aa4:	f7fb fb2c 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4aa8:	2a09      	cmp	r2, #9
    4aaa:	d8de      	bhi.n	4a6a <encode_uint+0x4c>
    4aac:	b2d2      	uxtb	r2, r2
    4aae:	3230      	adds	r2, #48	; 0x30
    4ab0:	b2d2      	uxtb	r2, r2
    4ab2:	e7e0      	b.n	4a76 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4ab4:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4ab6:	3257      	adds	r2, #87	; 0x57
    4ab8:	b2d2      	uxtb	r2, r2
    4aba:	e7dc      	b.n	4a76 <encode_uint+0x58>
	if (conv->flag_hash) {
    4abc:	9b01      	ldr	r3, [sp, #4]
    4abe:	781b      	ldrb	r3, [r3, #0]
    4ac0:	f013 0f20 	tst.w	r3, #32
    4ac4:	d005      	beq.n	4ad2 <encode_uint+0xb4>
		if (radix == 8) {
    4ac6:	f1b9 0f08 	cmp.w	r9, #8
    4aca:	d006      	beq.n	4ada <encode_uint+0xbc>
		} else if (radix == 16) {
    4acc:	f1b9 0f10 	cmp.w	r9, #16
    4ad0:	d009      	beq.n	4ae6 <encode_uint+0xc8>
}
    4ad2:	4630      	mov	r0, r6
    4ad4:	b003      	add	sp, #12
    4ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    4ada:	9a01      	ldr	r2, [sp, #4]
    4adc:	7893      	ldrb	r3, [r2, #2]
    4ade:	f043 0308 	orr.w	r3, r3, #8
    4ae2:	7093      	strb	r3, [r2, #2]
    4ae4:	e7f5      	b.n	4ad2 <encode_uint+0xb4>
			conv->altform_0c = true;
    4ae6:	9a01      	ldr	r2, [sp, #4]
    4ae8:	7893      	ldrb	r3, [r2, #2]
    4aea:	f043 0310 	orr.w	r3, r3, #16
    4aee:	7093      	strb	r3, [r2, #2]
    4af0:	e7ef      	b.n	4ad2 <encode_uint+0xb4>

00004af2 <outs>:
{
    4af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4af6:	4607      	mov	r7, r0
    4af8:	460e      	mov	r6, r1
    4afa:	4614      	mov	r4, r2
    4afc:	4698      	mov	r8, r3
	size_t count = 0;
    4afe:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4b00:	e006      	b.n	4b10 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    4b02:	4631      	mov	r1, r6
    4b04:	f814 0b01 	ldrb.w	r0, [r4], #1
    4b08:	47b8      	blx	r7
		if (rc < 0) {
    4b0a:	2800      	cmp	r0, #0
    4b0c:	db09      	blt.n	4b22 <outs+0x30>
		++count;
    4b0e:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    4b10:	4544      	cmp	r4, r8
    4b12:	d3f6      	bcc.n	4b02 <outs+0x10>
    4b14:	f1b8 0f00 	cmp.w	r8, #0
    4b18:	d102      	bne.n	4b20 <outs+0x2e>
    4b1a:	7823      	ldrb	r3, [r4, #0]
    4b1c:	2b00      	cmp	r3, #0
    4b1e:	d1f0      	bne.n	4b02 <outs+0x10>
	return (int)count;
    4b20:	4628      	mov	r0, r5
}
    4b22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004b26 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    4b26:	4770      	bx	lr

00004b28 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    4b28:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    4b2a:	f000 fe84 	bl	5836 <z_fatal_error>
}
    4b2e:	bd08      	pop	{r3, pc}

00004b30 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    4b30:	b508      	push	{r3, lr}
    4b32:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    4b34:	6800      	ldr	r0, [r0, #0]
    4b36:	f7ff fff7 	bl	4b28 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    4b3a:	bd08      	pop	{r3, pc}

00004b3c <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    4b3c:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    4b3e:	2100      	movs	r1, #0
    4b40:	2001      	movs	r0, #1
    4b42:	f7ff fff1 	bl	4b28 <z_arm_fatal_error>
}
    4b46:	bd08      	pop	{r3, pc}

00004b48 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    4b48:	b508      	push	{r3, lr}
	handler();
    4b4a:	f7fc fbf3 	bl	1334 <z_SysNmiOnReset>
	z_arm_int_exit();
    4b4e:	f7fc fce9 	bl	1524 <z_arm_exc_exit>
}
    4b52:	bd08      	pop	{r3, pc}

00004b54 <memory_fault_recoverable>:
}
    4b54:	2000      	movs	r0, #0
    4b56:	4770      	bx	lr

00004b58 <debug_monitor>:
	*recoverable = false;
    4b58:	2300      	movs	r3, #0
    4b5a:	700b      	strb	r3, [r1, #0]
}
    4b5c:	4770      	bx	lr

00004b5e <fault_handle>:
{
    4b5e:	b508      	push	{r3, lr}
	*recoverable = false;
    4b60:	2300      	movs	r3, #0
    4b62:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    4b64:	1ecb      	subs	r3, r1, #3
    4b66:	2b09      	cmp	r3, #9
    4b68:	d81a      	bhi.n	4ba0 <fault_handle+0x42>
    4b6a:	e8df f003 	tbb	[pc, r3]
    4b6e:	0905      	.short	0x0905
    4b70:	1919110d 	.word	0x1919110d
    4b74:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    4b78:	4611      	mov	r1, r2
    4b7a:	f7fc fd6d 	bl	1658 <hard_fault>
		break;
    4b7e:	e010      	b.n	4ba2 <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    4b80:	2100      	movs	r1, #0
    4b82:	f7fc fd19 	bl	15b8 <mem_manage_fault>
		break;
    4b86:	e00c      	b.n	4ba2 <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    4b88:	2100      	movs	r1, #0
    4b8a:	f7fc fcd9 	bl	1540 <bus_fault>
		break;
    4b8e:	e008      	b.n	4ba2 <fault_handle+0x44>
		reason = usage_fault(esf);
    4b90:	f7fc fd00 	bl	1594 <usage_fault>
		break;
    4b94:	e005      	b.n	4ba2 <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    4b96:	4611      	mov	r1, r2
    4b98:	f7ff ffde 	bl	4b58 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    4b9c:	2000      	movs	r0, #0
		break;
    4b9e:	e000      	b.n	4ba2 <fault_handle+0x44>
	switch (fault) {
    4ba0:	2000      	movs	r0, #0
}
    4ba2:	bd08      	pop	{r3, pc}

00004ba4 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    4ba4:	6843      	ldr	r3, [r0, #4]
    4ba6:	1e5a      	subs	r2, r3, #1
		&&
    4ba8:	4213      	tst	r3, r2
    4baa:	d106      	bne.n	4bba <mpu_partition_is_valid+0x16>
		&&
    4bac:	2b1f      	cmp	r3, #31
    4bae:	d906      	bls.n	4bbe <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    4bb0:	6803      	ldr	r3, [r0, #0]
		&&
    4bb2:	421a      	tst	r2, r3
    4bb4:	d005      	beq.n	4bc2 <mpu_partition_is_valid+0x1e>
    4bb6:	2000      	movs	r0, #0
    4bb8:	4770      	bx	lr
    4bba:	2000      	movs	r0, #0
    4bbc:	4770      	bx	lr
    4bbe:	2000      	movs	r0, #0
    4bc0:	4770      	bx	lr
    4bc2:	2001      	movs	r0, #1
}
    4bc4:	4770      	bx	lr

00004bc6 <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    4bc6:	2807      	cmp	r0, #7
    4bc8:	d805      	bhi.n	4bd6 <region_allocate_and_init+0x10>
{
    4bca:	b510      	push	{r4, lr}
    4bcc:	4604      	mov	r4, r0
	region_init(index, region_conf);
    4bce:	f7fc fe99 	bl	1904 <region_init>
	return index;
    4bd2:	4620      	mov	r0, r4
}
    4bd4:	bd10      	pop	{r4, pc}
		return -EINVAL;
    4bd6:	f06f 0015 	mvn.w	r0, #21
}
    4bda:	4770      	bx	lr

00004bdc <mpu_configure_region>:
{
    4bdc:	b500      	push	{lr}
    4bde:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    4be0:	680b      	ldr	r3, [r1, #0]
    4be2:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    4be4:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4be6:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    4be8:	2b20      	cmp	r3, #32
    4bea:	d912      	bls.n	4c12 <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    4bec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4bf0:	d811      	bhi.n	4c16 <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    4bf2:	3b01      	subs	r3, #1
    4bf4:	fab3 f383 	clz	r3, r3
    4bf8:	f1c3 031f 	rsb	r3, r3, #31
    4bfc:	005b      	lsls	r3, r3, #1
    4bfe:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    4c02:	4313      	orrs	r3, r2
    4c04:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    4c06:	a901      	add	r1, sp, #4
    4c08:	f7ff ffdd 	bl	4bc6 <region_allocate_and_init>
}
    4c0c:	b005      	add	sp, #20
    4c0e:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    4c12:	2308      	movs	r3, #8
    4c14:	e7f5      	b.n	4c02 <mpu_configure_region+0x26>
		return REGION_4G;
    4c16:	233e      	movs	r3, #62	; 0x3e
    4c18:	e7f3      	b.n	4c02 <mpu_configure_region+0x26>

00004c1a <mpu_configure_regions>:
{
    4c1a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4c1e:	4680      	mov	r8, r0
    4c20:	460f      	mov	r7, r1
    4c22:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    4c24:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    4c26:	2500      	movs	r5, #0
    4c28:	e009      	b.n	4c3e <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    4c2a:	4621      	mov	r1, r4
    4c2c:	b2f0      	uxtb	r0, r6
    4c2e:	f7ff ffd5 	bl	4bdc <mpu_configure_region>
    4c32:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    4c34:	f110 0f16 	cmn.w	r0, #22
    4c38:	d014      	beq.n	4c64 <mpu_configure_regions+0x4a>
		reg_index++;
    4c3a:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    4c3c:	3501      	adds	r5, #1
    4c3e:	42bd      	cmp	r5, r7
    4c40:	da10      	bge.n	4c64 <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    4c42:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    4c46:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    4c4a:	6862      	ldr	r2, [r4, #4]
    4c4c:	2a00      	cmp	r2, #0
    4c4e:	d0f5      	beq.n	4c3c <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    4c50:	f1b9 0f00 	cmp.w	r9, #0
    4c54:	d0e9      	beq.n	4c2a <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    4c56:	4620      	mov	r0, r4
    4c58:	f7ff ffa4 	bl	4ba4 <mpu_partition_is_valid>
		if (do_sanity_check &&
    4c5c:	2800      	cmp	r0, #0
    4c5e:	d1e4      	bne.n	4c2a <mpu_configure_regions+0x10>
			return -EINVAL;
    4c60:	f06f 0615 	mvn.w	r6, #21
}
    4c64:	4630      	mov	r0, r6
    4c66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00004c6a <arm_core_mpu_configure_static_mpu_regions>:
{
    4c6a:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    4c6c:	f7fc fe5e 	bl	192c <mpu_configure_static_mpu_regions>
}
    4c70:	bd08      	pop	{r3, pc}

00004c72 <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    4c72:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    4c74:	f7fc fe64 	bl	1940 <mpu_configure_dynamic_mpu_regions>
}
    4c78:	bd08      	pop	{r3, pc}

00004c7a <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    4c7a:	4602      	mov	r2, r0
    4c7c:	e002      	b.n	4c84 <strcpy+0xa>
		*d = *s;
    4c7e:	f802 3b01 	strb.w	r3, [r2], #1
		d++;
		s++;
    4c82:	3101      	adds	r1, #1
	while (*s != '\0') {
    4c84:	780b      	ldrb	r3, [r1, #0]
    4c86:	2b00      	cmp	r3, #0
    4c88:	d1f9      	bne.n	4c7e <strcpy+0x4>
	}

	*d = '\0';
    4c8a:	7013      	strb	r3, [r2, #0]

	return dest;
}
    4c8c:	4770      	bx	lr

00004c8e <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    4c8e:	4603      	mov	r3, r0
    4c90:	b1a2      	cbz	r2, 4cbc <strncpy+0x2e>
{
    4c92:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    4c94:	780c      	ldrb	r4, [r1, #0]
    4c96:	b12c      	cbz	r4, 4ca4 <strncpy+0x16>
		*d = *s;
    4c98:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    4c9c:	3101      	adds	r1, #1
		d++;
		n--;
    4c9e:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    4ca0:	2a00      	cmp	r2, #0
    4ca2:	d1f7      	bne.n	4c94 <strncpy+0x6>
	}

	while (n > 0) {
    4ca4:	b122      	cbz	r2, 4cb0 <strncpy+0x22>
		*d = '\0';
    4ca6:	2100      	movs	r1, #0
    4ca8:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    4cac:	3a01      	subs	r2, #1
    4cae:	e7f9      	b.n	4ca4 <strncpy+0x16>
	}

	return dest;
}
    4cb0:	bc10      	pop	{r4}
    4cb2:	4770      	bx	lr
		*d = '\0';
    4cb4:	2100      	movs	r1, #0
    4cb6:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    4cba:	3a01      	subs	r2, #1
	while (n > 0) {
    4cbc:	2a00      	cmp	r2, #0
    4cbe:	d1f9      	bne.n	4cb4 <strncpy+0x26>
    4cc0:	4770      	bx	lr

00004cc2 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    4cc2:	4603      	mov	r3, r0
	size_t n = 0;
    4cc4:	2000      	movs	r0, #0

	while (*s != '\0') {
    4cc6:	e001      	b.n	4ccc <strlen+0xa>
		s++;
    4cc8:	3301      	adds	r3, #1
		n++;
    4cca:	3001      	adds	r0, #1
	while (*s != '\0') {
    4ccc:	781a      	ldrb	r2, [r3, #0]
    4cce:	2a00      	cmp	r2, #0
    4cd0:	d1fa      	bne.n	4cc8 <strlen+0x6>
	}

	return n;
}
    4cd2:	4770      	bx	lr

00004cd4 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    4cd4:	4603      	mov	r3, r0
	size_t n = 0;
    4cd6:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    4cd8:	e001      	b.n	4cde <strnlen+0xa>
		s++;
    4cda:	3301      	adds	r3, #1
		n++;
    4cdc:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    4cde:	781a      	ldrb	r2, [r3, #0]
    4ce0:	b10a      	cbz	r2, 4ce6 <strnlen+0x12>
    4ce2:	4288      	cmp	r0, r1
    4ce4:	d3f9      	bcc.n	4cda <strnlen+0x6>
	}

	return n;
}
    4ce6:	4770      	bx	lr

00004ce8 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    4ce8:	ea80 0301 	eor.w	r3, r0, r1
    4cec:	f013 0f03 	tst.w	r3, #3
    4cf0:	d001      	beq.n	4cf6 <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    4cf2:	4603      	mov	r3, r0
    4cf4:	e023      	b.n	4d3e <memcpy+0x56>
    4cf6:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    4cf8:	f013 0f03 	tst.w	r3, #3
    4cfc:	d00f      	beq.n	4d1e <memcpy+0x36>
			if (n == 0) {
    4cfe:	b30a      	cbz	r2, 4d44 <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    4d00:	f811 cb01 	ldrb.w	ip, [r1], #1
    4d04:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    4d08:	3a01      	subs	r2, #1
    4d0a:	e7f5      	b.n	4cf8 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    4d0c:	f811 cb01 	ldrb.w	ip, [r1], #1
    4d10:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4d14:	3a01      	subs	r2, #1
	while (n > 0) {
    4d16:	2a00      	cmp	r2, #0
    4d18:	d1f8      	bne.n	4d0c <memcpy+0x24>
	}

	return d;
}
    4d1a:	bc10      	pop	{r4}
    4d1c:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    4d1e:	2a03      	cmp	r2, #3
    4d20:	d90d      	bls.n	4d3e <memcpy+0x56>
{
    4d22:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    4d24:	f851 4b04 	ldr.w	r4, [r1], #4
    4d28:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    4d2c:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    4d2e:	2a03      	cmp	r2, #3
    4d30:	d8f8      	bhi.n	4d24 <memcpy+0x3c>
    4d32:	e7f0      	b.n	4d16 <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    4d34:	f811 cb01 	ldrb.w	ip, [r1], #1
    4d38:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4d3c:	3a01      	subs	r2, #1
	while (n > 0) {
    4d3e:	2a00      	cmp	r2, #0
    4d40:	d1f8      	bne.n	4d34 <memcpy+0x4c>
    4d42:	4770      	bx	lr
}
    4d44:	4770      	bx	lr

00004d46 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    4d46:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    4d4a:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4d4c:	e002      	b.n	4d54 <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    4d4e:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4d52:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    4d54:	f013 0f03 	tst.w	r3, #3
    4d58:	d002      	beq.n	4d60 <memset+0x1a>
		if (n == 0) {
    4d5a:	2a00      	cmp	r2, #0
    4d5c:	d1f7      	bne.n	4d4e <memset+0x8>
    4d5e:	e00f      	b.n	4d80 <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    4d60:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    4d62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    4d66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    4d6a:	2a03      	cmp	r2, #3
    4d6c:	d906      	bls.n	4d7c <memset+0x36>
		*(d_word++) = c_word;
    4d6e:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    4d72:	3a04      	subs	r2, #4
    4d74:	e7f9      	b.n	4d6a <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    4d76:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    4d7a:	3a01      	subs	r2, #1
	while (n > 0) {
    4d7c:	2a00      	cmp	r2, #0
    4d7e:	d1fa      	bne.n	4d76 <memset+0x30>
	}

	return buf;
}
    4d80:	4770      	bx	lr

00004d82 <_stdout_hook_default>:
}
    4d82:	f04f 30ff 	mov.w	r0, #4294967295
    4d86:	4770      	bx	lr

00004d88 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    4d88:	2806      	cmp	r0, #6
    4d8a:	d000      	beq.n	4d8e <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    4d8c:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    4d8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4d92:	2201      	movs	r2, #1
    4d94:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    4d98:	f3bf 8f4f 	dsb	sy
        __WFE();
    4d9c:	bf20      	wfe
    while (true)
    4d9e:	e7fd      	b.n	4d9c <pm_state_set+0x14>

00004da0 <pm_state_exit_post_ops>:
    4da0:	2300      	movs	r3, #0
    4da2:	f383 8811 	msr	BASEPRI, r3
    4da6:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    4daa:	4770      	bx	lr

00004dac <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    4dac:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    4dae:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    4db2:	0089      	lsls	r1, r1, #2
    4db4:	3138      	adds	r1, #56	; 0x38
}
    4db6:	4408      	add	r0, r1
    4db8:	4770      	bx	lr

00004dba <get_sub_config>:
	const struct nrf_clock_control_config *config =
    4dba:	6840      	ldr	r0, [r0, #4]
}
    4dbc:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    4dc0:	4770      	bx	lr

00004dc2 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    4dc2:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    4dc4:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    4dc8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    4dcc:	4770      	bx	lr

00004dce <get_status>:
{
    4dce:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    4dd0:	b2c9      	uxtb	r1, r1
    4dd2:	f7ff ffeb 	bl	4dac <get_sub_data>
    4dd6:	6880      	ldr	r0, [r0, #8]
}
    4dd8:	f000 0007 	and.w	r0, r0, #7
    4ddc:	bd08      	pop	{r3, pc}

00004dde <set_off_state>:
	__asm__ volatile(
    4dde:	f04f 0320 	mov.w	r3, #32
    4de2:	f3ef 8211 	mrs	r2, BASEPRI
    4de6:	f383 8812 	msr	BASEPRI_MAX, r3
    4dea:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4dee:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    4df0:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    4df4:	d001      	beq.n	4dfa <set_off_state+0x1c>
    4df6:	428b      	cmp	r3, r1
    4df8:	d107      	bne.n	4e0a <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    4dfa:	2301      	movs	r3, #1
    4dfc:	6003      	str	r3, [r0, #0]
	int err = 0;
    4dfe:	2000      	movs	r0, #0
	__asm__ volatile(
    4e00:	f382 8811 	msr	BASEPRI, r2
    4e04:	f3bf 8f6f 	isb	sy
}
    4e08:	4770      	bx	lr
		err = -EPERM;
    4e0a:	f04f 30ff 	mov.w	r0, #4294967295
    4e0e:	e7f7      	b.n	4e00 <set_off_state+0x22>

00004e10 <set_starting_state>:
	__asm__ volatile(
    4e10:	f04f 0320 	mov.w	r3, #32
    4e14:	f3ef 8211 	mrs	r2, BASEPRI
    4e18:	f383 8812 	msr	BASEPRI_MAX, r3
    4e1c:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    4e20:	6803      	ldr	r3, [r0, #0]
    4e22:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    4e26:	f003 0307 	and.w	r3, r3, #7
    4e2a:	2b01      	cmp	r3, #1
    4e2c:	d008      	beq.n	4e40 <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    4e2e:	458c      	cmp	ip, r1
    4e30:	d009      	beq.n	4e46 <set_starting_state+0x36>
		err = -EPERM;
    4e32:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    4e36:	f382 8811 	msr	BASEPRI, r2
    4e3a:	f3bf 8f6f 	isb	sy
}
    4e3e:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    4e40:	6001      	str	r1, [r0, #0]
	int err = 0;
    4e42:	2000      	movs	r0, #0
    4e44:	e7f7      	b.n	4e36 <set_starting_state+0x26>
		err = -EALREADY;
    4e46:	f06f 0077 	mvn.w	r0, #119	; 0x77
    4e4a:	e7f4      	b.n	4e36 <set_starting_state+0x26>

00004e4c <set_on_state>:
	__asm__ volatile(
    4e4c:	f04f 0320 	mov.w	r3, #32
    4e50:	f3ef 8211 	mrs	r2, BASEPRI
    4e54:	f383 8812 	msr	BASEPRI_MAX, r3
    4e58:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    4e5c:	6803      	ldr	r3, [r0, #0]
    4e5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    4e62:	f043 0302 	orr.w	r3, r3, #2
    4e66:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    4e68:	f382 8811 	msr	BASEPRI, r2
    4e6c:	f3bf 8f6f 	isb	sy
}
    4e70:	4770      	bx	lr

00004e72 <clkstarted_handle>:
{
    4e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e74:	4606      	mov	r6, r0
    4e76:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    4e78:	f7ff ff98 	bl	4dac <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    4e7c:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    4e7e:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    4e80:	2300      	movs	r3, #0
    4e82:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    4e86:	f7ff ffe1 	bl	4e4c <set_on_state>
	if (callback) {
    4e8a:	b11d      	cbz	r5, 4e94 <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    4e8c:	463a      	mov	r2, r7
    4e8e:	4621      	mov	r1, r4
    4e90:	4630      	mov	r0, r6
    4e92:	47a8      	blx	r5
}
    4e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00004e96 <stop>:
{
    4e96:	b570      	push	{r4, r5, r6, lr}
    4e98:	4606      	mov	r6, r0
    4e9a:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4e9c:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4e9e:	4621      	mov	r1, r4
    4ea0:	f7ff ff84 	bl	4dac <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    4ea4:	4629      	mov	r1, r5
    4ea6:	3008      	adds	r0, #8
    4ea8:	f7ff ff99 	bl	4dde <set_off_state>
	if (err < 0) {
    4eac:	2800      	cmp	r0, #0
    4eae:	db06      	blt.n	4ebe <stop+0x28>
	get_sub_config(dev, type)->stop();
    4eb0:	4621      	mov	r1, r4
    4eb2:	4630      	mov	r0, r6
    4eb4:	f7ff ff81 	bl	4dba <get_sub_config>
    4eb8:	6843      	ldr	r3, [r0, #4]
    4eba:	4798      	blx	r3
	return 0;
    4ebc:	2000      	movs	r0, #0
}
    4ebe:	bd70      	pop	{r4, r5, r6, pc}

00004ec0 <api_stop>:
{
    4ec0:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    4ec2:	2280      	movs	r2, #128	; 0x80
    4ec4:	f7ff ffe7 	bl	4e96 <stop>
}
    4ec8:	bd08      	pop	{r3, pc}

00004eca <async_start>:
{
    4eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4ece:	4606      	mov	r6, r0
    4ed0:	4690      	mov	r8, r2
    4ed2:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    4ed4:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    4ed6:	4629      	mov	r1, r5
    4ed8:	f7ff ff68 	bl	4dac <get_sub_data>
    4edc:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    4ede:	9906      	ldr	r1, [sp, #24]
    4ee0:	3008      	adds	r0, #8
    4ee2:	f7ff ff95 	bl	4e10 <set_starting_state>
	if (err < 0) {
    4ee6:	2800      	cmp	r0, #0
    4ee8:	db09      	blt.n	4efe <async_start+0x34>
	subdata->cb = cb;
    4eea:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    4eee:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    4ef0:	4629      	mov	r1, r5
    4ef2:	4630      	mov	r0, r6
    4ef4:	f7ff ff61 	bl	4dba <get_sub_config>
    4ef8:	6803      	ldr	r3, [r0, #0]
    4efa:	4798      	blx	r3
	return 0;
    4efc:	2000      	movs	r0, #0
}
    4efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00004f02 <api_start>:
{
    4f02:	b510      	push	{r4, lr}
    4f04:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    4f06:	2480      	movs	r4, #128	; 0x80
    4f08:	9400      	str	r4, [sp, #0]
    4f0a:	f7ff ffde 	bl	4eca <async_start>
}
    4f0e:	b002      	add	sp, #8
    4f10:	bd10      	pop	{r4, pc}

00004f12 <onoff_started_callback>:
{
    4f12:	b510      	push	{r4, lr}
    4f14:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    4f16:	b2c9      	uxtb	r1, r1
    4f18:	f7ff ff53 	bl	4dc2 <get_onoff_manager>
	notify(mgr, 0);
    4f1c:	2100      	movs	r1, #0
    4f1e:	47a0      	blx	r4
}
    4f20:	bd10      	pop	{r4, pc}

00004f22 <hfclk_start>:
{
    4f22:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    4f24:	2001      	movs	r0, #1
    4f26:	f000 fbff 	bl	5728 <nrfx_clock_start>
}
    4f2a:	bd08      	pop	{r3, pc}

00004f2c <lfclk_start>:
{
    4f2c:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    4f2e:	2000      	movs	r0, #0
    4f30:	f000 fbfa 	bl	5728 <nrfx_clock_start>
}
    4f34:	bd08      	pop	{r3, pc}

00004f36 <hfclk_stop>:
{
    4f36:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    4f38:	2001      	movs	r0, #1
    4f3a:	f000 fc45 	bl	57c8 <nrfx_clock_stop>
}
    4f3e:	bd08      	pop	{r3, pc}

00004f40 <lfclk_stop>:
{
    4f40:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    4f42:	2000      	movs	r0, #0
    4f44:	f000 fc40 	bl	57c8 <nrfx_clock_stop>
}
    4f48:	bd08      	pop	{r3, pc}

00004f4a <blocking_start_callback>:
{
    4f4a:	b508      	push	{r3, lr}
    4f4c:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    4f4e:	f7fe fe23 	bl	3b98 <z_impl_k_sem_give>
}
    4f52:	bd08      	pop	{r3, pc}

00004f54 <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4f54:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
    4f58:	f020 0001 	bic.w	r0, r0, #1
    4f5c:	0540      	lsls	r0, r0, #21
    4f5e:	0d40      	lsrs	r0, r0, #21
    4f60:	f240 2306 	movw	r3, #518	; 0x206
    4f64:	4298      	cmp	r0, r3
    4f66:	d033      	beq.n	4fd0 <get_drive+0x7c>
    4f68:	d816      	bhi.n	4f98 <get_drive+0x44>
    4f6a:	2806      	cmp	r0, #6
    4f6c:	d02c      	beq.n	4fc8 <get_drive+0x74>
    4f6e:	d906      	bls.n	4f7e <get_drive+0x2a>
    4f70:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    4f74:	d10d      	bne.n	4f92 <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
    4f76:	2301      	movs	r3, #1
    4f78:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4f7a:	2000      	movs	r0, #0
		break;
    4f7c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4f7e:	b300      	cbz	r0, 4fc2 <get_drive+0x6e>
    4f80:	2802      	cmp	r0, #2
    4f82:	d103      	bne.n	4f8c <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
    4f84:	2304      	movs	r3, #4
    4f86:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4f88:	2000      	movs	r0, #0
		break;
    4f8a:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4f8c:	f06f 0015 	mvn.w	r0, #21
    4f90:	4770      	bx	lr
    4f92:	f06f 0015 	mvn.w	r0, #21
    4f96:	4770      	bx	lr
    4f98:	f240 4302 	movw	r3, #1026	; 0x402
    4f9c:	4298      	cmp	r0, r3
    4f9e:	d01b      	beq.n	4fd8 <get_drive+0x84>
    4fa0:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
    4fa4:	d103      	bne.n	4fae <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
    4fa6:	2303      	movs	r3, #3
    4fa8:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4faa:	2000      	movs	r0, #0
		break;
    4fac:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4fae:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    4fb2:	d103      	bne.n	4fbc <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
    4fb4:	2302      	movs	r3, #2
    4fb6:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4fb8:	2000      	movs	r0, #0
		break;
    4fba:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    4fbc:	f06f 0015 	mvn.w	r0, #21
    4fc0:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    4fc2:	2000      	movs	r0, #0
    4fc4:	7008      	strb	r0, [r1, #0]
		break;
    4fc6:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    4fc8:	2306      	movs	r3, #6
    4fca:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4fcc:	2000      	movs	r0, #0
		break;
    4fce:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    4fd0:	2307      	movs	r3, #7
    4fd2:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4fd4:	2000      	movs	r0, #0
		break;
    4fd6:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    4fd8:	2305      	movs	r3, #5
    4fda:	700b      	strb	r3, [r1, #0]
	int err = 0;
    4fdc:	2000      	movs	r0, #0
}
    4fde:	4770      	bx	lr

00004fe0 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    4fe0:	f010 0f10 	tst.w	r0, #16
    4fe4:	d104      	bne.n	4ff0 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    4fe6:	f010 0f20 	tst.w	r0, #32
    4fea:	d103      	bne.n	4ff4 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    4fec:	2000      	movs	r0, #0
    4fee:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    4ff0:	2003      	movs	r0, #3
    4ff2:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    4ff4:	2001      	movs	r0, #1
}
    4ff6:	4770      	bx	lr

00004ff8 <gpio_nrfx_port_get_raw>:
	return port->config;
    4ff8:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    4ffa:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    4ffc:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    5000:	600b      	str	r3, [r1, #0]
}
    5002:	2000      	movs	r0, #0
    5004:	4770      	bx	lr

00005006 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    5006:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5008:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    500a:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    500e:	4042      	eors	r2, r0
    5010:	400a      	ands	r2, r1
    5012:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5014:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5018:	2000      	movs	r0, #0
    501a:	4770      	bx	lr

0000501c <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    501c:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    501e:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    5020:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    5024:	2000      	movs	r0, #0
    5026:	4770      	bx	lr

00005028 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    5028:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    502a:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    502c:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    5030:	2000      	movs	r0, #0
    5032:	4770      	bx	lr

00005034 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    5034:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5036:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5038:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    503c:	404b      	eors	r3, r1
    p_reg->OUT = value;
    503e:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    5042:	2000      	movs	r0, #0
    5044:	4770      	bx	lr

00005046 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    5046:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    504a:	d007      	beq.n	505c <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    504c:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    5050:	d00d      	beq.n	506e <get_trigger+0x28>
    5052:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5056:	d008      	beq.n	506a <get_trigger+0x24>
    5058:	2001      	movs	r0, #1
}
    505a:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    505c:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5060:	d001      	beq.n	5066 <get_trigger+0x20>
    5062:	2005      	movs	r0, #5
    5064:	4770      	bx	lr
    5066:	2004      	movs	r0, #4
    5068:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    506a:	2002      	movs	r0, #2
    506c:	4770      	bx	lr
    506e:	2003      	movs	r0, #3
    5070:	4770      	bx	lr

00005072 <gpio_nrfx_manage_callback>:
{
    5072:	b410      	push	{r4}
	return port->data;
    5074:	6904      	ldr	r4, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5076:	f104 0c04 	add.w	ip, r4, #4
	return list->head;
    507a:	6863      	ldr	r3, [r4, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    507c:	b1fb      	cbz	r3, 50be <gpio_nrfx_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    507e:	2000      	movs	r0, #0
    5080:	e00d      	b.n	509e <gpio_nrfx_manage_callback+0x2c>
	return node->next;
    5082:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5084:	6063      	str	r3, [r4, #4]
	return list->tail;
    5086:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    508a:	4281      	cmp	r1, r0
    508c:	d112      	bne.n	50b4 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    508e:	f8cc 3004 	str.w	r3, [ip, #4]
}
    5092:	e00f      	b.n	50b4 <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    5094:	f8cc 0004 	str.w	r0, [ip, #4]
}
    5098:	e00c      	b.n	50b4 <gpio_nrfx_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    509a:	4618      	mov	r0, r3
    509c:	681b      	ldr	r3, [r3, #0]
    509e:	b163      	cbz	r3, 50ba <gpio_nrfx_manage_callback+0x48>
    50a0:	4299      	cmp	r1, r3
    50a2:	d1fa      	bne.n	509a <gpio_nrfx_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
    50a4:	2800      	cmp	r0, #0
    50a6:	d0ec      	beq.n	5082 <gpio_nrfx_manage_callback+0x10>
	return node->next;
    50a8:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    50aa:	6003      	str	r3, [r0, #0]
	return list->tail;
    50ac:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    50b0:	4299      	cmp	r1, r3
    50b2:	d0ef      	beq.n	5094 <gpio_nrfx_manage_callback+0x22>
	parent->next = child;
    50b4:	2300      	movs	r3, #0
    50b6:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    50b8:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    50ba:	b903      	cbnz	r3, 50be <gpio_nrfx_manage_callback+0x4c>
			if (!set) {
    50bc:	b162      	cbz	r2, 50d8 <gpio_nrfx_manage_callback+0x66>
				return -EINVAL;
			}
		}
	}

	if (set) {
    50be:	b172      	cbz	r2, 50de <gpio_nrfx_manage_callback+0x6c>
	return list->head;
    50c0:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
    50c2:	600b      	str	r3, [r1, #0]
	list->head = node;
    50c4:	6061      	str	r1, [r4, #4]
	return list->tail;
    50c6:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
    50ca:	b10b      	cbz	r3, 50d0 <gpio_nrfx_manage_callback+0x5e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    50cc:	2000      	movs	r0, #0
    50ce:	e007      	b.n	50e0 <gpio_nrfx_manage_callback+0x6e>
	list->tail = node;
    50d0:	f8cc 1004 	str.w	r1, [ip, #4]
    50d4:	2000      	movs	r0, #0
}
    50d6:	e003      	b.n	50e0 <gpio_nrfx_manage_callback+0x6e>
				return -EINVAL;
    50d8:	f06f 0015 	mvn.w	r0, #21
    50dc:	e000      	b.n	50e0 <gpio_nrfx_manage_callback+0x6e>
	return 0;
    50de:	2000      	movs	r0, #0
}
    50e0:	bc10      	pop	{r4}
    50e2:	4770      	bx	lr

000050e4 <nrfx_gpio_handler>:
{
    50e4:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
    50e6:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    50ea:	0940      	lsrs	r0, r0, #5
    50ec:	f7fc fe76 	bl	1ddc <get_dev>
	if (port == NULL) {
    50f0:	b1d8      	cbz	r0, 512a <nrfx_gpio_handler+0x46>
    50f2:	4606      	mov	r6, r0
	return port->data;
    50f4:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    50f6:	2501      	movs	r5, #1
    50f8:	40a5      	lsls	r5, r4
	return list->head;
    50fa:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    50fc:	b119      	cbz	r1, 5106 <nrfx_gpio_handler+0x22>
    50fe:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5100:	b149      	cbz	r1, 5116 <nrfx_gpio_handler+0x32>
	return node->next;
    5102:	680c      	ldr	r4, [r1, #0]
    5104:	e007      	b.n	5116 <nrfx_gpio_handler+0x32>
    5106:	460c      	mov	r4, r1
    5108:	e005      	b.n	5116 <nrfx_gpio_handler+0x32>
    510a:	b164      	cbz	r4, 5126 <nrfx_gpio_handler+0x42>
    510c:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    510e:	b104      	cbz	r4, 5112 <nrfx_gpio_handler+0x2e>
	return node->next;
    5110:	6823      	ldr	r3, [r4, #0]
    5112:	4621      	mov	r1, r4
    5114:	461c      	mov	r4, r3
    5116:	b141      	cbz	r1, 512a <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
    5118:	688a      	ldr	r2, [r1, #8]
    511a:	402a      	ands	r2, r5
    511c:	d0f5      	beq.n	510a <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    511e:	684b      	ldr	r3, [r1, #4]
    5120:	4630      	mov	r0, r6
    5122:	4798      	blx	r3
    5124:	e7f1      	b.n	510a <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5126:	4623      	mov	r3, r4
    5128:	e7f3      	b.n	5112 <nrfx_gpio_handler+0x2e>
}
    512a:	bd70      	pop	{r4, r5, r6, pc}

0000512c <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    512c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    512e:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    5130:	f04f 0120 	mov.w	r1, #32
    5134:	f3ef 8211 	mrs	r2, BASEPRI
    5138:	f381 8812 	msr	BASEPRI_MAX, r1
    513c:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5140:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5144:	b131      	cbz	r1, 5154 <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5146:	2100      	movs	r1, #0
    5148:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    514c:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5150:	2101      	movs	r1, #1
    5152:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    5154:	f382 8811 	msr	BASEPRI, r2
    5158:	f3bf 8f6f 	isb	sy
}
    515c:	4770      	bx	lr

0000515e <uarte_nrfx_isr_int>:
{
    515e:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    5160:	6845      	ldr	r5, [r0, #4]
	return config->uarte_regs;
    5162:	682c      	ldr	r4, [r5, #0]
    return p_reg->INTENSET & mask;
    5164:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    5168:	f413 7f80 	tst.w	r3, #256	; 0x100
    516c:	d002      	beq.n	5174 <uarte_nrfx_isr_int+0x16>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    516e:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
    5172:	b9d3      	cbnz	r3, 51aa <uarte_nrfx_isr_int+0x4c>
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5174:	686b      	ldr	r3, [r5, #4]
    5176:	f013 0f10 	tst.w	r3, #16
    517a:	d015      	beq.n	51a8 <uarte_nrfx_isr_int+0x4a>
	__asm__ volatile(
    517c:	f04f 0220 	mov.w	r2, #32
    5180:	f3ef 8311 	mrs	r3, BASEPRI
    5184:	f382 8812 	msr	BASEPRI_MAX, r2
    5188:	f3bf 8f6f 	isb	sy
    518c:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    5190:	b112      	cbz	r2, 5198 <uarte_nrfx_isr_int+0x3a>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    5192:	2200      	movs	r2, #0
    5194:	f8c4 2500 	str.w	r2, [r4, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    5198:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
    519c:	f8c4 2308 	str.w	r2, [r4, #776]	; 0x308
	__asm__ volatile(
    51a0:	f383 8811 	msr	BASEPRI, r3
    51a4:	f3bf 8f6f 	isb	sy
}
    51a8:	bd38      	pop	{r3, r4, r5, pc}
		endtx_isr(dev);
    51aa:	f7ff ffbf 	bl	512c <endtx_isr>
    51ae:	e7e1      	b.n	5174 <uarte_nrfx_isr_int+0x16>

000051b0 <uarte_nrfx_configure>:
{
    51b0:	b570      	push	{r4, r5, r6, lr}
    51b2:	b082      	sub	sp, #8
    51b4:	4605      	mov	r5, r0
    51b6:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    51b8:	6906      	ldr	r6, [r0, #16]
	switch (cfg->stop_bits) {
    51ba:	794b      	ldrb	r3, [r1, #5]
    51bc:	2b01      	cmp	r3, #1
    51be:	d006      	beq.n	51ce <uarte_nrfx_configure+0x1e>
    51c0:	2b03      	cmp	r3, #3
    51c2:	d011      	beq.n	51e8 <uarte_nrfx_configure+0x38>
    51c4:	f06f 0285 	mvn.w	r2, #133	; 0x85
}
    51c8:	4610      	mov	r0, r2
    51ca:	b002      	add	sp, #8
    51cc:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    51ce:	2300      	movs	r3, #0
    51d0:	f88d 3002 	strb.w	r3, [sp, #2]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    51d4:	79a3      	ldrb	r3, [r4, #6]
    51d6:	2b03      	cmp	r3, #3
    51d8:	d146      	bne.n	5268 <uarte_nrfx_configure+0xb8>
	switch (cfg->flow_ctrl) {
    51da:	79e3      	ldrb	r3, [r4, #7]
    51dc:	b143      	cbz	r3, 51f0 <uarte_nrfx_configure+0x40>
    51de:	2b01      	cmp	r3, #1
    51e0:	d015      	beq.n	520e <uarte_nrfx_configure+0x5e>
    51e2:	f06f 0285 	mvn.w	r2, #133	; 0x85
    51e6:	e7ef      	b.n	51c8 <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    51e8:	2310      	movs	r3, #16
    51ea:	f88d 3002 	strb.w	r3, [sp, #2]
		break;
    51ee:	e7f1      	b.n	51d4 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    51f0:	2300      	movs	r3, #0
    51f2:	f88d 3000 	strb.w	r3, [sp]
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
    51f6:	2300      	movs	r3, #0
    51f8:	f8ad 3004 	strh.w	r3, [sp, #4]
	switch (cfg->parity) {
    51fc:	7923      	ldrb	r3, [r4, #4]
    51fe:	2b01      	cmp	r3, #1
    5200:	d02a      	beq.n	5258 <uarte_nrfx_configure+0xa8>
    5202:	2b02      	cmp	r3, #2
    5204:	d024      	beq.n	5250 <uarte_nrfx_configure+0xa0>
    5206:	b133      	cbz	r3, 5216 <uarte_nrfx_configure+0x66>
    5208:	f06f 0285 	mvn.w	r2, #133	; 0x85
    520c:	e7dc      	b.n	51c8 <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    520e:	2301      	movs	r3, #1
    5210:	f88d 3000 	strb.w	r3, [sp]
		break;
    5214:	e7ef      	b.n	51f6 <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    5216:	f88d 3001 	strb.w	r3, [sp, #1]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    521a:	6821      	ldr	r1, [r4, #0]
    521c:	4628      	mov	r0, r5
    521e:	f7fc ff13 	bl	2048 <baudrate_set>
    5222:	4602      	mov	r2, r0
    5224:	bb18      	cbnz	r0, 526e <uarte_nrfx_configure+0xbe>
	const struct uarte_nrfx_config *config = dev->config;
    5226:	686b      	ldr	r3, [r5, #4]
	return config->uarte_regs;
    5228:	6819      	ldr	r1, [r3, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    522a:	f89d 3001 	ldrb.w	r3, [sp, #1]
                    | (uint32_t)p_cfg->stop
    522e:	f89d 0002 	ldrb.w	r0, [sp, #2]
    5232:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->paritytype
    5234:	f8bd 0004 	ldrh.w	r0, [sp, #4]
    5238:	4303      	orrs	r3, r0
                    | (uint32_t)p_cfg->hwfc;
    523a:	f89d 0000 	ldrb.w	r0, [sp]
    523e:	4303      	orrs	r3, r0
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    5240:	f8c1 356c 	str.w	r3, [r1, #1388]	; 0x56c
	data->uart_config = *cfg;
    5244:	3604      	adds	r6, #4
    5246:	e894 0003 	ldmia.w	r4, {r0, r1}
    524a:	e886 0003 	stmia.w	r6, {r0, r1}
	return 0;
    524e:	e7bb      	b.n	51c8 <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5250:	230e      	movs	r3, #14
    5252:	f88d 3001 	strb.w	r3, [sp, #1]
		break;
    5256:	e7e0      	b.n	521a <uarte_nrfx_configure+0x6a>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    5258:	230e      	movs	r3, #14
    525a:	f88d 3001 	strb.w	r3, [sp, #1]
		uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_ODD;
    525e:	f44f 7380 	mov.w	r3, #256	; 0x100
    5262:	f8ad 3004 	strh.w	r3, [sp, #4]
		break;
    5266:	e7d8      	b.n	521a <uarte_nrfx_configure+0x6a>
		return -ENOTSUP;
    5268:	f06f 0285 	mvn.w	r2, #133	; 0x85
    526c:	e7ac      	b.n	51c8 <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    526e:	f06f 0285 	mvn.w	r2, #133	; 0x85
    5272:	e7a9      	b.n	51c8 <uarte_nrfx_configure+0x18>

00005274 <uarte_nrfx_config_get>:
{
    5274:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    5276:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    5278:	3304      	adds	r3, #4
    527a:	e893 0003 	ldmia.w	r3, {r0, r1}
    527e:	e882 0003 	stmia.w	r2, {r0, r1}
}
    5282:	2000      	movs	r0, #0
    5284:	4770      	bx	lr

00005286 <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    5286:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5288:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    528a:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    528e:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    5292:	4770      	bx	lr

00005294 <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    5294:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5296:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    5298:	685b      	ldr	r3, [r3, #4]
    529a:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    529e:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    52a2:	b929      	cbnz	r1, 52b0 <is_tx_ready+0x1c>
    52a4:	b933      	cbnz	r3, 52b4 <is_tx_ready+0x20>
    52a6:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    52aa:	b92b      	cbnz	r3, 52b8 <is_tx_ready+0x24>
    52ac:	2000      	movs	r0, #0
    52ae:	4770      	bx	lr
    52b0:	2001      	movs	r0, #1
    52b2:	4770      	bx	lr
    52b4:	2000      	movs	r0, #0
    52b6:	4770      	bx	lr
    52b8:	2001      	movs	r0, #1
}
    52ba:	4770      	bx	lr

000052bc <uarte_enable>:
	const struct uarte_nrfx_config *config = dev->config;
    52bc:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    52be:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    52c0:	2208      	movs	r2, #8
    52c2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    52c6:	4770      	bx	lr

000052c8 <tx_start>:
{
    52c8:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    52ca:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    52cc:	681c      	ldr	r4, [r3, #0]

NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    52ce:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    52d2:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    52d6:	2200      	movs	r2, #0
    52d8:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    52dc:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    52e0:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    52e4:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    52e8:	685b      	ldr	r3, [r3, #4]
    52ea:	f013 0f10 	tst.w	r3, #16
    52ee:	d102      	bne.n	52f6 <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    52f0:	2301      	movs	r3, #1
    52f2:	60a3      	str	r3, [r4, #8]
}
    52f4:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    52f6:	2101      	movs	r1, #1
    52f8:	f7ff ffe0 	bl	52bc <uarte_enable>
    p_reg->INTENSET = mask;
    52fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5300:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    5304:	e7f4      	b.n	52f0 <tx_start+0x28>

00005306 <uarte_nrfx_poll_in>:
{
    5306:	b410      	push	{r4}
	const struct uarte_nrfx_data *data = dev->data;
    5308:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    530a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    530c:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    530e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    5312:	b152      	cbz	r2, 532a <uarte_nrfx_poll_in+0x24>
	*c = data->rx_data;
    5314:	7c62      	ldrb	r2, [r4, #17]
    5316:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5318:	2000      	movs	r0, #0
    531a:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    531e:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5322:	2201      	movs	r2, #1
    5324:	601a      	str	r2, [r3, #0]
}
    5326:	bc10      	pop	{r4}
    5328:	4770      	bx	lr
		return -1;
    532a:	f04f 30ff 	mov.w	r0, #4294967295
    532e:	e7fa      	b.n	5326 <uarte_nrfx_poll_in+0x20>

00005330 <wait_tx_ready>:
{
    5330:	b570      	push	{r4, r5, r6, lr}
    5332:	4606      	mov	r6, r0
    5334:	e014      	b.n	5360 <wait_tx_ready+0x30>
		if (res) {
    5336:	b17d      	cbz	r5, 5358 <wait_tx_ready+0x28>
	__asm__ volatile(
    5338:	f04f 0320 	mov.w	r3, #32
    533c:	f3ef 8411 	mrs	r4, BASEPRI
    5340:	f383 8812 	msr	BASEPRI_MAX, r3
    5344:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    5348:	4630      	mov	r0, r6
    534a:	f7ff ffa3 	bl	5294 <is_tx_ready>
    534e:	b9a0      	cbnz	r0, 537a <wait_tx_ready+0x4a>
	__asm__ volatile(
    5350:	f384 8811 	msr	BASEPRI, r4
    5354:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    5358:	2021      	movs	r0, #33	; 0x21
    535a:	2100      	movs	r1, #0
    535c:	f7fe ffb6 	bl	42cc <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    5360:	2464      	movs	r4, #100	; 0x64
    5362:	4630      	mov	r0, r6
    5364:	f7ff ff96 	bl	5294 <is_tx_ready>
    5368:	4605      	mov	r5, r0
    536a:	2800      	cmp	r0, #0
    536c:	d1e3      	bne.n	5336 <wait_tx_ready+0x6>
    536e:	2001      	movs	r0, #1
    5370:	f000 f94c 	bl	560c <nrfx_busy_wait>
    5374:	3c01      	subs	r4, #1
    5376:	d1f4      	bne.n	5362 <wait_tx_ready+0x32>
    5378:	e7dd      	b.n	5336 <wait_tx_ready+0x6>
}
    537a:	4620      	mov	r0, r4
    537c:	bd70      	pop	{r4, r5, r6, pc}

0000537e <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    537e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5382:	b083      	sub	sp, #12
    5384:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    5386:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    5388:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    538a:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    538e:	2100      	movs	r1, #0
    5390:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    5394:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    5398:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    539c:	aa01      	add	r2, sp, #4
    539e:	4648      	mov	r0, r9
    53a0:	f000 f8e6 	bl	5570 <pinctrl_lookup_state>
	if (ret < 0) {
    53a4:	1e04      	subs	r4, r0, #0
    53a6:	db07      	blt.n	53b8 <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    53a8:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    53aa:	f8d9 2000 	ldr.w	r2, [r9]
    53ae:	7919      	ldrb	r1, [r3, #4]
    53b0:	6818      	ldr	r0, [r3, #0]
    53b2:	f7fd f9bd 	bl	2730 <pinctrl_configure_pins>
    53b6:	4604      	mov	r4, r0
	if (err < 0) {
    53b8:	2c00      	cmp	r4, #0
    53ba:	db35      	blt.n	5428 <uarte_instance_init+0xaa>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    53bc:	f108 0104 	add.w	r1, r8, #4
    53c0:	4628      	mov	r0, r5
    53c2:	f7ff fef5 	bl	51b0 <uarte_nrfx_configure>
	if (err) {
    53c6:	4604      	mov	r4, r0
    53c8:	bb70      	cbnz	r0, 5428 <uarte_instance_init+0xaa>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    53ca:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    53cc:	f013 0f02 	tst.w	r3, #2
    53d0:	d12e      	bne.n	5430 <uarte_instance_init+0xb2>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    53d2:	2308      	movs	r3, #8
    53d4:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    53d8:	7a3b      	ldrb	r3, [r7, #8]
    53da:	b95b      	cbnz	r3, 53f4 <uarte_instance_init+0x76>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    53dc:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    53e0:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    53e4:	f108 0311 	add.w	r3, r8, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    53e8:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    53ec:	2301      	movs	r3, #1
    53ee:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    53f2:	6033      	str	r3, [r6, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    53f4:	687b      	ldr	r3, [r7, #4]
    53f6:	f013 0f02 	tst.w	r3, #2
    53fa:	d103      	bne.n	5404 <uarte_instance_init+0x86>
    p_reg->INTENSET = mask;
    53fc:	f44f 7380 	mov.w	r3, #256	; 0x100
    5400:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    5404:	687b      	ldr	r3, [r7, #4]
    5406:	f013 0f10 	tst.w	r3, #16
    540a:	d003      	beq.n	5414 <uarte_instance_init+0x96>
    540c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    5410:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    5414:	f108 0310 	add.w	r3, r8, #16
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    5418:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    541c:	2300      	movs	r3, #0
    541e:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5422:	2301      	movs	r3, #1
    5424:	60b3      	str	r3, [r6, #8]
    5426:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    5428:	4620      	mov	r0, r4
    542a:	b003      	add	sp, #12
    542c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    5430:	4641      	mov	r1, r8
    5432:	4630      	mov	r0, r6
    5434:	f7fc fee8 	bl	2208 <endtx_stoptx_ppi_init>
		if (err < 0) {
    5438:	2800      	cmp	r0, #0
    543a:	daca      	bge.n	53d2 <uarte_instance_init+0x54>
			return err;
    543c:	4604      	mov	r4, r0
    543e:	e7f3      	b.n	5428 <uarte_instance_init+0xaa>

00005440 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    5440:	b510      	push	{r4, lr}
    5442:	4604      	mov	r4, r0
    5444:	2200      	movs	r2, #0
    5446:	2101      	movs	r1, #1
    5448:	2002      	movs	r0, #2
    544a:	f7fb ff5d 	bl	1308 <z_arm_irq_priority_set>
    544e:	2002      	movs	r0, #2
    5450:	f7fb ff3e 	bl	12d0 <arch_irq_enable>
    5454:	2100      	movs	r1, #0
    5456:	4620      	mov	r0, r4
    5458:	f7ff ff91 	bl	537e <uarte_instance_init>
    545c:	bd10      	pop	{r4, pc}

0000545e <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    545e:	b510      	push	{r4, lr}
    5460:	4604      	mov	r4, r0
    5462:	2200      	movs	r2, #0
    5464:	2101      	movs	r1, #1
    5466:	2028      	movs	r0, #40	; 0x28
    5468:	f7fb ff4e 	bl	1308 <z_arm_irq_priority_set>
    546c:	2028      	movs	r0, #40	; 0x28
    546e:	f7fb ff2f 	bl	12d0 <arch_irq_enable>
    5472:	2100      	movs	r1, #0
    5474:	4620      	mov	r0, r4
    5476:	f7ff ff82 	bl	537e <uarte_instance_init>
    547a:	bd10      	pop	{r4, pc}

0000547c <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    547c:	4770      	bx	lr

0000547e <counter_sub>:
	return (a - b) & COUNTER_MAX;
    547e:	1a40      	subs	r0, r0, r1
}
    5480:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    5484:	4770      	bx	lr

00005486 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    5486:	f100 0350 	add.w	r3, r0, #80	; 0x50
    548a:	009b      	lsls	r3, r3, #2
    548c:	b29b      	uxth	r3, r3
    548e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5492:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    5496:	2200      	movs	r2, #0
    5498:	601a      	str	r2, [r3, #0]
    549a:	681b      	ldr	r3, [r3, #0]
}
    549c:	4770      	bx	lr

0000549e <absolute_time_to_cc>:
}
    549e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    54a2:	4770      	bx	lr

000054a4 <full_int_lock>:
	__asm__ volatile(
    54a4:	f04f 0320 	mov.w	r3, #32
    54a8:	f3ef 8011 	mrs	r0, BASEPRI
    54ac:	f383 8812 	msr	BASEPRI_MAX, r3
    54b0:	f3bf 8f6f 	isb	sy
}
    54b4:	4770      	bx	lr

000054b6 <full_int_unlock>:
	__asm__ volatile(
    54b6:	f380 8811 	msr	BASEPRI, r0
    54ba:	f3bf 8f6f 	isb	sy
}
    54be:	4770      	bx	lr

000054c0 <set_absolute_alarm>:
{
    54c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    54c2:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    54c4:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    54c8:	f7fc fecc 	bl	2264 <get_comparator>
    54cc:	4607      	mov	r7, r0
    54ce:	e019      	b.n	5504 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    54d0:	2013      	movs	r0, #19
    54d2:	f000 fb7b 	bl	5bcc <z_impl_k_busy_wait>
}
    54d6:	e022      	b.n	551e <set_absolute_alarm+0x5e>
		event_clear(chan);
    54d8:	4630      	mov	r0, r6
    54da:	f7ff ffd4 	bl	5486 <event_clear>
		event_enable(chan);
    54de:	4630      	mov	r0, r6
    54e0:	f7fc fec8 	bl	2274 <event_enable>
		set_comparator(chan, cc_val);
    54e4:	4629      	mov	r1, r5
    54e6:	4630      	mov	r0, r6
    54e8:	f7fc feb2 	bl	2250 <set_comparator>
		now2 = counter();
    54ec:	f7fc fed6 	bl	229c <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    54f0:	4284      	cmp	r4, r0
    54f2:	d01e      	beq.n	5532 <set_absolute_alarm+0x72>
    54f4:	1c81      	adds	r1, r0, #2
    54f6:	4628      	mov	r0, r5
    54f8:	f7ff ffc1 	bl	547e <counter_sub>
	} while ((now2 != now) &&
    54fc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    5500:	d917      	bls.n	5532 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    5502:	462f      	mov	r7, r5
		now = counter();
    5504:	f7fc feca 	bl	229c <counter>
    5508:	4604      	mov	r4, r0
		set_comparator(chan, now);
    550a:	4601      	mov	r1, r0
    550c:	4630      	mov	r0, r6
    550e:	f7fc fe9f 	bl	2250 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    5512:	4621      	mov	r1, r4
    5514:	4638      	mov	r0, r7
    5516:	f7ff ffb2 	bl	547e <counter_sub>
    551a:	2801      	cmp	r0, #1
    551c:	d0d8      	beq.n	54d0 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    551e:	1ca7      	adds	r7, r4, #2
    5520:	4639      	mov	r1, r7
    5522:	4628      	mov	r0, r5
    5524:	f7ff ffab 	bl	547e <counter_sub>
    5528:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    552c:	d9d4      	bls.n	54d8 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    552e:	463d      	mov	r5, r7
    5530:	e7d2      	b.n	54d8 <set_absolute_alarm+0x18>
}
    5532:	4628      	mov	r0, r5
    5534:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005536 <compare_set>:
{
    5536:	b5f0      	push	{r4, r5, r6, r7, lr}
    5538:	b083      	sub	sp, #12
    553a:	4604      	mov	r4, r0
    553c:	4617      	mov	r7, r2
    553e:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    5540:	f7fc feb2 	bl	22a8 <compare_int_lock>
    5544:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    5546:	9b09      	ldr	r3, [sp, #36]	; 0x24
    5548:	9301      	str	r3, [sp, #4]
    554a:	9b08      	ldr	r3, [sp, #32]
    554c:	9300      	str	r3, [sp, #0]
    554e:	463a      	mov	r2, r7
    5550:	462b      	mov	r3, r5
    5552:	4620      	mov	r0, r4
    5554:	f7fc ff98 	bl	2488 <compare_set_nolocks>
    5558:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    555a:	4631      	mov	r1, r6
    555c:	4620      	mov	r0, r4
    555e:	f7fc ff07 	bl	2370 <compare_int_unlock>
}
    5562:	4628      	mov	r0, r5
    5564:	b003      	add	sp, #12
    5566:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005568 <sys_clock_cycle_get_32>:
{
    5568:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    556a:	f7fc ff6d 	bl	2448 <z_nrf_rtc_timer_read>
}
    556e:	bd08      	pop	{r3, pc}

00005570 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    5570:	b410      	push	{r4}
	*state = &config->states[0];
    5572:	6843      	ldr	r3, [r0, #4]
    5574:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    5576:	e001      	b.n	557c <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    5578:	3408      	adds	r4, #8
    557a:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    557c:	6814      	ldr	r4, [r2, #0]
    557e:	7a03      	ldrb	r3, [r0, #8]
    5580:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    5584:	3b01      	subs	r3, #1
    5586:	f8d0 c004 	ldr.w	ip, [r0, #4]
    558a:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
    558e:	429c      	cmp	r4, r3
    5590:	d804      	bhi.n	559c <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
    5592:	7963      	ldrb	r3, [r4, #5]
    5594:	428b      	cmp	r3, r1
    5596:	d1ef      	bne.n	5578 <pinctrl_lookup_state+0x8>
			return 0;
    5598:	2000      	movs	r0, #0
    559a:	e001      	b.n	55a0 <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
    559c:	f06f 0001 	mvn.w	r0, #1
}
    55a0:	bc10      	pop	{r4}
    55a2:	4770      	bx	lr

000055a4 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    55a4:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    55a6:	2000      	movs	r0, #0
    55a8:	f7fc fa3a 	bl	1a20 <sys_arch_reboot>

000055ac <nrf52_errata_36>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    55b0:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    55b4:	2b0d      	cmp	r3, #13
    55b6:	d001      	beq.n	55bc <nrf52_errata_36+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55b8:	2000      	movs	r0, #0
    55ba:	4770      	bx	lr
                        return true;
    55bc:	2001      	movs	r0, #1
    #endif
}
    55be:	4770      	bx	lr

000055c0 <nrf52_errata_66>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    55c4:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    55c8:	2b0d      	cmp	r3, #13
    55ca:	d001      	beq.n	55d0 <nrf52_errata_66+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55cc:	2000      	movs	r0, #0
    55ce:	4770      	bx	lr
                        return true;
    55d0:	2001      	movs	r0, #1
    #endif
}
    55d2:	4770      	bx	lr

000055d4 <nrf52_errata_136>:
         || defined (NRF52810_XXAA) || defined (DEVELOP_IN_NRF52810)\
         || defined (NRF52811_XXAA) || defined (DEVELOP_IN_NRF52811)\
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    55d8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    55dc:	2b0d      	cmp	r3, #13
    55de:	d001      	beq.n	55e4 <nrf52_errata_136+0x10>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55e0:	2000      	movs	r0, #0
    55e2:	4770      	bx	lr
                        return true;
    55e4:	2001      	movs	r0, #1
    #endif
}
    55e6:	4770      	bx	lr

000055e8 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    55e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    55ec:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    55f0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)
            if (var1 == 0x0D)
    55f4:	2a0d      	cmp	r2, #13
    55f6:	d001      	beq.n	55fc <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    55f8:	2000      	movs	r0, #0
    55fa:	4770      	bx	lr
                switch(var2)
    55fc:	b10b      	cbz	r3, 5602 <nrf52_configuration_249+0x1a>
                        return true;
    55fe:	2001      	movs	r0, #1
    #endif
}
    5600:	4770      	bx	lr
                switch(var2)
    5602:	2000      	movs	r0, #0
    5604:	4770      	bx	lr

00005606 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    5606:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    5608:	4780      	blx	r0
}
    560a:	bd08      	pop	{r3, pc}

0000560c <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    560c:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    560e:	f000 fadd 	bl	5bcc <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    5612:	bd08      	pop	{r3, pc}

00005614 <clock_initial_lfclksrc_get>:
}
    5614:	2000      	movs	r0, #0
    5616:	4770      	bx	lr

00005618 <clock_stop>:
{
    5618:	b570      	push	{r4, r5, r6, lr}
    561a:	b082      	sub	sp, #8
    switch (domain)
    561c:	4605      	mov	r5, r0
    561e:	b118      	cbz	r0, 5628 <clock_stop+0x10>
    5620:	2801      	cmp	r0, #1
    5622:	d016      	beq.n	5652 <clock_stop+0x3a>
}
    5624:	b002      	add	sp, #8
    5626:	bd70      	pop	{r4, r5, r6, pc}
    5628:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    562c:	2202      	movs	r2, #2
    562e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5632:	2200      	movs	r2, #0
    5634:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    5638:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    563c:	2201      	movs	r2, #1
    563e:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    5640:	2301      	movs	r3, #1
    5642:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    5646:	429d      	cmp	r5, r3
    5648:	d00f      	beq.n	566a <clock_stop+0x52>
    564a:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    564c:	f242 7410 	movw	r4, #10000	; 0x2710
    5650:	e02a      	b.n	56a8 <clock_stop+0x90>
    p_reg->INTENCLR = mask;
    5652:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5656:	2201      	movs	r2, #1
    5658:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    565c:	2100      	movs	r1, #0
    565e:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5662:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5666:	605a      	str	r2, [r3, #4]
}
    5668:	e7ea      	b.n	5640 <clock_stop+0x28>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    566a:	f10d 0607 	add.w	r6, sp, #7
    566e:	e7ed      	b.n	564c <clock_stop+0x34>
            if (p_clk_src != NULL)
    5670:	b136      	cbz	r6, 5680 <clock_stop+0x68>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5672:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5676:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    567a:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    567e:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5680:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5684:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    5688:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    568c:	d123      	bne.n	56d6 <clock_stop+0xbe>
    return false;
    568e:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    5690:	2b00      	cmp	r3, #0
    5692:	d0c7      	beq.n	5624 <clock_stop+0xc>
    5694:	b11e      	cbz	r6, 569e <clock_stop+0x86>
    5696:	f89d 3007 	ldrb.w	r3, [sp, #7]
    569a:	2b01      	cmp	r3, #1
    569c:	d1c2      	bne.n	5624 <clock_stop+0xc>
    569e:	2001      	movs	r0, #1
    56a0:	f7ff ffb4 	bl	560c <nrfx_busy_wait>
    56a4:	3c01      	subs	r4, #1
    56a6:	d0bd      	beq.n	5624 <clock_stop+0xc>
    switch (domain)
    56a8:	2d00      	cmp	r5, #0
    56aa:	d0e1      	beq.n	5670 <clock_stop+0x58>
    56ac:	2d01      	cmp	r5, #1
    56ae:	d001      	beq.n	56b4 <clock_stop+0x9c>
    56b0:	2300      	movs	r3, #0
    56b2:	e7ed      	b.n	5690 <clock_stop+0x78>
            if (p_clk_src != NULL)
    56b4:	b136      	cbz	r6, 56c4 <clock_stop+0xac>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    56b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56ba:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    56be:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    56c2:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    56c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    56c8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    56cc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    56d0:	d103      	bne.n	56da <clock_stop+0xc2>
    return false;
    56d2:	2300      	movs	r3, #0
    56d4:	e7dc      	b.n	5690 <clock_stop+0x78>
                return true;
    56d6:	2301      	movs	r3, #1
    56d8:	e7da      	b.n	5690 <clock_stop+0x78>
                return true;
    56da:	2301      	movs	r3, #1
    56dc:	e7d8      	b.n	5690 <clock_stop+0x78>

000056de <clock_lfclksrc_tweak>:
{
    56de:	b538      	push	{r3, r4, r5, lr}
    56e0:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    56e2:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    56e4:	2b01      	cmp	r3, #1
    56e6:	d002      	beq.n	56ee <clock_lfclksrc_tweak+0x10>
    56e8:	b933      	cbnz	r3, 56f8 <clock_lfclksrc_tweak+0x1a>
    56ea:	2301      	movs	r3, #1
    56ec:	e000      	b.n	56f0 <clock_lfclksrc_tweak+0x12>
    56ee:	2301      	movs	r3, #1
    if (!is_correct_clk)
    56f0:	461d      	mov	r5, r3
    56f2:	b11b      	cbz	r3, 56fc <clock_lfclksrc_tweak+0x1e>
}
    56f4:	4628      	mov	r0, r5
    56f6:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    56f8:	2300      	movs	r3, #0
    56fa:	e7f9      	b.n	56f0 <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    56fc:	2000      	movs	r0, #0
    56fe:	f7ff ff8b 	bl	5618 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    5702:	f7ff ff87 	bl	5614 <clock_initial_lfclksrc_get>
    5706:	6020      	str	r0, [r4, #0]
    5708:	e7f4      	b.n	56f4 <clock_lfclksrc_tweak+0x16>

0000570a <nrfx_clock_enable>:
{
    570a:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    570c:	2000      	movs	r0, #0
    570e:	f7fb fded 	bl	12ec <arch_irq_is_enabled>
    5712:	b130      	cbz	r0, 5722 <nrfx_clock_enable+0x18>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    5714:	f7ff ff7e 	bl	5614 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    5718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    571c:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}
    5720:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    5722:	f7fb fdd5 	bl	12d0 <arch_irq_enable>
    5726:	e7f5      	b.n	5714 <nrfx_clock_enable+0xa>

00005728 <nrfx_clock_start>:
    switch (domain)
    5728:	b110      	cbz	r0, 5730 <nrfx_clock_start+0x8>
    572a:	2801      	cmp	r0, #1
    572c:	d040      	beq.n	57b0 <nrfx_clock_start+0x88>
    572e:	4770      	bx	lr
{
    5730:	b500      	push	{lr}
    5732:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    5734:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    5738:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    573c:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    5740:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    5742:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    5746:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    574a:	d11b      	bne.n	5784 <nrfx_clock_start+0x5c>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    574c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5750:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    5754:	f013 0f01 	tst.w	r3, #1
    5758:	d118      	bne.n	578c <nrfx_clock_start+0x64>
                    lfclksrc = clock_initial_lfclksrc_get();
    575a:	f7ff ff5b 	bl	5614 <clock_initial_lfclksrc_get>
    575e:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
    5760:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5764:	9a01      	ldr	r2, [sp, #4]
    5766:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    576a:	2200      	movs	r2, #0
    576c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    5770:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    5774:	2202      	movs	r2, #2
    5776:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    577a:	2201      	movs	r2, #1
    577c:	609a      	str	r2, [r3, #8]
}
    577e:	b003      	add	sp, #12
    5780:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    5784:	a801      	add	r0, sp, #4
    5786:	f7ff ffaa 	bl	56de <clock_lfclksrc_tweak>
    578a:	e7e9      	b.n	5760 <nrfx_clock_start+0x38>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    578c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5790:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    5794:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    5798:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    579a:	a801      	add	r0, sp, #4
    579c:	f7ff ff9f 	bl	56de <clock_lfclksrc_tweak>
    57a0:	2800      	cmp	r0, #0
    57a2:	d0dd      	beq.n	5760 <nrfx_clock_start+0x38>
    p_reg->INTENSET = mask;
    57a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57a8:	2202      	movs	r2, #2
    57aa:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    57ae:	e7e6      	b.n	577e <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    57b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    57b4:	2200      	movs	r2, #0
    57b6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    57ba:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    57be:	2201      	movs	r2, #1
    57c0:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    57c4:	601a      	str	r2, [r3, #0]
    57c6:	4770      	bx	lr

000057c8 <nrfx_clock_stop>:
{
    57c8:	b508      	push	{r3, lr}
    clock_stop(domain);
    57ca:	f7ff ff25 	bl	5618 <clock_stop>
}
    57ce:	bd08      	pop	{r3, pc}

000057d0 <pin_is_task_output>:
{
    57d0:	b510      	push	{r4, lr}
    57d2:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    57d4:	f7fd faba 	bl	2d4c <pin_is_output>
    57d8:	b128      	cbz	r0, 57e6 <pin_is_task_output+0x16>
    57da:	4620      	mov	r0, r4
    57dc:	f7fd faa0 	bl	2d20 <pin_in_use_by_te>
    57e0:	b118      	cbz	r0, 57ea <pin_is_task_output+0x1a>
    57e2:	2001      	movs	r0, #1
    57e4:	e000      	b.n	57e8 <pin_is_task_output+0x18>
    57e6:	2000      	movs	r0, #0
}
    57e8:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    57ea:	2000      	movs	r0, #0
    57ec:	e7fc      	b.n	57e8 <pin_is_task_output+0x18>

000057ee <pin_is_input>:
{
    57ee:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    57f0:	f7fd faac 	bl	2d4c <pin_is_output>
    57f4:	f080 0001 	eor.w	r0, r0, #1
}
    57f8:	b2c0      	uxtb	r0, r0
    57fa:	bd08      	pop	{r3, pc}

000057fc <gpiote_polarity_to_trigger>:
}
    57fc:	4770      	bx	lr

000057fe <gpiote_trigger_to_polarity>:
}
    57fe:	4770      	bx	lr

00005800 <is_level>:
}
    5800:	2803      	cmp	r0, #3
    5802:	bf94      	ite	ls
    5804:	2000      	movls	r0, #0
    5806:	2001      	movhi	r0, #1
    5808:	4770      	bx	lr

0000580a <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    580a:	b508      	push	{r3, lr}
  _DoInit();
    580c:	f7fd ff6a 	bl	36e4 <_DoInit>
}
    5810:	bd08      	pop	{r3, pc}

00005812 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    5812:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    5814:	f7ff fff9 	bl	580a <SEGGER_RTT_Init>

	return 0;
}
    5818:	2000      	movs	r0, #0
    581a:	bd08      	pop	{r3, pc}

0000581c <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    581c:	b148      	cbz	r0, 5832 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    581e:	68c3      	ldr	r3, [r0, #12]
    5820:	8818      	ldrh	r0, [r3, #0]
    5822:	f3c0 0008 	ubfx	r0, r0, #0, #9
    5826:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    582a:	bf14      	ite	ne
    582c:	2000      	movne	r0, #0
    582e:	2001      	moveq	r0, #1
    5830:	4770      	bx	lr
		return false;
    5832:	2000      	movs	r0, #0
}
    5834:	4770      	bx	lr

00005836 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5838:	4605      	mov	r5, r0
    583a:	460e      	mov	r6, r1
	__asm__ volatile(
    583c:	f04f 0320 	mov.w	r3, #32
    5840:	f3ef 8711 	mrs	r7, BASEPRI
    5844:	f383 8812 	msr	BASEPRI_MAX, r3
    5848:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    584c:	f7fe fd6a 	bl	4324 <z_impl_z_current_get>
    5850:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5852:	4631      	mov	r1, r6
    5854:	4628      	mov	r0, r5
    5856:	f7ff fea5 	bl	55a4 <k_sys_fatal_error_handler>
	__asm__ volatile(
    585a:	f387 8811 	msr	BASEPRI, r7
    585e:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5862:	4620      	mov	r0, r4
    5864:	f7fc f814 	bl	1890 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000586a <z_early_memset>:
{
    586a:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    586c:	f7ff fa6b 	bl	4d46 <memset>
}
    5870:	bd08      	pop	{r3, pc}

00005872 <z_early_memcpy>:
{
    5872:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    5874:	f7ff fa38 	bl	4ce8 <memcpy>
}
    5878:	bd08      	pop	{r3, pc}

0000587a <setup_thread_stack>:
{
    587a:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    587c:	3207      	adds	r2, #7
    587e:	f022 0207 	bic.w	r2, r2, #7
    5882:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    5886:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    588a:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    588e:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    5892:	2200      	movs	r2, #0
    5894:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    5898:	18c8      	adds	r0, r1, r3
    589a:	bc10      	pop	{r4}
    589c:	4770      	bx	lr

0000589e <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    589e:	f3ef 8005 	mrs	r0, IPSR
}
    58a2:	3800      	subs	r0, #0
    58a4:	bf18      	it	ne
    58a6:	2001      	movne	r0, #1
    58a8:	4770      	bx	lr

000058aa <z_impl_k_thread_start>:
{
    58aa:	b508      	push	{r3, lr}
	z_sched_start(thread);
    58ac:	f7fe fb6c 	bl	3f88 <z_sched_start>
}
    58b0:	bd08      	pop	{r3, pc}

000058b2 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    58b2:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    58b4:	2400      	movs	r4, #0
    58b6:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    58b8:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    58ba:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    58bc:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    58be:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    58c0:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    58c2:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    58c4:	bc10      	pop	{r4}
    58c6:	4770      	bx	lr

000058c8 <z_pm_save_idle_exit>:
{
    58c8:	b508      	push	{r3, lr}
	pm_system_resume();
    58ca:	f7fb fb61 	bl	f90 <pm_system_resume>
	sys_clock_idle_exit();
    58ce:	f7ff fdd5 	bl	547c <sys_clock_idle_exit>
}
    58d2:	bd08      	pop	{r3, pc}

000058d4 <thread_active_elsewhere>:
}
    58d4:	2000      	movs	r0, #0
    58d6:	4770      	bx	lr

000058d8 <pended_on_thread>:
}
    58d8:	6880      	ldr	r0, [r0, #8]
    58da:	4770      	bx	lr

000058dc <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    58dc:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    58e0:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    58e4:	4283      	cmp	r3, r0
    58e6:	d001      	beq.n	58ec <z_sched_prio_cmp+0x10>
		return b2 - b1;
    58e8:	1ac0      	subs	r0, r0, r3
    58ea:	4770      	bx	lr
	return 0;
    58ec:	2000      	movs	r0, #0
}
    58ee:	4770      	bx	lr

000058f0 <z_reschedule_irqlock>:
{
    58f0:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    58f2:	4603      	mov	r3, r0
    58f4:	b920      	cbnz	r0, 5900 <z_reschedule_irqlock+0x10>
    58f6:	f3ef 8205 	mrs	r2, IPSR
    58fa:	b942      	cbnz	r2, 590e <z_reschedule_irqlock+0x1e>
    58fc:	2201      	movs	r2, #1
    58fe:	e000      	b.n	5902 <z_reschedule_irqlock+0x12>
    5900:	2200      	movs	r2, #0
	if (resched(key)) {
    5902:	b932      	cbnz	r2, 5912 <z_reschedule_irqlock+0x22>
    5904:	f383 8811 	msr	BASEPRI, r3
    5908:	f3bf 8f6f 	isb	sy
}
    590c:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    590e:	2200      	movs	r2, #0
    5910:	e7f7      	b.n	5902 <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    5912:	4618      	mov	r0, r3
    5914:	f7fb fd2e 	bl	1374 <arch_swap>
	return ret;
    5918:	e7f8      	b.n	590c <z_reschedule_irqlock+0x1c>

0000591a <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    591a:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    591c:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    591e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5920:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5922:	2300      	movs	r3, #0
    5924:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    5926:	604b      	str	r3, [r1, #4]
}
    5928:	4770      	bx	lr

0000592a <z_priq_dumb_best>:
{
    592a:	4603      	mov	r3, r0
	return list->head == list;
    592c:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    592e:	4283      	cmp	r3, r0
    5930:	d000      	beq.n	5934 <z_priq_dumb_best+0xa>
}
    5932:	4770      	bx	lr
	struct k_thread *thread = NULL;
    5934:	2000      	movs	r0, #0
	return thread;
    5936:	e7fc      	b.n	5932 <z_priq_dumb_best+0x8>

00005938 <z_ready_thread>:
{
    5938:	b538      	push	{r3, r4, r5, lr}
    593a:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    593c:	2300      	movs	r3, #0
	__asm__ volatile(
    593e:	f04f 0220 	mov.w	r2, #32
    5942:	f3ef 8511 	mrs	r5, BASEPRI
    5946:	f382 8812 	msr	BASEPRI_MAX, r2
    594a:	f3bf 8f6f 	isb	sy
    594e:	e004      	b.n	595a <z_ready_thread+0x22>
	__asm__ volatile(
    5950:	f385 8811 	msr	BASEPRI, r5
    5954:	f3bf 8f6f 	isb	sy
    5958:	2301      	movs	r3, #1
    595a:	b943      	cbnz	r3, 596e <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    595c:	4620      	mov	r0, r4
    595e:	f7ff ffb9 	bl	58d4 <thread_active_elsewhere>
    5962:	2800      	cmp	r0, #0
    5964:	d1f4      	bne.n	5950 <z_ready_thread+0x18>
			ready_thread(thread);
    5966:	4620      	mov	r0, r4
    5968:	f7fe face 	bl	3f08 <ready_thread>
    596c:	e7f0      	b.n	5950 <z_ready_thread+0x18>
}
    596e:	bd38      	pop	{r3, r4, r5, pc}

00005970 <z_thread_timeout>:
{
    5970:	b570      	push	{r4, r5, r6, lr}
    5972:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    5974:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    5978:	2300      	movs	r3, #0
	__asm__ volatile(
    597a:	f04f 0220 	mov.w	r2, #32
    597e:	f3ef 8611 	mrs	r6, BASEPRI
    5982:	f382 8812 	msr	BASEPRI_MAX, r2
    5986:	f3bf 8f6f 	isb	sy
    598a:	e011      	b.n	59b0 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    598c:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    5990:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    5994:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    5998:	f023 0310 	bic.w	r3, r3, #16
    599c:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    59a0:	4628      	mov	r0, r5
    59a2:	f7fe fab1 	bl	3f08 <ready_thread>
	__asm__ volatile(
    59a6:	f386 8811 	msr	BASEPRI, r6
    59aa:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    59ae:	2301      	movs	r3, #1
    59b0:	b9ab      	cbnz	r3, 59de <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    59b2:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    59b6:	f013 0f28 	tst.w	r3, #40	; 0x28
    59ba:	d1f4      	bne.n	59a6 <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    59bc:	f854 3c10 	ldr.w	r3, [r4, #-16]
    59c0:	2b00      	cmp	r3, #0
    59c2:	d0e3      	beq.n	598c <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    59c4:	4628      	mov	r0, r5
    59c6:	f7ff ff87 	bl	58d8 <pended_on_thread>
    59ca:	4629      	mov	r1, r5
    59cc:	f7ff ffa5 	bl	591a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    59d0:	7b6b      	ldrb	r3, [r5, #13]
    59d2:	f023 0302 	bic.w	r3, r3, #2
    59d6:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    59d8:	2300      	movs	r3, #0
    59da:	60ab      	str	r3, [r5, #8]
}
    59dc:	e7d6      	b.n	598c <z_thread_timeout+0x1c>
}
    59de:	bd70      	pop	{r4, r5, r6, pc}

000059e0 <add_to_waitq_locked>:
{
    59e0:	b570      	push	{r4, r5, r6, lr}
    59e2:	4605      	mov	r5, r0
    59e4:	460e      	mov	r6, r1
	unready_thread(thread);
    59e6:	f7fe faed 	bl	3fc4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    59ea:	7b6b      	ldrb	r3, [r5, #13]
    59ec:	f043 0302 	orr.w	r3, r3, #2
    59f0:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    59f2:	b1b6      	cbz	r6, 5a22 <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    59f4:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    59f6:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    59f8:	42a6      	cmp	r6, r4
    59fa:	d019      	beq.n	5a30 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    59fc:	b164      	cbz	r4, 5a18 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    59fe:	4621      	mov	r1, r4
    5a00:	4628      	mov	r0, r5
    5a02:	f7ff ff6b 	bl	58dc <z_sched_prio_cmp>
    5a06:	2800      	cmp	r0, #0
    5a08:	dc0c      	bgt.n	5a24 <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    5a0a:	b12c      	cbz	r4, 5a18 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    5a0c:	6873      	ldr	r3, [r6, #4]
    5a0e:	429c      	cmp	r4, r3
    5a10:	d002      	beq.n	5a18 <add_to_waitq_locked+0x38>
    5a12:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a14:	2c00      	cmp	r4, #0
    5a16:	d1f1      	bne.n	59fc <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    5a18:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    5a1a:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    5a1c:	606b      	str	r3, [r5, #4]
	tail->next = node;
    5a1e:	601d      	str	r5, [r3, #0]
	list->tail = node;
    5a20:	6075      	str	r5, [r6, #4]
}
    5a22:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    5a24:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    5a26:	606b      	str	r3, [r5, #4]
	node->next = successor;
    5a28:	602c      	str	r4, [r5, #0]
	prev->next = node;
    5a2a:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    5a2c:	6065      	str	r5, [r4, #4]
}
    5a2e:	e7f8      	b.n	5a22 <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    5a30:	2400      	movs	r4, #0
    5a32:	e7e3      	b.n	59fc <add_to_waitq_locked+0x1c>

00005a34 <pend>:
{
    5a34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5a38:	4605      	mov	r5, r0
    5a3a:	460e      	mov	r6, r1
    5a3c:	4691      	mov	r9, r2
    5a3e:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    5a40:	2400      	movs	r4, #0
	__asm__ volatile(
    5a42:	f04f 0320 	mov.w	r3, #32
    5a46:	f3ef 8711 	mrs	r7, BASEPRI
    5a4a:	f383 8812 	msr	BASEPRI_MAX, r3
    5a4e:	f3bf 8f6f 	isb	sy
    5a52:	e008      	b.n	5a66 <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
    5a54:	4631      	mov	r1, r6
    5a56:	4628      	mov	r0, r5
    5a58:	f7ff ffc2 	bl	59e0 <add_to_waitq_locked>
	__asm__ volatile(
    5a5c:	f387 8811 	msr	BASEPRI, r7
    5a60:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5a64:	2401      	movs	r4, #1
    5a66:	2c00      	cmp	r4, #0
    5a68:	d0f4      	beq.n	5a54 <pend+0x20>
	add_thread_timeout(thread, timeout);
    5a6a:	464a      	mov	r2, r9
    5a6c:	4643      	mov	r3, r8
    5a6e:	4628      	mov	r0, r5
    5a70:	f7fe f8de 	bl	3c30 <add_thread_timeout>
}
    5a74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005a78 <z_unpend_first_thread>:
{
    5a78:	b570      	push	{r4, r5, r6, lr}
    5a7a:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    5a7c:	2300      	movs	r3, #0
	__asm__ volatile(
    5a7e:	f04f 0220 	mov.w	r2, #32
    5a82:	f3ef 8611 	mrs	r6, BASEPRI
    5a86:	f382 8812 	msr	BASEPRI_MAX, r2
    5a8a:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    5a8e:	461c      	mov	r4, r3
    5a90:	e004      	b.n	5a9c <z_unpend_first_thread+0x24>
	__asm__ volatile(
    5a92:	f386 8811 	msr	BASEPRI, r6
    5a96:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    5a9a:	2301      	movs	r3, #1
    5a9c:	b9ab      	cbnz	r3, 5aca <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    5a9e:	4628      	mov	r0, r5
    5aa0:	f7ff ff43 	bl	592a <z_priq_dumb_best>
		if (thread != NULL) {
    5aa4:	4604      	mov	r4, r0
    5aa6:	2800      	cmp	r0, #0
    5aa8:	d0f3      	beq.n	5a92 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    5aaa:	f7ff ff15 	bl	58d8 <pended_on_thread>
    5aae:	4621      	mov	r1, r4
    5ab0:	f7ff ff33 	bl	591a <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    5ab4:	7b63      	ldrb	r3, [r4, #13]
    5ab6:	f023 0302 	bic.w	r3, r3, #2
    5aba:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    5abc:	2300      	movs	r3, #0
    5abe:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    5ac0:	f104 0018 	add.w	r0, r4, #24
    5ac4:	f000 f81e 	bl	5b04 <z_abort_timeout>
    5ac8:	e7e3      	b.n	5a92 <z_unpend_first_thread+0x1a>
}
    5aca:	4620      	mov	r0, r4
    5acc:	bd70      	pop	{r4, r5, r6, pc}

00005ace <init_ready_q>:
	sys_dlist_init(&rq->runq);
    5ace:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    5ad0:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    5ad2:	6083      	str	r3, [r0, #8]
}
    5ad4:	4770      	bx	lr

00005ad6 <remove_timeout>:
{
    5ad6:	b510      	push	{r4, lr}
    5ad8:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    5ada:	f7fe fc75 	bl	43c8 <next>
    5ade:	b148      	cbz	r0, 5af4 <remove_timeout+0x1e>
    5ae0:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    5ae2:	6920      	ldr	r0, [r4, #16]
    5ae4:	6961      	ldr	r1, [r4, #20]
    5ae6:	6913      	ldr	r3, [r2, #16]
    5ae8:	181b      	adds	r3, r3, r0
    5aea:	6950      	ldr	r0, [r2, #20]
    5aec:	eb41 0100 	adc.w	r1, r1, r0
    5af0:	6113      	str	r3, [r2, #16]
    5af2:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    5af4:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    5af6:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    5af8:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    5afa:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    5afc:	2300      	movs	r3, #0
    5afe:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    5b00:	6063      	str	r3, [r4, #4]
}
    5b02:	bd10      	pop	{r4, pc}

00005b04 <z_abort_timeout>:
{
    5b04:	b570      	push	{r4, r5, r6, lr}
    5b06:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    5b08:	2300      	movs	r3, #0
	__asm__ volatile(
    5b0a:	f04f 0220 	mov.w	r2, #32
    5b0e:	f3ef 8611 	mrs	r6, BASEPRI
    5b12:	f382 8812 	msr	BASEPRI_MAX, r2
    5b16:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    5b1a:	f06f 0015 	mvn.w	r0, #21
    5b1e:	e004      	b.n	5b2a <z_abort_timeout+0x26>
	__asm__ volatile(
    5b20:	f386 8811 	msr	BASEPRI, r6
    5b24:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5b28:	2301      	movs	r3, #1
    5b2a:	461d      	mov	r5, r3
    5b2c:	b93b      	cbnz	r3, 5b3e <z_abort_timeout+0x3a>
	return node->next != NULL;
    5b2e:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    5b30:	2b00      	cmp	r3, #0
    5b32:	d0f5      	beq.n	5b20 <z_abort_timeout+0x1c>
			remove_timeout(to);
    5b34:	4620      	mov	r0, r4
    5b36:	f7ff ffce 	bl	5ad6 <remove_timeout>
			ret = 0;
    5b3a:	4628      	mov	r0, r5
    5b3c:	e7f0      	b.n	5b20 <z_abort_timeout+0x1c>
}
    5b3e:	bd70      	pop	{r4, r5, r6, pc}

00005b40 <z_get_next_timeout_expiry>:
{
    5b40:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    5b42:	2300      	movs	r3, #0
	__asm__ volatile(
    5b44:	f04f 0220 	mov.w	r2, #32
    5b48:	f3ef 8411 	mrs	r4, BASEPRI
    5b4c:	f382 8812 	msr	BASEPRI_MAX, r2
    5b50:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    5b54:	f04f 30ff 	mov.w	r0, #4294967295
    5b58:	e006      	b.n	5b68 <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    5b5a:	f7fe fc4d 	bl	43f8 <next_timeout>
	__asm__ volatile(
    5b5e:	f384 8811 	msr	BASEPRI, r4
    5b62:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5b66:	2301      	movs	r3, #1
    5b68:	2b00      	cmp	r3, #0
    5b6a:	d0f6      	beq.n	5b5a <z_get_next_timeout_expiry+0x1a>
}
    5b6c:	bd10      	pop	{r4, pc}

00005b6e <z_set_timeout_expiry>:
{
    5b6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b70:	4605      	mov	r5, r0
    5b72:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    5b74:	2300      	movs	r3, #0
	__asm__ volatile(
    5b76:	f04f 0220 	mov.w	r2, #32
    5b7a:	f3ef 8611 	mrs	r6, BASEPRI
    5b7e:	f382 8812 	msr	BASEPRI_MAX, r2
    5b82:	f3bf 8f6f 	isb	sy
    5b86:	e00a      	b.n	5b9e <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    5b88:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    5b8a:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    5b8e:	2801      	cmp	r0, #1
    5b90:	dd00      	ble.n	5b94 <z_set_timeout_expiry+0x26>
    5b92:	b97c      	cbnz	r4, 5bb4 <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    5b94:	f386 8811 	msr	BASEPRI, r6
    5b98:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    5b9c:	2301      	movs	r3, #1
    5b9e:	461c      	mov	r4, r3
    5ba0:	b97b      	cbnz	r3, 5bc2 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    5ba2:	f7fe fc29 	bl	43f8 <next_timeout>
			      || (ticks <= next_to);
    5ba6:	f1b0 3fff 	cmp.w	r0, #4294967295
    5baa:	d0ed      	beq.n	5b88 <z_set_timeout_expiry+0x1a>
    5bac:	42a8      	cmp	r0, r5
    5bae:	dbec      	blt.n	5b8a <z_set_timeout_expiry+0x1c>
    5bb0:	2401      	movs	r4, #1
    5bb2:	e7ea      	b.n	5b8a <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    5bb4:	4639      	mov	r1, r7
    5bb6:	42a8      	cmp	r0, r5
    5bb8:	bfa8      	it	ge
    5bba:	4628      	movge	r0, r5
    5bbc:	f7fc fd5a 	bl	2674 <sys_clock_set_timeout>
    5bc0:	e7e8      	b.n	5b94 <z_set_timeout_expiry+0x26>
}
    5bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005bc4 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    5bc4:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    5bc6:	f7fe fd2b 	bl	4620 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    5bca:	bd08      	pop	{r3, pc}

00005bcc <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    5bcc:	b900      	cbnz	r0, 5bd0 <z_impl_k_busy_wait+0x4>
    5bce:	4770      	bx	lr
{
    5bd0:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    5bd2:	f7fb ff3b 	bl	1a4c <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    5bd6:	bd08      	pop	{r3, pc}

00005bd8 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    5bd8:	4770      	bx	lr
	...

00005bdc <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    5bdc:	f7fc bf5a 	b.w	2a94 <SystemInit>
