Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Sat Dec 02 09:40:57 2023
| Host         : oager_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_controller_top_struc_cfg_control_sets_placed.rpt
| Design       : vga_controller_top_struc_cfg
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |   103 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           30 |
| No           | No                    | Yes                    |             422 |          199 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |             476 |          182 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal   |                                        Enable Signal                                        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_hsync_o6_out                                                                   | reset_i_IBUF     |                1 |              1 |
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_vsync_o3_out                                                                   | reset_i_IBUF     |                1 |              1 |
|  clk_i_IBUF_BUFG | i_io_logic/s_pb_n_0                                                                         | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG | i_io_logic/s_pb_temp[3]_i_1_n_0                                                             | reset_i_IBUF     |                1 |              4 |
|  clk_i_IBUF_BUFG | i_io_logic/s_p3_i_reg[3][0]                                                                 |                  |                1 |              4 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_tran_state[3]_i_1_n_0 | reset_i_IBUF     |                1 |              4 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/gen_mc8051_siu[0].i_mc8051_siu/s_recv_state[3]_i_1_n_0 | reset_i_IBUF     |                1 |              4 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/p_0_out                 | reset_i_IBUF     |                2 |              5 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_txpre_count_reg[5][0] | reset_i_IBUF     |                2 |              6 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/E[0]                    | reset_i_IBUF     |                3 |              6 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b1[7]_i_1_n_0      | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/dph[7]_i_1_n_0          | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b0[7]_i_1_n_0      | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b3[7]_i_1_n_0      | reset_i_IBUF     |                4 |              8 |
|  clk_i_IBUF_BUFG | i_prescaler/s_rgb_o_reg[2][0]                                                               | reset_i_IBUF     |                5 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b2[7]_i_1_n_0      | reset_i_IBUF     |                3 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/dpl[7]_i_1_n_0          | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b0[7]_i_1_n_0      | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r0_b1[7]_i_1_n_0      | reset_i_IBUF     |                4 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help[7]_i_1_n_0       | reset_i_IBUF     |                6 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b2[7]_i_1_n_0      | reset_i_IBUF     |                1 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_r1_b3[7]_i_1_n_0      | reset_i_IBUF     |                3 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/sp[7]_i_1_n_0           | reset_i_IBUF     |                7 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/ssel[7]_i_1_n_0         | reset_i_IBUF     |                3 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tmod[0][7]_i_1_n_0      | reset_i_IBUF     |                2 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/tsel[7]_i_1_n_0         | reset_i_IBUF     |                4 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth0_reg[7][0]     | reset_i_IBUF     |                4 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_counth1_reg[7][0]     | reset_i_IBUF     |                3 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl0_reg[7][0]     | reset_i_IBUF     |                4 |              8 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_countl1_reg[7][0]     | reset_i_IBUF     |                4 |              8 |
|  clk_i_IBUF_BUFG | i_io_logic/s_mem23_loc_y_reg[9][0]                                                          | reset_i_IBUF     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_io_logic/E[0]                                                                             | reset_i_IBUF     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_pixel_x_o[9]_i_1_n_0                                                           | reset_i_IBUF     |                5 |             10 |
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_pixel_y_o[9]_i_1_n_0                                                           | reset_i_IBUF     |                4 |             10 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_reload[0][7]_i_1_n_0  | reset_i_IBUF     |                3 |             10 |
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_rgb_o                                                                          | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG | i_src_mux/s_mem23_pixel_x                                                                   | reset_i_IBUF     |                4 |             14 |
|  s_mc8051_clock  | i_src_mux/i_mc8051_top/i_mc8051_core/i_mc8051_control/i_control_mem/s_help16[15]_i_1_n_0    | reset_i_IBUF     |               12 |             16 |
|  clk_i_IBUF_BUFG | i_src_mux/s_addra                                                                           | reset_i_IBUF     |                8 |             28 |
|  clk_i_IBUF_BUFG | i_vga_ctrl/s_vcounter[0]_i_1_n_0                                                            | reset_i_IBUF     |                8 |             32 |
|  clk_i_IBUF_BUFG | i_prescaler/s_pixel_en                                                                      | reset_i_IBUF     |               19 |             44 |
|  clk_i_IBUF_BUFG |                                                                                             |                  |               30 |             51 |
|  clk_i_IBUF_BUFG | i_prescaler/E[0]                                                                            | reset_i_IBUF     |               25 |             85 |
|  clk_i_IBUF_BUFG |                                                                                             | reset_i_IBUF     |               42 |            141 |
|  s_mc8051_clock  |                                                                                             | reset_i_IBUF     |              157 |            281 |
+------------------+---------------------------------------------------------------------------------------------+------------------+------------------+----------------+


