# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/imports/new/D_FF.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/3 bit Adder/FA.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/4 bit Adder and Subtractor/FA_ADD_SUB.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/3 bit Adder/HA.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/4 bit Adder and Subtractor/HA_ADD_SUB.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/new/Ins_Decoder.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/multiplexer submission/MUX_2_to_1.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/imports/new/Mux_8_to_1.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/new/Program_Counter.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/3 bit Adder/RCA_3_bit.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/Latest version/RCA_ADD_SUB.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/new/ROM.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/new/Regsiter_Bank.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/new/Seven_Segment.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/Lab 06 Submission/Slow_Clk.vhd" \
"../../../../Nanoprocessor_04.srcs/sources_1/imports/sources_1/new/way_8_mux.vhd" \
"../../../../Nanoprocessor_04.srcs/sim_1/new/TB_Nanoprocessor.vhd" \

# Do not sort compile order
nosort
