// Seed: 2618925735
module module_0;
  assign id_1 = 1 ? (id_1) : !1 | 1;
endmodule
module module_1 (
    output supply1 id_0,
    output logic   id_1
);
  always_comb @(id_3#(.id_3(1),
      .id_3(1)
  ))
  begin
    id_3 <= 1;
    id_1 <= id_3;
    id_1 = 1 <= 1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  final begin
    id_2 <= (1);
  end
  module_0();
endmodule
