/home/wsrg/verilog/research-ayush/source/counter.v {1 {vlog -work work -stats=none /home/wsrg/verilog/research-ayush/source/counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counter

Top level modules:
	counter

} {} {}}
