
ADAS_BluePill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c7c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  08008d90  08008d90  00018d90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080092ac  080092ac  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  080092ac  080092ac  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  080092ac  080092ac  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080092ac  080092ac  000192ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080092b0  080092b0  000192b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  080092b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  200001d8  0800948c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  0800948c  000204e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d46f  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002996  00000000  00000000  0002d6b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e98  00000000  00000000  00030050  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b1c  00000000  00000000  00030ee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a84e  00000000  00000000  00031a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012c0d  00000000  00000000  0004c252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008d3b6  00000000  00000000  0005ee5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c90  00000000  00000000  000ec218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000f0ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08008d74 	.word	0x08008d74

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08008d74 	.word	0x08008d74

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <Buzzer_Init>:
 *      Author: Abdallah Alnemr
 */

#include "Buzzer.h"

void Buzzer_Init(void){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80010d4:	2200      	movs	r2, #0
 80010d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010da:	4802      	ldr	r0, [pc, #8]	; (80010e4 <Buzzer_Init+0x14>)
 80010dc:	f002 fbd8 	bl	8003890 <HAL_GPIO_WritePin>
}
 80010e0:	bf00      	nop
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40010c00 	.word	0x40010c00

080010e8 <Buzzer_ON>:

void Buzzer_ON(void){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010f2:	4802      	ldr	r0, [pc, #8]	; (80010fc <Buzzer_ON+0x14>)
 80010f4:	f002 fbcc 	bl	8003890 <HAL_GPIO_WritePin>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	40010c00 	.word	0x40010c00

08001100 <Buzzer_OFF>:

void Buzzer_OFF(void){
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800110a:	4802      	ldr	r0, [pc, #8]	; (8001114 <Buzzer_OFF+0x14>)
 800110c:	f002 fbc0 	bl	8003890 <HAL_GPIO_WritePin>
}
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010c00 	.word	0x40010c00

08001118 <DC_MOTOR_Init>:
#include "DC_MOTOR.h"
#include "DC_MOTOR_cfg.h"
#include "main.h"

void DC_MOTOR_Init(uint8_t au8_MOTOR_Instance)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b0ac      	sub	sp, #176	; 0xb0
 800111c:	af00      	add	r7, sp, #0
 800111e:	4603      	mov	r3, r0
 8001120:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001130:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800113e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001148:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]
 8001158:	615a      	str	r2, [r3, #20]
 800115a:	619a      	str	r2, [r3, #24]
    TIM_HandleTypeDef htim;
    uint32_t PSC_Value = 0;
 800115c:	2300      	movs	r3, #0
 800115e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    uint32_t ARR_Value = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    uint8_t i = 0;
 8001168:	2300      	movs	r3, #0
 800116a:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	/*--------[ Configure The 2 Direction Control GPIO Pins ]-------*/

    if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOA || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOA)
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	4ab2      	ldr	r2, [pc, #712]	; (800143c <DC_MOTOR_Init+0x324>)
 8001172:	015b      	lsls	r3, r3, #5
 8001174:	4413      	add	r3, r2
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4ab1      	ldr	r2, [pc, #708]	; (8001440 <DC_MOTOR_Init+0x328>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d008      	beq.n	8001190 <DC_MOTOR_Init+0x78>
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	4aae      	ldr	r2, [pc, #696]	; (800143c <DC_MOTOR_Init+0x324>)
 8001182:	015b      	lsls	r3, r3, #5
 8001184:	4413      	add	r3, r2
 8001186:	3304      	adds	r3, #4
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4aad      	ldr	r2, [pc, #692]	; (8001440 <DC_MOTOR_Init+0x328>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d10c      	bne.n	80011aa <DC_MOTOR_Init+0x92>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001190:	4bac      	ldr	r3, [pc, #688]	; (8001444 <DC_MOTOR_Init+0x32c>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4aab      	ldr	r2, [pc, #684]	; (8001444 <DC_MOTOR_Init+0x32c>)
 8001196:	f043 0304 	orr.w	r3, r3, #4
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4ba9      	ldr	r3, [pc, #676]	; (8001444 <DC_MOTOR_Init+0x32c>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f003 0304 	and.w	r3, r3, #4
 80011a4:	617b      	str	r3, [r7, #20]
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	e058      	b.n	800125c <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOB || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOB)
 80011aa:	79fb      	ldrb	r3, [r7, #7]
 80011ac:	4aa3      	ldr	r2, [pc, #652]	; (800143c <DC_MOTOR_Init+0x324>)
 80011ae:	015b      	lsls	r3, r3, #5
 80011b0:	4413      	add	r3, r2
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4aa4      	ldr	r2, [pc, #656]	; (8001448 <DC_MOTOR_Init+0x330>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d008      	beq.n	80011cc <DC_MOTOR_Init+0xb4>
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4a9f      	ldr	r2, [pc, #636]	; (800143c <DC_MOTOR_Init+0x324>)
 80011be:	015b      	lsls	r3, r3, #5
 80011c0:	4413      	add	r3, r2
 80011c2:	3304      	adds	r3, #4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4aa0      	ldr	r2, [pc, #640]	; (8001448 <DC_MOTOR_Init+0x330>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d10c      	bne.n	80011e6 <DC_MOTOR_Init+0xce>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 80011cc:	4b9d      	ldr	r3, [pc, #628]	; (8001444 <DC_MOTOR_Init+0x32c>)
 80011ce:	699b      	ldr	r3, [r3, #24]
 80011d0:	4a9c      	ldr	r2, [pc, #624]	; (8001444 <DC_MOTOR_Init+0x32c>)
 80011d2:	f043 0308 	orr.w	r3, r3, #8
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	4b9a      	ldr	r3, [pc, #616]	; (8001444 <DC_MOTOR_Init+0x32c>)
 80011da:	699b      	ldr	r3, [r3, #24]
 80011dc:	f003 0308 	and.w	r3, r3, #8
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	e03a      	b.n	800125c <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOC || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOC)
 80011e6:	79fb      	ldrb	r3, [r7, #7]
 80011e8:	4a94      	ldr	r2, [pc, #592]	; (800143c <DC_MOTOR_Init+0x324>)
 80011ea:	015b      	lsls	r3, r3, #5
 80011ec:	4413      	add	r3, r2
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a96      	ldr	r2, [pc, #600]	; (800144c <DC_MOTOR_Init+0x334>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d008      	beq.n	8001208 <DC_MOTOR_Init+0xf0>
 80011f6:	79fb      	ldrb	r3, [r7, #7]
 80011f8:	4a90      	ldr	r2, [pc, #576]	; (800143c <DC_MOTOR_Init+0x324>)
 80011fa:	015b      	lsls	r3, r3, #5
 80011fc:	4413      	add	r3, r2
 80011fe:	3304      	adds	r3, #4
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a92      	ldr	r2, [pc, #584]	; (800144c <DC_MOTOR_Init+0x334>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d10c      	bne.n	8001222 <DC_MOTOR_Init+0x10a>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001208:	4b8e      	ldr	r3, [pc, #568]	; (8001444 <DC_MOTOR_Init+0x32c>)
 800120a:	699b      	ldr	r3, [r3, #24]
 800120c:	4a8d      	ldr	r2, [pc, #564]	; (8001444 <DC_MOTOR_Init+0x32c>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	6193      	str	r3, [r2, #24]
 8001214:	4b8b      	ldr	r3, [pc, #556]	; (8001444 <DC_MOTOR_Init+0x32c>)
 8001216:	699b      	ldr	r3, [r3, #24]
 8001218:	f003 0310 	and.w	r3, r3, #16
 800121c:	60fb      	str	r3, [r7, #12]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	e01c      	b.n	800125c <DC_MOTOR_Init+0x144>
    }
    else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOD || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOD)
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	4a85      	ldr	r2, [pc, #532]	; (800143c <DC_MOTOR_Init+0x324>)
 8001226:	015b      	lsls	r3, r3, #5
 8001228:	4413      	add	r3, r2
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a88      	ldr	r2, [pc, #544]	; (8001450 <DC_MOTOR_Init+0x338>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d008      	beq.n	8001244 <DC_MOTOR_Init+0x12c>
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	4a81      	ldr	r2, [pc, #516]	; (800143c <DC_MOTOR_Init+0x324>)
 8001236:	015b      	lsls	r3, r3, #5
 8001238:	4413      	add	r3, r2
 800123a:	3304      	adds	r3, #4
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a84      	ldr	r2, [pc, #528]	; (8001450 <DC_MOTOR_Init+0x338>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d10b      	bne.n	800125c <DC_MOTOR_Init+0x144>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001244:	4b7f      	ldr	r3, [pc, #508]	; (8001444 <DC_MOTOR_Init+0x32c>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a7e      	ldr	r2, [pc, #504]	; (8001444 <DC_MOTOR_Init+0x32c>)
 800124a:	f043 0320 	orr.w	r3, r3, #32
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b7c      	ldr	r3, [pc, #496]	; (8001444 <DC_MOTOR_Init+0x32c>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f003 0320 	and.w	r3, r3, #32
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]
    }
    /*else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO == GPIOE || DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO == GPIOE)
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
    }*/
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN;
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	4a77      	ldr	r2, [pc, #476]	; (800143c <DC_MOTOR_Init+0x324>)
 8001260:	015b      	lsls	r3, r3, #5
 8001262:	4413      	add	r3, r2
 8001264:	3308      	adds	r3, #8
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2302      	movs	r3, #2
 8001274:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, &GPIO_InitStruct);
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	4a70      	ldr	r2, [pc, #448]	; (800143c <DC_MOTOR_Init+0x324>)
 800127c:	015b      	lsls	r3, r3, #5
 800127e:	4413      	add	r3, r2
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8001286:	4611      	mov	r1, r2
 8001288:	4618      	mov	r0, r3
 800128a:	f002 f97d 	bl	8003588 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN;
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	4a6a      	ldr	r2, [pc, #424]	; (800143c <DC_MOTOR_Init+0x324>)
 8001292:	015b      	lsls	r3, r3, #5
 8001294:	4413      	add	r3, r2
 8001296:	330a      	adds	r3, #10
 8001298:	881b      	ldrh	r3, [r3, #0]
 800129a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800129e:	2301      	movs	r3, #1
 80012a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012a4:	2302      	movs	r3, #2
 80012a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	HAL_GPIO_Init(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, &GPIO_InitStruct);
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	4a63      	ldr	r2, [pc, #396]	; (800143c <DC_MOTOR_Init+0x324>)
 80012ae:	015b      	lsls	r3, r3, #5
 80012b0:	4413      	add	r3, r2
 80012b2:	3304      	adds	r3, #4
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80012ba:	4611      	mov	r1, r2
 80012bc:	4618      	mov	r0, r3
 80012be:	f002 f963 	bl	8003588 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 80012c2:	79fb      	ldrb	r3, [r7, #7]
 80012c4:	4a5d      	ldr	r2, [pc, #372]	; (800143c <DC_MOTOR_Init+0x324>)
 80012c6:	015b      	lsls	r3, r3, #5
 80012c8:	4413      	add	r3, r2
 80012ca:	6818      	ldr	r0, [r3, #0]
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4a5b      	ldr	r2, [pc, #364]	; (800143c <DC_MOTOR_Init+0x324>)
 80012d0:	015b      	lsls	r3, r3, #5
 80012d2:	4413      	add	r3, r2
 80012d4:	3308      	adds	r3, #8
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	2200      	movs	r2, #0
 80012da:	4619      	mov	r1, r3
 80012dc:	f002 fad8 	bl	8003890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	4a56      	ldr	r2, [pc, #344]	; (800143c <DC_MOTOR_Init+0x324>)
 80012e4:	015b      	lsls	r3, r3, #5
 80012e6:	4413      	add	r3, r2
 80012e8:	3304      	adds	r3, #4
 80012ea:	6818      	ldr	r0, [r3, #0]
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	4a53      	ldr	r2, [pc, #332]	; (800143c <DC_MOTOR_Init+0x324>)
 80012f0:	015b      	lsls	r3, r3, #5
 80012f2:	4413      	add	r3, r2
 80012f4:	330a      	adds	r3, #10
 80012f6:	881b      	ldrh	r3, [r3, #0]
 80012f8:	2200      	movs	r2, #0
 80012fa:	4619      	mov	r1, r3
 80012fc:	f002 fac8 	bl	8003890 <HAL_GPIO_WritePin>

	/*--------[ Calculate The PSC & ARR Values To Set PWM Resolution And Approx. The F_pwm ]-------*/

	/* Those Equations Sets The PWM Resolution & Approximates The F_pwm */
	ARR_Value = 1;
 8001300:	2301      	movs	r3, #1
 8001302:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8001306:	2300      	movs	r3, #0
 8001308:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 800130c:	e009      	b.n	8001322 <DC_MOTOR_Init+0x20a>
	{
		ARR_Value *= 2;
 800130e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	for(i=0; i<DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_RES_BITS; i++)
 8001318:	f897 30ab 	ldrb.w	r3, [r7, #171]	; 0xab
 800131c:	3301      	adds	r3, #1
 800131e:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4a45      	ldr	r2, [pc, #276]	; (800143c <DC_MOTOR_Init+0x324>)
 8001326:	015b      	lsls	r3, r3, #5
 8001328:	4413      	add	r3, r2
 800132a:	331c      	adds	r3, #28
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	f897 20ab 	ldrb.w	r2, [r7, #171]	; 0xab
 8001332:	429a      	cmp	r2, r3
 8001334:	d3eb      	bcc.n	800130e <DC_MOTOR_Init+0x1f6>
	}
	PSC_Value = (uint32_t) ((DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_CLK_MHz*1000000) / (ARR_Value*DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_FREQ_Hz));
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	4a40      	ldr	r2, [pc, #256]	; (800143c <DC_MOTOR_Init+0x324>)
 800133a:	015b      	lsls	r3, r3, #5
 800133c:	4413      	add	r3, r2
 800133e:	3314      	adds	r3, #20
 8001340:	881b      	ldrh	r3, [r3, #0]
 8001342:	461a      	mov	r2, r3
 8001344:	4b43      	ldr	r3, [pc, #268]	; (8001454 <DC_MOTOR_Init+0x33c>)
 8001346:	fb02 f303 	mul.w	r3, r2, r3
 800134a:	4619      	mov	r1, r3
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	4a3b      	ldr	r2, [pc, #236]	; (800143c <DC_MOTOR_Init+0x324>)
 8001350:	015b      	lsls	r3, r3, #5
 8001352:	4413      	add	r3, r2
 8001354:	3318      	adds	r3, #24
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	fbb1 f3f3 	udiv	r3, r1, r3
 8001364:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	PSC_Value--;
 8001368:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800136c:	3b01      	subs	r3, #1
 800136e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	ARR_Value -= 2;
 8001372:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001376:	3b02      	subs	r3, #2
 8001378:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

	/*--------[ Configure The DC Motor PWM Timer Channel ]-------*/

	htim.Instance = DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance;
 800137c:	79fb      	ldrb	r3, [r7, #7]
 800137e:	4a2f      	ldr	r2, [pc, #188]	; (800143c <DC_MOTOR_Init+0x324>)
 8001380:	015b      	lsls	r3, r3, #5
 8001382:	4413      	add	r3, r2
 8001384:	330c      	adds	r3, #12
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	61bb      	str	r3, [r7, #24]
	htim.Init.Prescaler = PSC_Value;
 800138a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800138e:	61fb      	str	r3, [r7, #28]
	htim.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
	htim.Init.Period = ARR_Value;
 8001394:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001398:	627b      	str	r3, [r7, #36]	; 0x24
	htim.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139a:	2300      	movs	r3, #0
 800139c:	62bb      	str	r3, [r7, #40]	; 0x28
	htim.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800139e:	2380      	movs	r3, #128	; 0x80
 80013a0:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIM_Base_Init(&htim);
 80013a2:	f107 0318 	add.w	r3, r7, #24
 80013a6:	4618      	mov	r0, r3
 80013a8:	f002 fea4 	bl	80040f4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	HAL_TIM_ConfigClockSource(&htim, &sClockSourceConfig);
 80013b4:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80013b8:	f107 0318 	add.w	r3, r7, #24
 80013bc:	4611      	mov	r1, r2
 80013be:	4618      	mov	r0, r3
 80013c0:	f003 fbec 	bl	8004b9c <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&htim);
 80013c4:	f107 0318 	add.w	r3, r7, #24
 80013c8:	4618      	mov	r0, r3
 80013ca:	f002 ff35 	bl	8004238 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013ce:	2300      	movs	r3, #0
 80013d0:	67fb      	str	r3, [r7, #124]	; 0x7c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	HAL_TIMEx_MasterConfigSynchronization(&htim, &sMasterConfig);
 80013d8:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 80013dc:	f107 0318 	add.w	r3, r7, #24
 80013e0:	4611      	mov	r1, r2
 80013e2:	4618      	mov	r0, r3
 80013e4:	f004 f8b0 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013e8:	2360      	movs	r3, #96	; 0x60
 80013ea:	663b      	str	r3, [r7, #96]	; 0x60
	sConfigOC.Pulse = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	667b      	str	r3, [r7, #100]	; 0x64
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013f0:	2300      	movs	r3, #0
 80013f2:	66bb      	str	r3, [r7, #104]	; 0x68
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	673b      	str	r3, [r7, #112]	; 0x70
	HAL_TIM_PWM_ConfigChannel(&htim, &sConfigOC, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	4a10      	ldr	r2, [pc, #64]	; (800143c <DC_MOTOR_Init+0x324>)
 80013fc:	015b      	lsls	r3, r3, #5
 80013fe:	4413      	add	r3, r2
 8001400:	3310      	adds	r3, #16
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8001408:	f107 0318 	add.w	r3, r7, #24
 800140c:	4618      	mov	r0, r3
 800140e:	f003 fb07 	bl	8004a20 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim);
 8001412:	f107 0318 	add.w	r3, r7, #24
 8001416:	4618      	mov	r0, r3
 8001418:	f001 fd9e 	bl	8002f58 <HAL_TIM_MspPostInit>

	/*--------[ Start The PWM Channel ]-------*/

	HAL_TIM_PWM_Start(&htim, DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH);
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	4a07      	ldr	r2, [pc, #28]	; (800143c <DC_MOTOR_Init+0x324>)
 8001420:	015b      	lsls	r3, r3, #5
 8001422:	4413      	add	r3, r2
 8001424:	3310      	adds	r3, #16
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	f107 0318 	add.w	r3, r7, #24
 800142c:	4611      	mov	r1, r2
 800142e:	4618      	mov	r0, r3
 8001430:	f002 ff5a 	bl	80042e8 <HAL_TIM_PWM_Start>
}
 8001434:	bf00      	nop
 8001436:	37b0      	adds	r7, #176	; 0xb0
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	08008e7c 	.word	0x08008e7c
 8001440:	40010800 	.word	0x40010800
 8001444:	40021000 	.word	0x40021000
 8001448:	40010c00 	.word	0x40010c00
 800144c:	40011000 	.word	0x40011000
 8001450:	40011400 	.word	0x40011400
 8001454:	000f4240 	.word	0x000f4240

08001458 <DC_MOTOR_Start>:

void DC_MOTOR_Start(uint8_t au8_MOTOR_Instance, uint8_t au8_DIR, uint16_t au16_SPEED)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
 8001462:	460b      	mov	r3, r1
 8001464:	71bb      	strb	r3, [r7, #6]
 8001466:	4613      	mov	r3, r2
 8001468:	80bb      	strh	r3, [r7, #4]
	/* Write To The 2 Direction Control Pins */
	if(au8_DIR == DIR_CW)
 800146a:	79bb      	ldrb	r3, [r7, #6]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d11f      	bne.n	80014b0 <DC_MOTOR_Start+0x58>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 1);
 8001470:	79fb      	ldrb	r3, [r7, #7]
 8001472:	4a40      	ldr	r2, [pc, #256]	; (8001574 <DC_MOTOR_Start+0x11c>)
 8001474:	015b      	lsls	r3, r3, #5
 8001476:	4413      	add	r3, r2
 8001478:	6818      	ldr	r0, [r3, #0]
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4a3d      	ldr	r2, [pc, #244]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800147e:	015b      	lsls	r3, r3, #5
 8001480:	4413      	add	r3, r2
 8001482:	3308      	adds	r3, #8
 8001484:	881b      	ldrh	r3, [r3, #0]
 8001486:	2201      	movs	r2, #1
 8001488:	4619      	mov	r1, r3
 800148a:	f002 fa01 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	4a38      	ldr	r2, [pc, #224]	; (8001574 <DC_MOTOR_Start+0x11c>)
 8001492:	015b      	lsls	r3, r3, #5
 8001494:	4413      	add	r3, r2
 8001496:	3304      	adds	r3, #4
 8001498:	6818      	ldr	r0, [r3, #0]
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	4a35      	ldr	r2, [pc, #212]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800149e:	015b      	lsls	r3, r3, #5
 80014a0:	4413      	add	r3, r2
 80014a2:	330a      	adds	r3, #10
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	2200      	movs	r2, #0
 80014a8:	4619      	mov	r1, r3
 80014aa:	f002 f9f1 	bl	8003890 <HAL_GPIO_WritePin>
 80014ae:	e021      	b.n	80014f4 <DC_MOTOR_Start+0x9c>
	}
	else if(au8_DIR == DIR_CCW)
 80014b0:	79bb      	ldrb	r3, [r7, #6]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d11e      	bne.n	80014f4 <DC_MOTOR_Start+0x9c>
	{
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	4a2e      	ldr	r2, [pc, #184]	; (8001574 <DC_MOTOR_Start+0x11c>)
 80014ba:	015b      	lsls	r3, r3, #5
 80014bc:	4413      	add	r3, r2
 80014be:	6818      	ldr	r0, [r3, #0]
 80014c0:	79fb      	ldrb	r3, [r7, #7]
 80014c2:	4a2c      	ldr	r2, [pc, #176]	; (8001574 <DC_MOTOR_Start+0x11c>)
 80014c4:	015b      	lsls	r3, r3, #5
 80014c6:	4413      	add	r3, r2
 80014c8:	3308      	adds	r3, #8
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	2200      	movs	r2, #0
 80014ce:	4619      	mov	r1, r3
 80014d0:	f002 f9de 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	4a27      	ldr	r2, [pc, #156]	; (8001574 <DC_MOTOR_Start+0x11c>)
 80014d8:	015b      	lsls	r3, r3, #5
 80014da:	4413      	add	r3, r2
 80014dc:	3304      	adds	r3, #4
 80014de:	6818      	ldr	r0, [r3, #0]
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	4a24      	ldr	r2, [pc, #144]	; (8001574 <DC_MOTOR_Start+0x11c>)
 80014e4:	015b      	lsls	r3, r3, #5
 80014e6:	4413      	add	r3, r2
 80014e8:	330a      	adds	r3, #10
 80014ea:	881b      	ldrh	r3, [r3, #0]
 80014ec:	2201      	movs	r2, #1
 80014ee:	4619      	mov	r1, r3
 80014f0:	f002 f9ce 	bl	8003890 <HAL_GPIO_WritePin>
	}

	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	4a1f      	ldr	r2, [pc, #124]	; (8001574 <DC_MOTOR_Start+0x11c>)
 80014f8:	015b      	lsls	r3, r3, #5
 80014fa:	4413      	add	r3, r2
 80014fc:	3310      	adds	r3, #16
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d108      	bne.n	8001516 <DC_MOTOR_Start+0xbe>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8001504:	79fb      	ldrb	r3, [r7, #7]
 8001506:	4a1b      	ldr	r2, [pc, #108]	; (8001574 <DC_MOTOR_Start+0x11c>)
 8001508:	015b      	lsls	r3, r3, #5
 800150a:	4413      	add	r3, r2
 800150c:	330c      	adds	r3, #12
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	88ba      	ldrh	r2, [r7, #4]
 8001512:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 8001514:	e029      	b.n	800156a <DC_MOTOR_Start+0x112>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	4a16      	ldr	r2, [pc, #88]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800151a:	015b      	lsls	r3, r3, #5
 800151c:	4413      	add	r3, r2
 800151e:	3310      	adds	r3, #16
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	2b04      	cmp	r3, #4
 8001524:	d108      	bne.n	8001538 <DC_MOTOR_Start+0xe0>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	4a12      	ldr	r2, [pc, #72]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800152a:	015b      	lsls	r3, r3, #5
 800152c:	4413      	add	r3, r2
 800152e:	330c      	adds	r3, #12
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	88ba      	ldrh	r2, [r7, #4]
 8001534:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001536:	e018      	b.n	800156a <DC_MOTOR_Start+0x112>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	4a0e      	ldr	r2, [pc, #56]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800153c:	015b      	lsls	r3, r3, #5
 800153e:	4413      	add	r3, r2
 8001540:	3310      	adds	r3, #16
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b08      	cmp	r3, #8
 8001546:	d108      	bne.n	800155a <DC_MOTOR_Start+0x102>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	4a0a      	ldr	r2, [pc, #40]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800154c:	015b      	lsls	r3, r3, #5
 800154e:	4413      	add	r3, r2
 8001550:	330c      	adds	r3, #12
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	88ba      	ldrh	r2, [r7, #4]
 8001556:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001558:	e007      	b.n	800156a <DC_MOTOR_Start+0x112>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	4a05      	ldr	r2, [pc, #20]	; (8001574 <DC_MOTOR_Start+0x11c>)
 800155e:	015b      	lsls	r3, r3, #5
 8001560:	4413      	add	r3, r2
 8001562:	330c      	adds	r3, #12
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	88ba      	ldrh	r2, [r7, #4]
 8001568:	641a      	str	r2, [r3, #64]	; 0x40
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	08008e7c 	.word	0x08008e7c

08001578 <DC_MOTOR_Set_Speed>:

void DC_MOTOR_Set_Speed(uint8_t au8_MOTOR_Instance, uint16_t au16_SPEED)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	460a      	mov	r2, r1
 8001582:	71fb      	strb	r3, [r7, #7]
 8001584:	4613      	mov	r3, r2
 8001586:	80bb      	strh	r3, [r7, #4]
	/* Write The Speed Value To The PWM CH DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	4a1f      	ldr	r2, [pc, #124]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 800158c:	015b      	lsls	r3, r3, #5
 800158e:	4413      	add	r3, r2
 8001590:	3310      	adds	r3, #16
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d108      	bne.n	80015aa <DC_MOTOR_Set_Speed+0x32>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = au16_SPEED;
 8001598:	79fb      	ldrb	r3, [r7, #7]
 800159a:	4a1b      	ldr	r2, [pc, #108]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 800159c:	015b      	lsls	r3, r3, #5
 800159e:	4413      	add	r3, r2
 80015a0:	330c      	adds	r3, #12
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	88ba      	ldrh	r2, [r7, #4]
 80015a6:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
	}
}
 80015a8:	e029      	b.n	80015fe <DC_MOTOR_Set_Speed+0x86>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	4a16      	ldr	r2, [pc, #88]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 80015ae:	015b      	lsls	r3, r3, #5
 80015b0:	4413      	add	r3, r2
 80015b2:	3310      	adds	r3, #16
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	d108      	bne.n	80015cc <DC_MOTOR_Set_Speed+0x54>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = au16_SPEED;
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4a12      	ldr	r2, [pc, #72]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 80015be:	015b      	lsls	r3, r3, #5
 80015c0:	4413      	add	r3, r2
 80015c2:	330c      	adds	r3, #12
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	88ba      	ldrh	r2, [r7, #4]
 80015c8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80015ca:	e018      	b.n	80015fe <DC_MOTOR_Set_Speed+0x86>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	4a0e      	ldr	r2, [pc, #56]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 80015d0:	015b      	lsls	r3, r3, #5
 80015d2:	4413      	add	r3, r2
 80015d4:	3310      	adds	r3, #16
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b08      	cmp	r3, #8
 80015da:	d108      	bne.n	80015ee <DC_MOTOR_Set_Speed+0x76>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = au16_SPEED;
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	4a0a      	ldr	r2, [pc, #40]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 80015e0:	015b      	lsls	r3, r3, #5
 80015e2:	4413      	add	r3, r2
 80015e4:	330c      	adds	r3, #12
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	88ba      	ldrh	r2, [r7, #4]
 80015ea:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80015ec:	e007      	b.n	80015fe <DC_MOTOR_Set_Speed+0x86>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = au16_SPEED;
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	4a05      	ldr	r2, [pc, #20]	; (8001608 <DC_MOTOR_Set_Speed+0x90>)
 80015f2:	015b      	lsls	r3, r3, #5
 80015f4:	4413      	add	r3, r2
 80015f6:	330c      	adds	r3, #12
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	88ba      	ldrh	r2, [r7, #4]
 80015fc:	641a      	str	r2, [r3, #64]	; 0x40
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr
 8001608:	08008e7c 	.word	0x08008e7c

0800160c <DC_MOTOR_Stop>:
		HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 1);
	}
}

void DC_MOTOR_Stop(uint8_t au8_MOTOR_Instance)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
	/* Write To The 2 Direction Control Pins */
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR1_PIN, 0);
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	4a2e      	ldr	r2, [pc, #184]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 800161a:	015b      	lsls	r3, r3, #5
 800161c:	4413      	add	r3, r2
 800161e:	6818      	ldr	r0, [r3, #0]
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4a2c      	ldr	r2, [pc, #176]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 8001624:	015b      	lsls	r3, r3, #5
 8001626:	4413      	add	r3, r2
 8001628:	3308      	adds	r3, #8
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	2200      	movs	r2, #0
 800162e:	4619      	mov	r1, r3
 8001630:	f002 f92e 	bl	8003890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_GPIO, DC_MOTOR_CfgParam[au8_MOTOR_Instance].DIR2_PIN, 0);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	4a27      	ldr	r2, [pc, #156]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 8001638:	015b      	lsls	r3, r3, #5
 800163a:	4413      	add	r3, r2
 800163c:	3304      	adds	r3, #4
 800163e:	6818      	ldr	r0, [r3, #0]
 8001640:	79fb      	ldrb	r3, [r7, #7]
 8001642:	4a24      	ldr	r2, [pc, #144]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 8001644:	015b      	lsls	r3, r3, #5
 8001646:	4413      	add	r3, r2
 8001648:	330a      	adds	r3, #10
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	2200      	movs	r2, #0
 800164e:	4619      	mov	r1, r3
 8001650:	f002 f91e 	bl	8003890 <HAL_GPIO_WritePin>

	/* Write ZERO To The PWM Ch DutyCycle Register */
	if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_1)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	4a1f      	ldr	r2, [pc, #124]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 8001658:	015b      	lsls	r3, r3, #5
 800165a:	4413      	add	r3, r2
 800165c:	3310      	adds	r3, #16
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d108      	bne.n	8001676 <DC_MOTOR_Stop+0x6a>
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR1 = 0;
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	4a1b      	ldr	r2, [pc, #108]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 8001668:	015b      	lsls	r3, r3, #5
 800166a:	4413      	add	r3, r2
 800166c:	330c      	adds	r3, #12
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2200      	movs	r2, #0
 8001672:	635a      	str	r2, [r3, #52]	; 0x34
	}
	else
	{
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = 0;
	}
}
 8001674:	e029      	b.n	80016ca <DC_MOTOR_Stop+0xbe>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_2)
 8001676:	79fb      	ldrb	r3, [r7, #7]
 8001678:	4a16      	ldr	r2, [pc, #88]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 800167a:	015b      	lsls	r3, r3, #5
 800167c:	4413      	add	r3, r2
 800167e:	3310      	adds	r3, #16
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2b04      	cmp	r3, #4
 8001684:	d108      	bne.n	8001698 <DC_MOTOR_Stop+0x8c>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR2 = 0;
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	4a12      	ldr	r2, [pc, #72]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 800168a:	015b      	lsls	r3, r3, #5
 800168c:	4413      	add	r3, r2
 800168e:	330c      	adds	r3, #12
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2200      	movs	r2, #0
 8001694:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001696:	e018      	b.n	80016ca <DC_MOTOR_Stop+0xbe>
	else if(DC_MOTOR_CfgParam[au8_MOTOR_Instance].PWM_TIM_CH == TIM_CHANNEL_3)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	4a0e      	ldr	r2, [pc, #56]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 800169c:	015b      	lsls	r3, r3, #5
 800169e:	4413      	add	r3, r2
 80016a0:	3310      	adds	r3, #16
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2b08      	cmp	r3, #8
 80016a6:	d108      	bne.n	80016ba <DC_MOTOR_Stop+0xae>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR3 = 0;
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	4a0a      	ldr	r2, [pc, #40]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 80016ac:	015b      	lsls	r3, r3, #5
 80016ae:	4413      	add	r3, r2
 80016b0:	330c      	adds	r3, #12
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2200      	movs	r2, #0
 80016b6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80016b8:	e007      	b.n	80016ca <DC_MOTOR_Stop+0xbe>
		DC_MOTOR_CfgParam[au8_MOTOR_Instance].TIM_Instance->CCR4 = 0;
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	4a05      	ldr	r2, [pc, #20]	; (80016d4 <DC_MOTOR_Stop+0xc8>)
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	4413      	add	r3, r2
 80016c2:	330c      	adds	r3, #12
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2200      	movs	r2, #0
 80016c8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80016ca:	bf00      	nop
 80016cc:	3708      	adds	r7, #8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	08008e7c 	.word	0x08008e7c

080016d8 <HCSR04_Init>:
static HCSR04_info gs_HCSR04_info[HCSR04_UNITS] = {0};



void HCSR04_Init(uint8_t au8_HCSR04_Instance, TIM_HandleTypeDef* TMR_Handle)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b094      	sub	sp, #80	; 0x50
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	6039      	str	r1, [r7, #0]
 80016e2:	71fb      	strb	r3, [r7, #7]
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 80016e4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016e8:	2200      	movs	r2, #0
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	605a      	str	r2, [r3, #4]
 80016ee:	609a      	str	r2, [r3, #8]
 80016f0:	60da      	str	r2, [r3, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016f6:	2200      	movs	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
 80016fa:	605a      	str	r2, [r3, #4]
 80016fc:	609a      	str	r2, [r3, #8]
 80016fe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001700:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = {0};
 800170a:	f107 0318 	add.w	r3, r7, #24
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
 8001712:	605a      	str	r2, [r3, #4]
 8001714:	609a      	str	r2, [r3, #8]
 8001716:	60da      	str	r2, [r3, #12]

	/*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOA)
 8001718:	79fa      	ldrb	r2, [r7, #7]
 800171a:	4987      	ldr	r1, [pc, #540]	; (8001938 <HCSR04_Init+0x260>)
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	440b      	add	r3, r1
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a84      	ldr	r2, [pc, #528]	; (800193c <HCSR04_Init+0x264>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d10c      	bne.n	8001748 <HCSR04_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 800172e:	4b84      	ldr	r3, [pc, #528]	; (8001940 <HCSR04_Init+0x268>)
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	4a83      	ldr	r2, [pc, #524]	; (8001940 <HCSR04_Init+0x268>)
 8001734:	f043 0304 	orr.w	r3, r3, #4
 8001738:	6193      	str	r3, [r2, #24]
 800173a:	4b81      	ldr	r3, [pc, #516]	; (8001940 <HCSR04_Init+0x268>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	f003 0304 	and.w	r3, r3, #4
 8001742:	617b      	str	r3, [r7, #20]
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	e046      	b.n	80017d6 <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOB)
 8001748:	79fa      	ldrb	r2, [r7, #7]
 800174a:	497b      	ldr	r1, [pc, #492]	; (8001938 <HCSR04_Init+0x260>)
 800174c:	4613      	mov	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a7a      	ldr	r2, [pc, #488]	; (8001944 <HCSR04_Init+0x26c>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d10c      	bne.n	8001778 <HCSR04_Init+0xa0>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 800175e:	4b78      	ldr	r3, [pc, #480]	; (8001940 <HCSR04_Init+0x268>)
 8001760:	699b      	ldr	r3, [r3, #24]
 8001762:	4a77      	ldr	r2, [pc, #476]	; (8001940 <HCSR04_Init+0x268>)
 8001764:	f043 0308 	orr.w	r3, r3, #8
 8001768:	6193      	str	r3, [r2, #24]
 800176a:	4b75      	ldr	r3, [pc, #468]	; (8001940 <HCSR04_Init+0x268>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	f003 0308 	and.w	r3, r3, #8
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]
 8001776:	e02e      	b.n	80017d6 <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOC)
 8001778:	79fa      	ldrb	r2, [r7, #7]
 800177a:	496f      	ldr	r1, [pc, #444]	; (8001938 <HCSR04_Init+0x260>)
 800177c:	4613      	mov	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	4413      	add	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	440b      	add	r3, r1
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4a6f      	ldr	r2, [pc, #444]	; (8001948 <HCSR04_Init+0x270>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d10c      	bne.n	80017a8 <HCSR04_Init+0xd0>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800178e:	4b6c      	ldr	r3, [pc, #432]	; (8001940 <HCSR04_Init+0x268>)
 8001790:	699b      	ldr	r3, [r3, #24]
 8001792:	4a6b      	ldr	r2, [pc, #428]	; (8001940 <HCSR04_Init+0x268>)
 8001794:	f043 0310 	orr.w	r3, r3, #16
 8001798:	6193      	str	r3, [r2, #24]
 800179a:	4b69      	ldr	r3, [pc, #420]	; (8001940 <HCSR04_Init+0x268>)
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	f003 0310 	and.w	r3, r3, #16
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	e016      	b.n	80017d6 <HCSR04_Init+0xfe>
    }
    else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOD)
 80017a8:	79fa      	ldrb	r2, [r7, #7]
 80017aa:	4963      	ldr	r1, [pc, #396]	; (8001938 <HCSR04_Init+0x260>)
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a64      	ldr	r2, [pc, #400]	; (800194c <HCSR04_Init+0x274>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d10b      	bne.n	80017d6 <HCSR04_Init+0xfe>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 80017be:	4b60      	ldr	r3, [pc, #384]	; (8001940 <HCSR04_Init+0x268>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	4a5f      	ldr	r2, [pc, #380]	; (8001940 <HCSR04_Init+0x268>)
 80017c4:	f043 0320 	orr.w	r3, r3, #32
 80017c8:	6193      	str	r3, [r2, #24]
 80017ca:	4b5d      	ldr	r3, [pc, #372]	; (8001940 <HCSR04_Init+0x268>)
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	f003 0320 	and.w	r3, r3, #32
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]
    }
    /*else if(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO == GPIOE)
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
    }*/
    TRIG_GPIO_InitStruct.Pin = HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN;
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	4957      	ldr	r1, [pc, #348]	; (8001938 <HCSR04_Init+0x260>)
 80017da:	4613      	mov	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	440b      	add	r3, r1
 80017e4:	3304      	adds	r3, #4
 80017e6:	881b      	ldrh	r3, [r3, #0]
 80017e8:	643b      	str	r3, [r7, #64]	; 0x40
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ea:	2301      	movs	r3, #1
 80017ec:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2302      	movs	r3, #2
 80017f4:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_GPIO_Init(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, &TRIG_GPIO_InitStruct);
 80017f6:	79fa      	ldrb	r2, [r7, #7]
 80017f8:	494f      	ldr	r1, [pc, #316]	; (8001938 <HCSR04_Init+0x260>)
 80017fa:	4613      	mov	r3, r2
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	4413      	add	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	440b      	add	r3, r1
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800180a:	4611      	mov	r1, r2
 800180c:	4618      	mov	r0, r3
 800180e:	f001 febb 	bl	8003588 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->PSC;
 8001812:	79fa      	ldrb	r2, [r7, #7]
 8001814:	4948      	ldr	r1, [pc, #288]	; (8001938 <HCSR04_Init+0x260>)
 8001816:	4613      	mov	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4413      	add	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	440b      	add	r3, r1
 8001820:	3308      	adds	r3, #8
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	79fa      	ldrb	r2, [r7, #7]
 8001826:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001828:	4849      	ldr	r0, [pc, #292]	; (8001950 <HCSR04_Init+0x278>)
 800182a:	4613      	mov	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	4413      	add	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4403      	add	r3, r0
 8001834:	3304      	adds	r3, #4
 8001836:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance->ARR;
 8001838:	79fa      	ldrb	r2, [r7, #7]
 800183a:	493f      	ldr	r1, [pc, #252]	; (8001938 <HCSR04_Init+0x260>)
 800183c:	4613      	mov	r3, r2
 800183e:	009b      	lsls	r3, r3, #2
 8001840:	4413      	add	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	440b      	add	r3, r1
 8001846:	3308      	adds	r3, #8
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	79fa      	ldrb	r2, [r7, #7]
 800184c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800184e:	4840      	ldr	r0, [pc, #256]	; (8001950 <HCSR04_Init+0x278>)
 8001850:	4613      	mov	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	4413      	add	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	4403      	add	r3, r0
 800185a:	3308      	adds	r3, #8
 800185c:	6019      	str	r1, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].TMR_OVC = 0;
 800185e:	79fa      	ldrb	r2, [r7, #7]
 8001860:	493b      	ldr	r1, [pc, #236]	; (8001950 <HCSR04_Init+0x278>)
 8001862:	4613      	mov	r3, r2
 8001864:	00db      	lsls	r3, r3, #3
 8001866:	4413      	add	r3, r2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	440b      	add	r3, r1
 800186c:	3302      	adds	r3, #2
 800186e:	2200      	movs	r2, #0
 8001870:	801a      	strh	r2, [r3, #0]
	gs_HCSR04_info[au8_HCSR04_Instance].HTIM = TMR_Handle;
 8001872:	79fa      	ldrb	r2, [r7, #7]
 8001874:	4936      	ldr	r1, [pc, #216]	; (8001950 <HCSR04_Init+0x278>)
 8001876:	4613      	mov	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	4413      	add	r3, r2
 800187c:	009b      	lsls	r3, r3, #2
 800187e:	440b      	add	r3, r1
 8001880:	331c      	adds	r3, #28
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	601a      	str	r2, [r3, #0]
	if(gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR == 0)
 8001886:	79fa      	ldrb	r2, [r7, #7]
 8001888:	4931      	ldr	r1, [pc, #196]	; (8001950 <HCSR04_Init+0x278>)
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	4413      	add	r3, r2
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	440b      	add	r3, r1
 8001894:	3308      	adds	r3, #8
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d10a      	bne.n	80018b2 <HCSR04_Init+0x1da>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR = 65535;
 800189c:	79fa      	ldrb	r2, [r7, #7]
 800189e:	492c      	ldr	r1, [pc, #176]	; (8001950 <HCSR04_Init+0x278>)
 80018a0:	4613      	mov	r3, r2
 80018a2:	00db      	lsls	r3, r3, #3
 80018a4:	4413      	add	r3, r2
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	440b      	add	r3, r1
 80018aa:	3308      	adds	r3, #8
 80018ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b0:	601a      	str	r2, [r3, #0]
	}
	if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_1)
 80018b2:	79fa      	ldrb	r2, [r7, #7]
 80018b4:	4920      	ldr	r1, [pc, #128]	; (8001938 <HCSR04_Init+0x260>)
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	440b      	add	r3, r1
 80018c0:	330c      	adds	r3, #12
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d10a      	bne.n	80018de <HCSR04_Init+0x206>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 80018c8:	79fa      	ldrb	r2, [r7, #7]
 80018ca:	4921      	ldr	r1, [pc, #132]	; (8001950 <HCSR04_Init+0x278>)
 80018cc:	4613      	mov	r3, r2
 80018ce:	00db      	lsls	r3, r3, #3
 80018d0:	4413      	add	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	440b      	add	r3, r1
 80018d6:	3320      	adds	r3, #32
 80018d8:	2201      	movs	r2, #1
 80018da:	701a      	strb	r2, [r3, #0]
 80018dc:	e04f      	b.n	800197e <HCSR04_Init+0x2a6>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_2)
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	4915      	ldr	r1, [pc, #84]	; (8001938 <HCSR04_Init+0x260>)
 80018e2:	4613      	mov	r3, r2
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	4413      	add	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	440b      	add	r3, r1
 80018ec:	330c      	adds	r3, #12
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	d10a      	bne.n	800190a <HCSR04_Init+0x232>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 80018f4:	79fa      	ldrb	r2, [r7, #7]
 80018f6:	4916      	ldr	r1, [pc, #88]	; (8001950 <HCSR04_Init+0x278>)
 80018f8:	4613      	mov	r3, r2
 80018fa:	00db      	lsls	r3, r3, #3
 80018fc:	4413      	add	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	440b      	add	r3, r1
 8001902:	3320      	adds	r3, #32
 8001904:	2202      	movs	r2, #2
 8001906:	701a      	strb	r2, [r3, #0]
 8001908:	e039      	b.n	800197e <HCSR04_Init+0x2a6>
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_3)
 800190a:	79fa      	ldrb	r2, [r7, #7]
 800190c:	490a      	ldr	r1, [pc, #40]	; (8001938 <HCSR04_Init+0x260>)
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	330c      	adds	r3, #12
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2b08      	cmp	r3, #8
 800191e:	d119      	bne.n	8001954 <HCSR04_Init+0x27c>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8001920:	79fa      	ldrb	r2, [r7, #7]
 8001922:	490b      	ldr	r1, [pc, #44]	; (8001950 <HCSR04_Init+0x278>)
 8001924:	4613      	mov	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	4413      	add	r3, r2
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	3320      	adds	r3, #32
 8001930:	2204      	movs	r2, #4
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	e023      	b.n	800197e <HCSR04_Init+0x2a6>
 8001936:	bf00      	nop
 8001938:	08008ebc 	.word	0x08008ebc
 800193c:	40010800 	.word	0x40010800
 8001940:	40021000 	.word	0x40021000
 8001944:	40010c00 	.word	0x40010c00
 8001948:	40011000 	.word	0x40011000
 800194c:	40011400 	.word	0x40011400
 8001950:	200001f4 	.word	0x200001f4
	}
	else if(HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH == TIM_CHANNEL_4)
 8001954:	79fa      	ldrb	r2, [r7, #7]
 8001956:	4941      	ldr	r1, [pc, #260]	; (8001a5c <HCSR04_Init+0x384>)
 8001958:	4613      	mov	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4413      	add	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	440b      	add	r3, r1
 8001962:	330c      	adds	r3, #12
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2b0c      	cmp	r3, #12
 8001968:	d109      	bne.n	800197e <HCSR04_Init+0x2a6>
	{
		gs_HCSR04_info[au8_HCSR04_Instance].ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 800196a:	79fa      	ldrb	r2, [r7, #7]
 800196c:	493c      	ldr	r1, [pc, #240]	; (8001a60 <HCSR04_Init+0x388>)
 800196e:	4613      	mov	r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	4413      	add	r3, r2
 8001974:	009b      	lsls	r3, r3, #2
 8001976:	440b      	add	r3, r1
 8001978:	3320      	adds	r3, #32
 800197a:	2208      	movs	r2, #8
 800197c:	701a      	strb	r2, [r3, #0]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/

	TMR_Handle->Instance = HCSR04_CfgParam[au8_HCSR04_Instance].TIM_Instance;
 800197e:	79fa      	ldrb	r2, [r7, #7]
 8001980:	4936      	ldr	r1, [pc, #216]	; (8001a5c <HCSR04_Init+0x384>)
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	009b      	lsls	r3, r3, #2
 800198a:	440b      	add	r3, r1
 800198c:	3308      	adds	r3, #8
 800198e:	681a      	ldr	r2, [r3, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	601a      	str	r2, [r3, #0]
	TMR_Handle->Init.Prescaler = gs_HCSR04_info[au8_HCSR04_Instance].TMR_PSC;
 8001994:	79fa      	ldrb	r2, [r7, #7]
 8001996:	4932      	ldr	r1, [pc, #200]	; (8001a60 <HCSR04_Init+0x388>)
 8001998:	4613      	mov	r3, r2
 800199a:	00db      	lsls	r3, r3, #3
 800199c:	4413      	add	r3, r2
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	440b      	add	r3, r1
 80019a2:	3304      	adds	r3, #4
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	605a      	str	r2, [r3, #4]
	TMR_Handle->Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
	TMR_Handle->Init.Period = gs_HCSR04_info[au8_HCSR04_Instance].TMR_ARR;
 80019b0:	79fa      	ldrb	r2, [r7, #7]
 80019b2:	492b      	ldr	r1, [pc, #172]	; (8001a60 <HCSR04_Init+0x388>)
 80019b4:	4613      	mov	r3, r2
 80019b6:	00db      	lsls	r3, r3, #3
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	3308      	adds	r3, #8
 80019c0:	681a      	ldr	r2, [r3, #0]
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	60da      	str	r2, [r3, #12]
	TMR_Handle->Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	2200      	movs	r2, #0
 80019ca:	611a      	str	r2, [r3, #16]
	TMR_Handle->Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	2280      	movs	r2, #128	; 0x80
 80019d0:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(TMR_Handle);
 80019d2:	6838      	ldr	r0, [r7, #0]
 80019d4:	f002 fb8e 	bl	80040f4 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019dc:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIM_ConfigClockSource(TMR_Handle, &sClockSourceConfig);
 80019de:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019e2:	4619      	mov	r1, r3
 80019e4:	6838      	ldr	r0, [r7, #0]
 80019e6:	f003 f8d9 	bl	8004b9c <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(TMR_Handle);
 80019ea:	6838      	ldr	r0, [r7, #0]
 80019ec:	f002 fd1e 	bl	800442c <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_TIMEx_MasterConfigSynchronization(TMR_Handle, &sMasterConfig);
 80019f8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019fc:	4619      	mov	r1, r3
 80019fe:	6838      	ldr	r0, [r7, #0]
 8001a00:	f003 fda2 	bl	8005548 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0;
 8001a10:	2300      	movs	r3, #0
 8001a12:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(TMR_Handle, &sConfigIC, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 8001a14:	79fa      	ldrb	r2, [r7, #7]
 8001a16:	4911      	ldr	r1, [pc, #68]	; (8001a5c <HCSR04_Init+0x384>)
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	009b      	lsls	r3, r3, #2
 8001a20:	440b      	add	r3, r1
 8001a22:	330c      	adds	r3, #12
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	f107 0318 	add.w	r3, r7, #24
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	6838      	ldr	r0, [r7, #0]
 8001a2e:	f002 ff63 	bl	80048f8 <HAL_TIM_IC_ConfigChannel>

	/*--------[ Start The ICU Channel ]-------*/

	HAL_TIM_Base_Start_IT(TMR_Handle);
 8001a32:	6838      	ldr	r0, [r7, #0]
 8001a34:	f002 fbae 	bl	8004194 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(TMR_Handle, HCSR04_CfgParam[au8_HCSR04_Instance].IC_TIM_CH);
 8001a38:	79fa      	ldrb	r2, [r7, #7]
 8001a3a:	4908      	ldr	r1, [pc, #32]	; (8001a5c <HCSR04_Init+0x384>)
 8001a3c:	4613      	mov	r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4413      	add	r3, r2
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	440b      	add	r3, r1
 8001a46:	330c      	adds	r3, #12
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	6838      	ldr	r0, [r7, #0]
 8001a4e:	f002 fd45 	bl	80044dc <HAL_TIM_IC_Start_IT>
}
 8001a52:	bf00      	nop
 8001a54:	3750      	adds	r7, #80	; 0x50
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	08008ebc 	.word	0x08008ebc
 8001a60:	200001f4 	.word	0x200001f4

08001a64 <HCSR04_TMR_OVF_ISR>:


void HCSR04_TMR_OVF_ISR(TIM_HandleTypeDef* htim)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b085      	sub	sp, #20
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	73fb      	strb	r3, [r7, #15]
	for(i=0; i<HCSR04_UNITS; i++)
 8001a70:	2300      	movs	r3, #0
 8001a72:	73fb      	strb	r3, [r7, #15]
 8001a74:	e023      	b.n	8001abe <HCSR04_TMR_OVF_ISR+0x5a>
	{
		if(htim->Instance == HCSR04_CfgParam[i].TIM_Instance)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6819      	ldr	r1, [r3, #0]
 8001a7a:	7bfa      	ldrb	r2, [r7, #15]
 8001a7c:	4814      	ldr	r0, [pc, #80]	; (8001ad0 <HCSR04_TMR_OVF_ISR+0x6c>)
 8001a7e:	4613      	mov	r3, r2
 8001a80:	009b      	lsls	r3, r3, #2
 8001a82:	4413      	add	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4403      	add	r3, r0
 8001a88:	3308      	adds	r3, #8
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4299      	cmp	r1, r3
 8001a8e:	d113      	bne.n	8001ab8 <HCSR04_TMR_OVF_ISR+0x54>
		{
			gs_HCSR04_info[i].TMR_OVC++;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	4910      	ldr	r1, [pc, #64]	; (8001ad4 <HCSR04_TMR_OVF_ISR+0x70>)
 8001a94:	4613      	mov	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	4413      	add	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	3302      	adds	r3, #2
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	b298      	uxth	r0, r3
 8001aa6:	490b      	ldr	r1, [pc, #44]	; (8001ad4 <HCSR04_TMR_OVF_ISR+0x70>)
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	00db      	lsls	r3, r3, #3
 8001aac:	4413      	add	r3, r2
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	440b      	add	r3, r1
 8001ab2:	3302      	adds	r3, #2
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	801a      	strh	r2, [r3, #0]
	for(i=0; i<HCSR04_UNITS; i++)
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	3301      	adds	r3, #1
 8001abc:	73fb      	strb	r3, [r7, #15]
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	2b04      	cmp	r3, #4
 8001ac2:	d9d8      	bls.n	8001a76 <HCSR04_TMR_OVF_ISR+0x12>
		}
	}
}
 8001ac4:	bf00      	nop
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	08008ebc 	.word	0x08008ebc
 8001ad4:	200001f4 	.word	0x200001f4

08001ad8 <HCSR04_TMR_IC_ISR>:


void HCSR04_TMR_IC_ISR(TIM_HandleTypeDef* htim)
{
 8001ad8:	b5b0      	push	{r4, r5, r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	uint8_t i = 0;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	73fb      	strb	r3, [r7, #15]
	uint32_t PS = 0;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60bb      	str	r3, [r7, #8]
	for(i=0; i<HCSR04_UNITS; i++)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	73fb      	strb	r3, [r7, #15]
 8001aec:	e22a      	b.n	8001f44 <HCSR04_TMR_IC_ISR+0x46c>
	{
		if((htim->Instance == HCSR04_CfgParam[i].TIM_Instance) && (htim->Channel == gs_HCSR04_info[i].ACTIV_CH))
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6819      	ldr	r1, [r3, #0]
 8001af2:	7bfa      	ldrb	r2, [r7, #15]
 8001af4:	486b      	ldr	r0, [pc, #428]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001af6:	4613      	mov	r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	4403      	add	r3, r0
 8001b00:	3308      	adds	r3, #8
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4299      	cmp	r1, r3
 8001b06:	f040 821a 	bne.w	8001f3e <HCSR04_TMR_IC_ISR+0x466>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	7f19      	ldrb	r1, [r3, #28]
 8001b0e:	7bfa      	ldrb	r2, [r7, #15]
 8001b10:	4865      	ldr	r0, [pc, #404]	; (8001ca8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001b12:	4613      	mov	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	4413      	add	r3, r2
 8001b18:	009b      	lsls	r3, r3, #2
 8001b1a:	4403      	add	r3, r0
 8001b1c:	3320      	adds	r3, #32
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	4299      	cmp	r1, r3
 8001b22:	f040 820c 	bne.w	8001f3e <HCSR04_TMR_IC_ISR+0x466>
		{
			if (gs_HCSR04_info[i].EDGE_STATE == 0)
 8001b26:	7bfa      	ldrb	r2, [r7, #15]
 8001b28:	495f      	ldr	r1, [pc, #380]	; (8001ca8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001b2a:	4613      	mov	r3, r2
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	4413      	add	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	440b      	add	r3, r1
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f040 80b8 	bne.w	8001cac <HCSR04_TMR_IC_ISR+0x1d4>
			{
				// Capture T1 & Reverse The ICU Edge Polarity
				gs_HCSR04_info[i].T1 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8001b3c:	7bfa      	ldrb	r2, [r7, #15]
 8001b3e:	4959      	ldr	r1, [pc, #356]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001b40:	4613      	mov	r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	4413      	add	r3, r2
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	440b      	add	r3, r1
 8001b4a:	330c      	adds	r3, #12
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	7bfc      	ldrb	r4, [r7, #15]
 8001b50:	4619      	mov	r1, r3
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f003 f8e6 	bl	8004d24 <HAL_TIM_ReadCapturedValue>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	4953      	ldr	r1, [pc, #332]	; (8001ca8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001b5c:	4623      	mov	r3, r4
 8001b5e:	00db      	lsls	r3, r3, #3
 8001b60:	4423      	add	r3, r4
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	440b      	add	r3, r1
 8001b66:	330c      	adds	r3, #12
 8001b68:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 1;
 8001b6a:	7bfa      	ldrb	r2, [r7, #15]
 8001b6c:	494e      	ldr	r1, [pc, #312]	; (8001ca8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001b6e:	4613      	mov	r3, r2
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4413      	add	r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	2201      	movs	r2, #1
 8001b7a:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001b7c:	7bfa      	ldrb	r2, [r7, #15]
 8001b7e:	4949      	ldr	r1, [pc, #292]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	330c      	adds	r3, #12
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d108      	bne.n	8001ba4 <HCSR04_TMR_IC_ISR+0xcc>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	6a1a      	ldr	r2, [r3, #32]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 020a 	bic.w	r2, r2, #10
 8001ba0:	621a      	str	r2, [r3, #32]
 8001ba2:	e02f      	b.n	8001c04 <HCSR04_TMR_IC_ISR+0x12c>
 8001ba4:	7bfa      	ldrb	r2, [r7, #15]
 8001ba6:	493f      	ldr	r1, [pc, #252]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001ba8:	4613      	mov	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	4413      	add	r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	440b      	add	r3, r1
 8001bb2:	330c      	adds	r3, #12
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2b04      	cmp	r3, #4
 8001bb8:	d108      	bne.n	8001bcc <HCSR04_TMR_IC_ISR+0xf4>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6a1b      	ldr	r3, [r3, #32]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	6812      	ldr	r2, [r2, #0]
 8001bc4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001bc8:	6213      	str	r3, [r2, #32]
 8001bca:	e01b      	b.n	8001c04 <HCSR04_TMR_IC_ISR+0x12c>
 8001bcc:	7bfa      	ldrb	r2, [r7, #15]
 8001bce:	4935      	ldr	r1, [pc, #212]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	4413      	add	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	440b      	add	r3, r1
 8001bda:	330c      	adds	r3, #12
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d108      	bne.n	8001bf4 <HCSR04_TMR_IC_ISR+0x11c>
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	6a1b      	ldr	r3, [r3, #32]
 8001be8:	687a      	ldr	r2, [r7, #4]
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001bf0:	6213      	str	r3, [r2, #32]
 8001bf2:	e007      	b.n	8001c04 <HCSR04_TMR_IC_ISR+0x12c>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	6a1b      	ldr	r3, [r3, #32]
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6812      	ldr	r2, [r2, #0]
 8001bfe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001c02:	6213      	str	r3, [r2, #32]
 8001c04:	7bfa      	ldrb	r2, [r7, #15]
 8001c06:	4927      	ldr	r1, [pc, #156]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001c08:	4613      	mov	r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	4413      	add	r3, r2
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	440b      	add	r3, r1
 8001c12:	330c      	adds	r3, #12
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d108      	bne.n	8001c2c <HCSR04_TMR_IC_ISR+0x154>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	6a1a      	ldr	r2, [r3, #32]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f042 0202 	orr.w	r2, r2, #2
 8001c28:	621a      	str	r2, [r3, #32]
 8001c2a:	e02f      	b.n	8001c8c <HCSR04_TMR_IC_ISR+0x1b4>
 8001c2c:	7bfa      	ldrb	r2, [r7, #15]
 8001c2e:	491d      	ldr	r1, [pc, #116]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001c30:	4613      	mov	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	330c      	adds	r3, #12
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	2b04      	cmp	r3, #4
 8001c40:	d108      	bne.n	8001c54 <HCSR04_TMR_IC_ISR+0x17c>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	f043 0320 	orr.w	r3, r3, #32
 8001c50:	6213      	str	r3, [r2, #32]
 8001c52:	e01b      	b.n	8001c8c <HCSR04_TMR_IC_ISR+0x1b4>
 8001c54:	7bfa      	ldrb	r2, [r7, #15]
 8001c56:	4913      	ldr	r1, [pc, #76]	; (8001ca4 <HCSR04_TMR_IC_ISR+0x1cc>)
 8001c58:	4613      	mov	r3, r2
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	330c      	adds	r3, #12
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2b08      	cmp	r3, #8
 8001c68:	d108      	bne.n	8001c7c <HCSR04_TMR_IC_ISR+0x1a4>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	6a1b      	ldr	r3, [r3, #32]
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6812      	ldr	r2, [r2, #0]
 8001c74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c78:	6213      	str	r3, [r2, #32]
 8001c7a:	e007      	b.n	8001c8c <HCSR04_TMR_IC_ISR+0x1b4>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	6812      	ldr	r2, [r2, #0]
 8001c86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c8a:	6213      	str	r3, [r2, #32]
				gs_HCSR04_info[i].TMR_OVC = 0;
 8001c8c:	7bfa      	ldrb	r2, [r7, #15]
 8001c8e:	4906      	ldr	r1, [pc, #24]	; (8001ca8 <HCSR04_TMR_IC_ISR+0x1d0>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4413      	add	r3, r2
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	440b      	add	r3, r1
 8001c9a:	3302      	adds	r3, #2
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	801a      	strh	r2, [r3, #0]
 8001ca0:	e14d      	b.n	8001f3e <HCSR04_TMR_IC_ISR+0x466>
 8001ca2:	bf00      	nop
 8001ca4:	08008ebc 	.word	0x08008ebc
 8001ca8:	200001f4 	.word	0x200001f4
			}
			else if (gs_HCSR04_info[i].EDGE_STATE == 1)
 8001cac:	7bfa      	ldrb	r2, [r7, #15]
 8001cae:	49ac      	ldr	r1, [pc, #688]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	4413      	add	r3, r2
 8001cb6:	009b      	lsls	r3, r3, #2
 8001cb8:	440b      	add	r3, r1
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	f040 813e 	bne.w	8001f3e <HCSR04_TMR_IC_ISR+0x466>
			{
				// Read The Current ARR & Prescaler Values For The Timer
				PS = HCSR04_CfgParam[i].TIM_Instance->PSC;
 8001cc2:	7bfa      	ldrb	r2, [r7, #15]
 8001cc4:	49a7      	ldr	r1, [pc, #668]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4413      	add	r3, r2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	440b      	add	r3, r1
 8001cd0:	3308      	adds	r3, #8
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd6:	60bb      	str	r3, [r7, #8]
				gs_HCSR04_info[i].TMR_ARR = HCSR04_CfgParam[i].TIM_Instance->ARR;
 8001cd8:	7bfa      	ldrb	r2, [r7, #15]
 8001cda:	49a2      	ldr	r1, [pc, #648]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001cdc:	4613      	mov	r3, r2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	4413      	add	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	440b      	add	r3, r1
 8001ce6:	3308      	adds	r3, #8
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	7bfa      	ldrb	r2, [r7, #15]
 8001cec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001cee:	489c      	ldr	r0, [pc, #624]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4403      	add	r3, r0
 8001cfa:	3308      	adds	r3, #8
 8001cfc:	6019      	str	r1, [r3, #0]
				// Capture T2 & Calculate The Distance
				gs_HCSR04_info[i].T2 = HAL_TIM_ReadCapturedValue(htim, HCSR04_CfgParam[i].IC_TIM_CH);
 8001cfe:	7bfa      	ldrb	r2, [r7, #15]
 8001d00:	4998      	ldr	r1, [pc, #608]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	4413      	add	r3, r2
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	440b      	add	r3, r1
 8001d0c:	330c      	adds	r3, #12
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	7bfc      	ldrb	r4, [r7, #15]
 8001d12:	4619      	mov	r1, r3
 8001d14:	6878      	ldr	r0, [r7, #4]
 8001d16:	f003 f805 	bl	8004d24 <HAL_TIM_ReadCapturedValue>
 8001d1a:	4602      	mov	r2, r0
 8001d1c:	4990      	ldr	r1, [pc, #576]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d1e:	4623      	mov	r3, r4
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4423      	add	r3, r4
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	440b      	add	r3, r1
 8001d28:	3310      	adds	r3, #16
 8001d2a:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].T2 += (gs_HCSR04_info[i].TMR_OVC * (gs_HCSR04_info[i].TMR_ARR+1));
 8001d2c:	7bfa      	ldrb	r2, [r7, #15]
 8001d2e:	498c      	ldr	r1, [pc, #560]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d30:	4613      	mov	r3, r2
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4413      	add	r3, r2
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	440b      	add	r3, r1
 8001d3a:	3310      	adds	r3, #16
 8001d3c:	6819      	ldr	r1, [r3, #0]
 8001d3e:	7bfa      	ldrb	r2, [r7, #15]
 8001d40:	4887      	ldr	r0, [pc, #540]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d42:	4613      	mov	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	4413      	add	r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	4403      	add	r3, r0
 8001d4c:	3302      	adds	r3, #2
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	461c      	mov	r4, r3
 8001d52:	7bfa      	ldrb	r2, [r7, #15]
 8001d54:	4882      	ldr	r0, [pc, #520]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d56:	4613      	mov	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	4413      	add	r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	4403      	add	r3, r0
 8001d60:	3308      	adds	r3, #8
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	3301      	adds	r3, #1
 8001d66:	fb04 f303 	mul.w	r3, r4, r3
 8001d6a:	7bfa      	ldrb	r2, [r7, #15]
 8001d6c:	4419      	add	r1, r3
 8001d6e:	487c      	ldr	r0, [pc, #496]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d70:	4613      	mov	r3, r2
 8001d72:	00db      	lsls	r3, r3, #3
 8001d74:	4413      	add	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4403      	add	r3, r0
 8001d7a:	3310      	adds	r3, #16
 8001d7c:	6019      	str	r1, [r3, #0]
				gs_HCSR04_info[i].DIFF = gs_HCSR04_info[i].T2 - gs_HCSR04_info[i].T1;
 8001d7e:	7bfa      	ldrb	r2, [r7, #15]
 8001d80:	4977      	ldr	r1, [pc, #476]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d82:	4613      	mov	r3, r2
 8001d84:	00db      	lsls	r3, r3, #3
 8001d86:	4413      	add	r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	3310      	adds	r3, #16
 8001d8e:	6819      	ldr	r1, [r3, #0]
 8001d90:	7bfa      	ldrb	r2, [r7, #15]
 8001d92:	4873      	ldr	r0, [pc, #460]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001d94:	4613      	mov	r3, r2
 8001d96:	00db      	lsls	r3, r3, #3
 8001d98:	4413      	add	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	4403      	add	r3, r0
 8001d9e:	330c      	adds	r3, #12
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	7bfa      	ldrb	r2, [r7, #15]
 8001da4:	1ac9      	subs	r1, r1, r3
 8001da6:	486e      	ldr	r0, [pc, #440]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001da8:	4613      	mov	r3, r2
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4413      	add	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	4403      	add	r3, r0
 8001db2:	3314      	adds	r3, #20
 8001db4:	6019      	str	r1, [r3, #0]
				// Write The Distance Value To The Global Struct & Reverse The ICU Edge
				gs_HCSR04_info[i].DISTANCE = (gs_HCSR04_info[i].DIFF * 0.017)/(HCSR04_CfgParam[i].TIM_CLK_MHz/(PS+1));
 8001db6:	7bfa      	ldrb	r2, [r7, #15]
 8001db8:	4969      	ldr	r1, [pc, #420]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001dba:	4613      	mov	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	440b      	add	r3, r1
 8001dc4:	3314      	adds	r3, #20
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7fe fb0b 	bl	80003e4 <__aeabi_ui2d>
 8001dce:	a362      	add	r3, pc, #392	; (adr r3, 8001f58 <HCSR04_TMR_IC_ISR+0x480>)
 8001dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dd4:	f7fe fb80 	bl	80004d8 <__aeabi_dmul>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	460b      	mov	r3, r1
 8001ddc:	4614      	mov	r4, r2
 8001dde:	461d      	mov	r5, r3
 8001de0:	7bfa      	ldrb	r2, [r7, #15]
 8001de2:	4960      	ldr	r1, [pc, #384]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001de4:	4613      	mov	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	440b      	add	r3, r1
 8001dee:	3310      	adds	r3, #16
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	3301      	adds	r3, #1
 8001df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7fe faf2 	bl	80003e4 <__aeabi_ui2d>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4620      	mov	r0, r4
 8001e06:	4629      	mov	r1, r5
 8001e08:	f7fe fc90 	bl	800072c <__aeabi_ddiv>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	460b      	mov	r3, r1
 8001e10:	7bfc      	ldrb	r4, [r7, #15]
 8001e12:	4610      	mov	r0, r2
 8001e14:	4619      	mov	r1, r3
 8001e16:	f7fe fe37 	bl	8000a88 <__aeabi_d2f>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	4950      	ldr	r1, [pc, #320]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001e1e:	4623      	mov	r3, r4
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	4423      	add	r3, r4
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	440b      	add	r3, r1
 8001e28:	3318      	adds	r3, #24
 8001e2a:	601a      	str	r2, [r3, #0]
				gs_HCSR04_info[i].EDGE_STATE = 0;
 8001e2c:	7bfa      	ldrb	r2, [r7, #15]
 8001e2e:	494c      	ldr	r1, [pc, #304]	; (8001f60 <HCSR04_TMR_IC_ISR+0x488>)
 8001e30:	4613      	mov	r3, r2
 8001e32:	00db      	lsls	r3, r3, #3
 8001e34:	4413      	add	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	440b      	add	r3, r1
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, HCSR04_CfgParam[i].IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 8001e3e:	7bfa      	ldrb	r2, [r7, #15]
 8001e40:	4948      	ldr	r1, [pc, #288]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001e42:	4613      	mov	r3, r2
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	330c      	adds	r3, #12
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d108      	bne.n	8001e66 <HCSR04_TMR_IC_ISR+0x38e>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	6a1a      	ldr	r2, [r3, #32]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 020a 	bic.w	r2, r2, #10
 8001e62:	621a      	str	r2, [r3, #32]
 8001e64:	e02f      	b.n	8001ec6 <HCSR04_TMR_IC_ISR+0x3ee>
 8001e66:	7bfa      	ldrb	r2, [r7, #15]
 8001e68:	493e      	ldr	r1, [pc, #248]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	440b      	add	r3, r1
 8001e74:	330c      	adds	r3, #12
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d108      	bne.n	8001e8e <HCSR04_TMR_IC_ISR+0x3b6>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	687a      	ldr	r2, [r7, #4]
 8001e84:	6812      	ldr	r2, [r2, #0]
 8001e86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001e8a:	6213      	str	r3, [r2, #32]
 8001e8c:	e01b      	b.n	8001ec6 <HCSR04_TMR_IC_ISR+0x3ee>
 8001e8e:	7bfa      	ldrb	r2, [r7, #15]
 8001e90:	4934      	ldr	r1, [pc, #208]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001e92:	4613      	mov	r3, r2
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	330c      	adds	r3, #12
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	2b08      	cmp	r3, #8
 8001ea2:	d108      	bne.n	8001eb6 <HCSR04_TMR_IC_ISR+0x3de>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	6a1b      	ldr	r3, [r3, #32]
 8001eaa:	687a      	ldr	r2, [r7, #4]
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001eb2:	6213      	str	r3, [r2, #32]
 8001eb4:	e007      	b.n	8001ec6 <HCSR04_TMR_IC_ISR+0x3ee>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	6812      	ldr	r2, [r2, #0]
 8001ec0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ec4:	6213      	str	r3, [r2, #32]
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	4926      	ldr	r1, [pc, #152]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001eca:	4613      	mov	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d106      	bne.n	8001eea <HCSR04_TMR_IC_ISR+0x412>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6a12      	ldr	r2, [r2, #32]
 8001ee6:	621a      	str	r2, [r3, #32]
 8001ee8:	e029      	b.n	8001f3e <HCSR04_TMR_IC_ISR+0x466>
 8001eea:	7bfa      	ldrb	r2, [r7, #15]
 8001eec:	491d      	ldr	r1, [pc, #116]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	330c      	adds	r3, #12
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	2b04      	cmp	r3, #4
 8001efe:	d106      	bne.n	8001f0e <HCSR04_TMR_IC_ISR+0x436>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	6213      	str	r3, [r2, #32]
 8001f0c:	e017      	b.n	8001f3e <HCSR04_TMR_IC_ISR+0x466>
 8001f0e:	7bfa      	ldrb	r2, [r7, #15]
 8001f10:	4914      	ldr	r1, [pc, #80]	; (8001f64 <HCSR04_TMR_IC_ISR+0x48c>)
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	440b      	add	r3, r1
 8001f1c:	330c      	adds	r3, #12
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	2b08      	cmp	r3, #8
 8001f22:	d106      	bne.n	8001f32 <HCSR04_TMR_IC_ISR+0x45a>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6812      	ldr	r2, [r2, #0]
 8001f2c:	6a1b      	ldr	r3, [r3, #32]
 8001f2e:	6213      	str	r3, [r2, #32]
 8001f30:	e005      	b.n	8001f3e <HCSR04_TMR_IC_ISR+0x466>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	687a      	ldr	r2, [r7, #4]
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	6a1b      	ldr	r3, [r3, #32]
 8001f3c:	6213      	str	r3, [r2, #32]
	for(i=0; i<HCSR04_UNITS; i++)
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	3301      	adds	r3, #1
 8001f42:	73fb      	strb	r3, [r7, #15]
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	f67f add1 	bls.w	8001aee <HCSR04_TMR_IC_ISR+0x16>
			}
		}
	}
}
 8001f4c:	bf00      	nop
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bdb0      	pop	{r4, r5, r7, pc}
 8001f56:	bf00      	nop
 8001f58:	b020c49c 	.word	0xb020c49c
 8001f5c:	3f916872 	.word	0x3f916872
 8001f60:	200001f4 	.word	0x200001f4
 8001f64:	08008ebc 	.word	0x08008ebc

08001f68 <HCSR04_Read>:

float HCSR04_Read(uint8_t au8_HCSR04_Instance)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	71fb      	strb	r3, [r7, #7]
	/* float Distance_meters = gs_HCSR04_info[au8_HCSR04_Instance].DISTANCE;

	float Distance_centimeters = Distance_meters * 100.0; */

	return gs_HCSR04_info[au8_HCSR04_Instance].DISTANCE;
 8001f72:	79fa      	ldrb	r2, [r7, #7]
 8001f74:	4906      	ldr	r1, [pc, #24]	; (8001f90 <HCSR04_Read+0x28>)
 8001f76:	4613      	mov	r3, r2
 8001f78:	00db      	lsls	r3, r3, #3
 8001f7a:	4413      	add	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	440b      	add	r3, r1
 8001f80:	3318      	adds	r3, #24
 8001f82:	681b      	ldr	r3, [r3, #0]
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	200001f4 	.word	0x200001f4

08001f94 <HCSR04_Trigger>:

void HCSR04_Trigger(uint8_t au8_HCSR04_Instance)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 1);
 8001f9e:	79fa      	ldrb	r2, [r7, #7]
 8001fa0:	4923      	ldr	r1, [pc, #140]	; (8002030 <HCSR04_Trigger+0x9c>)
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	440b      	add	r3, r1
 8001fac:	6818      	ldr	r0, [r3, #0]
 8001fae:	79fa      	ldrb	r2, [r7, #7]
 8001fb0:	491f      	ldr	r1, [pc, #124]	; (8002030 <HCSR04_Trigger+0x9c>)
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	4413      	add	r3, r2
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	440b      	add	r3, r1
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	881b      	ldrh	r3, [r3, #0]
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f001 fc64 	bl	8003890 <HAL_GPIO_WritePin>
	DELAY_US(2);
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	; (8002034 <HCSR04_Trigger+0xa0>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	60fb      	str	r3, [r7, #12]
 8001fce:	4b1a      	ldr	r3, [pc, #104]	; (8002038 <HCSR04_Trigger+0xa4>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a1a      	ldr	r2, [pc, #104]	; (800203c <HCSR04_Trigger+0xa8>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	0c9b      	lsrs	r3, r3, #18
 8001fda:	005a      	lsls	r2, r3, #1
 8001fdc:	4b16      	ldr	r3, [pc, #88]	; (8002038 <HCSR04_Trigger+0xa4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4916      	ldr	r1, [pc, #88]	; (800203c <HCSR04_Trigger+0xa8>)
 8001fe2:	fba1 1303 	umull	r1, r3, r1, r3
 8001fe6:	0c9b      	lsrs	r3, r3, #18
 8001fe8:	085b      	lsrs	r3, r3, #1
 8001fea:	1ad3      	subs	r3, r2, r3
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	4b11      	ldr	r3, [pc, #68]	; (8002034 <HCSR04_Trigger+0xa0>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	68ba      	ldr	r2, [r7, #8]
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d8f8      	bhi.n	8001fee <HCSR04_Trigger+0x5a>
	HAL_GPIO_WritePin(HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_GPIO, HCSR04_CfgParam[au8_HCSR04_Instance].TRIG_PIN, 0);
 8001ffc:	79fa      	ldrb	r2, [r7, #7]
 8001ffe:	490c      	ldr	r1, [pc, #48]	; (8002030 <HCSR04_Trigger+0x9c>)
 8002000:	4613      	mov	r3, r2
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	6818      	ldr	r0, [r3, #0]
 800200c:	79fa      	ldrb	r2, [r7, #7]
 800200e:	4908      	ldr	r1, [pc, #32]	; (8002030 <HCSR04_Trigger+0x9c>)
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009b      	lsls	r3, r3, #2
 8002018:	440b      	add	r3, r1
 800201a:	3304      	adds	r3, #4
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	2200      	movs	r2, #0
 8002020:	4619      	mov	r1, r3
 8002022:	f001 fc35 	bl	8003890 <HAL_GPIO_WritePin>
}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	08008ebc 	.word	0x08008ebc
 8002034:	e000e010 	.word	0xe000e010
 8002038:	20000004 	.word	0x20000004
 800203c:	431bde83 	.word	0x431bde83

08002040 <LED_Init>:
 *      Author: Abdallah Alnemr
 */

#include "LED.h"

void LED_Init(void){
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8002044:	2201      	movs	r2, #1
 8002046:	f44f 7100 	mov.w	r1, #512	; 0x200
 800204a:	4808      	ldr	r0, [pc, #32]	; (800206c <LED_Init+0x2c>)
 800204c:	f001 fc20 	bl	8003890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8002050:	2200      	movs	r2, #0
 8002052:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002056:	4806      	ldr	r0, [pc, #24]	; (8002070 <LED_Init+0x30>)
 8002058:	f001 fc1a 	bl	8003890 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800205c:	2200      	movs	r2, #0
 800205e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002062:	4802      	ldr	r0, [pc, #8]	; (800206c <LED_Init+0x2c>)
 8002064:	f001 fc14 	bl	8003890 <HAL_GPIO_WritePin>
}
 8002068:	bf00      	nop
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40010c00 	.word	0x40010c00
 8002070:	40010800 	.word	0x40010800

08002074 <LED_ON>:

void LED_ON(uint8_t ledInstance){
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	71fb      	strb	r3, [r7, #7]
	if(0 == ledInstance){
 800207e:	79fb      	ldrb	r3, [r7, #7]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d106      	bne.n	8002092 <LED_ON+0x1e>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8002084:	2201      	movs	r2, #1
 8002086:	f44f 7100 	mov.w	r1, #512	; 0x200
 800208a:	4817      	ldr	r0, [pc, #92]	; (80020e8 <LED_ON+0x74>)
 800208c:	f001 fc00 	bl	8003890 <HAL_GPIO_WritePin>
	} else{
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
	}
}
 8002090:	e025      	b.n	80020de <LED_ON+0x6a>
	} else if(1 == ledInstance){
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d106      	bne.n	80020a6 <LED_ON+0x32>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_SET);
 8002098:	2201      	movs	r2, #1
 800209a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800209e:	4813      	ldr	r0, [pc, #76]	; (80020ec <LED_ON+0x78>)
 80020a0:	f001 fbf6 	bl	8003890 <HAL_GPIO_WritePin>
}
 80020a4:	e01b      	b.n	80020de <LED_ON+0x6a>
	} else if(2 == ledInstance){
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b02      	cmp	r3, #2
 80020aa:	d106      	bne.n	80020ba <LED_ON+0x46>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 80020ac:	2201      	movs	r2, #1
 80020ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020b2:	480d      	ldr	r0, [pc, #52]	; (80020e8 <LED_ON+0x74>)
 80020b4:	f001 fbec 	bl	8003890 <HAL_GPIO_WritePin>
}
 80020b8:	e011      	b.n	80020de <LED_ON+0x6a>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80020ba:	2200      	movs	r2, #0
 80020bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020c0:	4809      	ldr	r0, [pc, #36]	; (80020e8 <LED_ON+0x74>)
 80020c2:	f001 fbe5 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 80020c6:	2200      	movs	r2, #0
 80020c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020cc:	4807      	ldr	r0, [pc, #28]	; (80020ec <LED_ON+0x78>)
 80020ce:	f001 fbdf 	bl	8003890 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80020d2:	2200      	movs	r2, #0
 80020d4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020d8:	4803      	ldr	r0, [pc, #12]	; (80020e8 <LED_ON+0x74>)
 80020da:	f001 fbd9 	bl	8003890 <HAL_GPIO_WritePin>
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40010c00 	.word	0x40010c00
 80020ec:	40010800 	.word	0x40010800

080020f0 <LED_OFF>:

void LED_OFF(uint8_t ledInstance){
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	4603      	mov	r3, r0
 80020f8:	71fb      	strb	r3, [r7, #7]
	if (0 == ledInstance) {
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d106      	bne.n	800210e <LED_OFF+0x1e>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002100:	2200      	movs	r2, #0
 8002102:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002106:	480d      	ldr	r0, [pc, #52]	; (800213c <LED_OFF+0x4c>)
 8002108:	f001 fbc2 	bl	8003890 <HAL_GPIO_WritePin>
	} else if (2 == ledInstance) {
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
	} else {
		/* Nothing */
	}
}
 800210c:	e012      	b.n	8002134 <LED_OFF+0x44>
	} else if (1 == ledInstance) {
 800210e:	79fb      	ldrb	r3, [r7, #7]
 8002110:	2b01      	cmp	r3, #1
 8002112:	d106      	bne.n	8002122 <LED_OFF+0x32>
		HAL_GPIO_WritePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin, GPIO_PIN_RESET);
 8002114:	2200      	movs	r2, #0
 8002116:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800211a:	4809      	ldr	r0, [pc, #36]	; (8002140 <LED_OFF+0x50>)
 800211c:	f001 fbb8 	bl	8003890 <HAL_GPIO_WritePin>
}
 8002120:	e008      	b.n	8002134 <LED_OFF+0x44>
	} else if (2 == ledInstance) {
 8002122:	79fb      	ldrb	r3, [r7, #7]
 8002124:	2b02      	cmp	r3, #2
 8002126:	d105      	bne.n	8002134 <LED_OFF+0x44>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8002128:	2200      	movs	r2, #0
 800212a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212e:	4803      	ldr	r0, [pc, #12]	; (800213c <LED_OFF+0x4c>)
 8002130:	f001 fbae 	bl	8003890 <HAL_GPIO_WritePin>
}
 8002134:	bf00      	nop
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40010c00 	.word	0x40010c00
 8002140:	40010800 	.word	0x40010800

08002144 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b088      	sub	sp, #32
 8002148:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214a:	f107 0310 	add.w	r3, r7, #16
 800214e:	2200      	movs	r2, #0
 8002150:	601a      	str	r2, [r3, #0]
 8002152:	605a      	str	r2, [r3, #4]
 8002154:	609a      	str	r2, [r3, #8]
 8002156:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002158:	4b28      	ldr	r3, [pc, #160]	; (80021fc <MX_GPIO_Init+0xb8>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	4a27      	ldr	r2, [pc, #156]	; (80021fc <MX_GPIO_Init+0xb8>)
 800215e:	f043 0320 	orr.w	r3, r3, #32
 8002162:	6193      	str	r3, [r2, #24]
 8002164:	4b25      	ldr	r3, [pc, #148]	; (80021fc <MX_GPIO_Init+0xb8>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	f003 0320 	and.w	r3, r3, #32
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002170:	4b22      	ldr	r3, [pc, #136]	; (80021fc <MX_GPIO_Init+0xb8>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	4a21      	ldr	r2, [pc, #132]	; (80021fc <MX_GPIO_Init+0xb8>)
 8002176:	f043 0304 	orr.w	r3, r3, #4
 800217a:	6193      	str	r3, [r2, #24]
 800217c:	4b1f      	ldr	r3, [pc, #124]	; (80021fc <MX_GPIO_Init+0xb8>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0304 	and.w	r3, r3, #4
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002188:	4b1c      	ldr	r3, [pc, #112]	; (80021fc <MX_GPIO_Init+0xb8>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	4a1b      	ldr	r2, [pc, #108]	; (80021fc <MX_GPIO_Init+0xb8>)
 800218e:	f043 0308 	orr.w	r3, r3, #8
 8002192:	6193      	str	r3, [r2, #24]
 8002194:	4b19      	ldr	r3, [pc, #100]	; (80021fc <MX_GPIO_Init+0xb8>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	f003 0308 	and.w	r3, r3, #8
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L298_IN1_Pin|L298_IN2_Pin|Trigger3_Pin|Trigger4_Pin
 80021a0:	2200      	movs	r2, #0
 80021a2:	f24f 6133 	movw	r1, #63027	; 0xf633
 80021a6:	4816      	ldr	r0, [pc, #88]	; (8002200 <MX_GPIO_Init+0xbc>)
 80021a8:	f001 fb72 	bl	8003890 <HAL_GPIO_WritePin>
                          |Buzzer_Pin|Trigger5_Pin|LED_RED_Pin|L298_IN3_Pin
                          |L298_IN4_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Trigger1_Pin|Trigger2_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 80021ac:	2200      	movs	r2, #0
 80021ae:	f44f 4118 	mov.w	r1, #38912	; 0x9800
 80021b2:	4814      	ldr	r0, [pc, #80]	; (8002204 <MX_GPIO_Init+0xc0>)
 80021b4:	f001 fb6c 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = L298_IN1_Pin|L298_IN2_Pin|Trigger3_Pin|Trigger4_Pin
 80021b8:	f24f 6333 	movw	r3, #63027	; 0xf633
 80021bc:	613b      	str	r3, [r7, #16]
                          |Buzzer_Pin|Trigger5_Pin|LED_RED_Pin|L298_IN3_Pin
                          |L298_IN4_Pin|LED_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021be:	2301      	movs	r3, #1
 80021c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80021c6:	2301      	movs	r3, #1
 80021c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ca:	f107 0310 	add.w	r3, r7, #16
 80021ce:	4619      	mov	r1, r3
 80021d0:	480b      	ldr	r0, [pc, #44]	; (8002200 <MX_GPIO_Init+0xbc>)
 80021d2:	f001 f9d9 	bl	8003588 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Trigger1_Pin|Trigger2_Pin|LED_YELLOW_Pin;
 80021d6:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 80021da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021dc:	2301      	movs	r3, #1
 80021de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80021e4:	2301      	movs	r3, #1
 80021e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e8:	f107 0310 	add.w	r3, r7, #16
 80021ec:	4619      	mov	r1, r3
 80021ee:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_GPIO_Init+0xc0>)
 80021f0:	f001 f9ca 	bl	8003588 <HAL_GPIO_Init>

}
 80021f4:	bf00      	nop
 80021f6:	3720      	adds	r7, #32
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40021000 	.word	0x40021000
 8002200:	40010c00 	.word	0x40010c00
 8002204:	40010800 	.word	0x40010800

08002208 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800220e:	f000 ff77 	bl	8003100 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002212:	f000 f935 	bl	8002480 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  Sys_Init();
 8002216:	f000 f979 	bl	800250c <Sys_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800221a:	f7ff ff93 	bl	8002144 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800221e:	f000 fecb 	bl	8002fb8 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */
  UART_Receiving_Init();
 8002222:	f000 fc15 	bl	8002a50 <UART_Receiving_Init>

  /*Local variables begin*/
  float Front_Distance = 0.0, Right_Distance = 0.0, Left_Distance = 0.0, BlindSpot_Right = 0.0, BlindSpot_Left = 0.0;
 8002226:	f04f 0300 	mov.w	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	f04f 0300 	mov.w	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	f04f 0300 	mov.w	r3, #0
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	f04f 0300 	mov.w	r3, #0
 8002242:	607b      	str	r3, [r7, #4]

  /*Local variables end*/

  UART_SendString("UART is ready for sending & receiving...\r\n");
 8002244:	4883      	ldr	r0, [pc, #524]	; (8002454 <main+0x24c>)
 8002246:	f000 fc15 	bl	8002a74 <UART_SendString>
  HAL_Delay(100);
 800224a:	2064      	movs	r0, #100	; 0x64
 800224c:	f000 ffba 	bl	80031c4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	switch (current_state) {
 8002250:	4b81      	ldr	r3, [pc, #516]	; (8002458 <main+0x250>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	2b06      	cmp	r3, #6
 8002256:	f200 80fb 	bhi.w	8002450 <main+0x248>
 800225a:	a201      	add	r2, pc, #4	; (adr r2, 8002260 <main+0x58>)
 800225c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002260:	0800227d 	.word	0x0800227d
 8002264:	080022df 	.word	0x080022df
 8002268:	080022f9 	.word	0x080022f9
 800226c:	0800235b 	.word	0x0800235b
 8002270:	080023bd 	.word	0x080023bd
 8002274:	080023cf 	.word	0x080023cf
 8002278:	0800240b 	.word	0x0800240b
		case Forward:
			Front_Distance = HCSR04_Read(HCSR04_SENSOR2);
 800227c:	2001      	movs	r0, #1
 800227e:	f7ff fe73 	bl	8001f68 <HCSR04_Read>
 8002282:	6178      	str	r0, [r7, #20]
			if(Front_Distance > SAFE_DISTANCE){
 8002284:	4975      	ldr	r1, [pc, #468]	; (800245c <main+0x254>)
 8002286:	6978      	ldr	r0, [r7, #20]
 8002288:	f7fe ff18 	bl	80010bc <__aeabi_fcmpgt>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <main+0x92>
				Alarm_Subsystem(ALARM_LOW_LEVEL);
 8002292:	2001      	movs	r0, #1
 8002294:	f000 fb64 	bl	8002960 <Alarm_Subsystem>
 8002298:	e014      	b.n	80022c4 <main+0xbc>
			} else if((Front_Distance < SAFE_DISTANCE) && (Front_Distance > THRESHOLD_DISTANCE)){
 800229a:	4970      	ldr	r1, [pc, #448]	; (800245c <main+0x254>)
 800229c:	6978      	ldr	r0, [r7, #20]
 800229e:	f7fe feef 	bl	8001080 <__aeabi_fcmplt>
 80022a2:	4603      	mov	r3, r0
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d00a      	beq.n	80022be <main+0xb6>
 80022a8:	496d      	ldr	r1, [pc, #436]	; (8002460 <main+0x258>)
 80022aa:	6978      	ldr	r0, [r7, #20]
 80022ac:	f7fe ff06 	bl	80010bc <__aeabi_fcmpgt>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d003      	beq.n	80022be <main+0xb6>
				Alarm_Subsystem(ALARM_MEDIUM_LEVEL);
 80022b6:	2002      	movs	r0, #2
 80022b8:	f000 fb52 	bl	8002960 <Alarm_Subsystem>
 80022bc:	e002      	b.n	80022c4 <main+0xbc>
			} else{
				Alarm_Subsystem(ALARM_HIGH_LEVEL);
 80022be:	2003      	movs	r0, #3
 80022c0:	f000 fb4e 	bl	8002960 <Alarm_Subsystem>
			}

			UART_SendString("Moving forward\r\n");
 80022c4:	4867      	ldr	r0, [pc, #412]	; (8002464 <main+0x25c>)
 80022c6:	f000 fbd5 	bl	8002a74 <UART_SendString>
			move_forward();
 80022ca:	f000 f987 	bl	80025dc <move_forward>
			HAL_Delay(300);
 80022ce:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80022d2:	f000 ff77 	bl	80031c4 <HAL_Delay>
			current_state = Stop;
 80022d6:	4b60      	ldr	r3, [pc, #384]	; (8002458 <main+0x250>)
 80022d8:	2204      	movs	r2, #4
 80022da:	701a      	strb	r2, [r3, #0]
			break;
 80022dc:	e0b9      	b.n	8002452 <main+0x24a>

		case Backward:
			UART_SendString("Moving backward\r\n");
 80022de:	4862      	ldr	r0, [pc, #392]	; (8002468 <main+0x260>)
 80022e0:	f000 fbc8 	bl	8002a74 <UART_SendString>
			move_backward();
 80022e4:	f000 f98a 	bl	80025fc <move_backward>
			HAL_Delay(300);
 80022e8:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80022ec:	f000 ff6a 	bl	80031c4 <HAL_Delay>
			current_state = Stop;
 80022f0:	4b59      	ldr	r3, [pc, #356]	; (8002458 <main+0x250>)
 80022f2:	2204      	movs	r2, #4
 80022f4:	701a      	strb	r2, [r3, #0]
			break;
 80022f6:	e0ac      	b.n	8002452 <main+0x24a>

		case Right:
			Right_Distance = HCSR04_Read(HCSR04_SENSOR1);
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7ff fe35 	bl	8001f68 <HCSR04_Read>
 80022fe:	6138      	str	r0, [r7, #16]
			if (Right_Distance > SAFE_DISTANCE) {
 8002300:	4956      	ldr	r1, [pc, #344]	; (800245c <main+0x254>)
 8002302:	6938      	ldr	r0, [r7, #16]
 8002304:	f7fe feda 	bl	80010bc <__aeabi_fcmpgt>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <main+0x10e>
				Alarm_Subsystem(ALARM_LOW_LEVEL);
 800230e:	2001      	movs	r0, #1
 8002310:	f000 fb26 	bl	8002960 <Alarm_Subsystem>
 8002314:	e014      	b.n	8002340 <main+0x138>
			} else if ((Right_Distance < SAFE_DISTANCE) && (Right_Distance > THRESHOLD_DISTANCE)) {
 8002316:	4951      	ldr	r1, [pc, #324]	; (800245c <main+0x254>)
 8002318:	6938      	ldr	r0, [r7, #16]
 800231a:	f7fe feb1 	bl	8001080 <__aeabi_fcmplt>
 800231e:	4603      	mov	r3, r0
 8002320:	2b00      	cmp	r3, #0
 8002322:	d00a      	beq.n	800233a <main+0x132>
 8002324:	494e      	ldr	r1, [pc, #312]	; (8002460 <main+0x258>)
 8002326:	6938      	ldr	r0, [r7, #16]
 8002328:	f7fe fec8 	bl	80010bc <__aeabi_fcmpgt>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d003      	beq.n	800233a <main+0x132>
				Alarm_Subsystem(ALARM_MEDIUM_LEVEL);
 8002332:	2002      	movs	r0, #2
 8002334:	f000 fb14 	bl	8002960 <Alarm_Subsystem>
 8002338:	e002      	b.n	8002340 <main+0x138>
			} else {
				Alarm_Subsystem(ALARM_HIGH_LEVEL);
 800233a:	2003      	movs	r0, #3
 800233c:	f000 fb10 	bl	8002960 <Alarm_Subsystem>
			}

			UART_SendString("Moving right\r\n");
 8002340:	484a      	ldr	r0, [pc, #296]	; (800246c <main+0x264>)
 8002342:	f000 fb97 	bl	8002a74 <UART_SendString>
			move_right();
 8002346:	f000 f969 	bl	800261c <move_right>
			HAL_Delay(300);
 800234a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800234e:	f000 ff39 	bl	80031c4 <HAL_Delay>
			current_state = Stop;
 8002352:	4b41      	ldr	r3, [pc, #260]	; (8002458 <main+0x250>)
 8002354:	2204      	movs	r2, #4
 8002356:	701a      	strb	r2, [r3, #0]
			break;
 8002358:	e07b      	b.n	8002452 <main+0x24a>

		case Left:
			Left_Distance = HCSR04_Read(HCSR04_SENSOR3);
 800235a:	2002      	movs	r0, #2
 800235c:	f7ff fe04 	bl	8001f68 <HCSR04_Read>
 8002360:	60f8      	str	r0, [r7, #12]
			if (Left_Distance > SAFE_DISTANCE) {
 8002362:	493e      	ldr	r1, [pc, #248]	; (800245c <main+0x254>)
 8002364:	68f8      	ldr	r0, [r7, #12]
 8002366:	f7fe fea9 	bl	80010bc <__aeabi_fcmpgt>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d003      	beq.n	8002378 <main+0x170>
				Alarm_Subsystem(ALARM_LOW_LEVEL);
 8002370:	2001      	movs	r0, #1
 8002372:	f000 faf5 	bl	8002960 <Alarm_Subsystem>
 8002376:	e014      	b.n	80023a2 <main+0x19a>
			} else if ((Left_Distance < SAFE_DISTANCE) && (Left_Distance > THRESHOLD_DISTANCE)) {
 8002378:	4938      	ldr	r1, [pc, #224]	; (800245c <main+0x254>)
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f7fe fe80 	bl	8001080 <__aeabi_fcmplt>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00a      	beq.n	800239c <main+0x194>
 8002386:	4936      	ldr	r1, [pc, #216]	; (8002460 <main+0x258>)
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f7fe fe97 	bl	80010bc <__aeabi_fcmpgt>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d003      	beq.n	800239c <main+0x194>
				Alarm_Subsystem(ALARM_MEDIUM_LEVEL);
 8002394:	2002      	movs	r0, #2
 8002396:	f000 fae3 	bl	8002960 <Alarm_Subsystem>
 800239a:	e002      	b.n	80023a2 <main+0x19a>
			} else {
				Alarm_Subsystem(ALARM_HIGH_LEVEL);
 800239c:	2003      	movs	r0, #3
 800239e:	f000 fadf 	bl	8002960 <Alarm_Subsystem>
			}

			UART_SendString("Moving left\r\n");
 80023a2:	4833      	ldr	r0, [pc, #204]	; (8002470 <main+0x268>)
 80023a4:	f000 fb66 	bl	8002a74 <UART_SendString>
			move_left();
 80023a8:	f000 f948 	bl	800263c <move_left>
			HAL_Delay(300);
 80023ac:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80023b0:	f000 ff08 	bl	80031c4 <HAL_Delay>
			current_state = Stop;
 80023b4:	4b28      	ldr	r3, [pc, #160]	; (8002458 <main+0x250>)
 80023b6:	2204      	movs	r2, #4
 80023b8:	701a      	strb	r2, [r3, #0]
			break;
 80023ba:	e04a      	b.n	8002452 <main+0x24a>

		case Stop:
			Alarm_Subsystem(ALARM_OFF);
 80023bc:	2000      	movs	r0, #0
 80023be:	f000 facf 	bl	8002960 <Alarm_Subsystem>
			stop();
 80023c2:	f000 f94b 	bl	800265c <stop>
			UART_SendString("Stopped\r\n");
 80023c6:	482b      	ldr	r0, [pc, #172]	; (8002474 <main+0x26c>)
 80023c8:	f000 fb54 	bl	8002a74 <UART_SendString>
			break;
 80023cc:	e041      	b.n	8002452 <main+0x24a>

		case Obstacle_Avoidance:
			Right_Distance = HCSR04_Read(HCSR04_SENSOR1);
 80023ce:	2000      	movs	r0, #0
 80023d0:	f7ff fdca 	bl	8001f68 <HCSR04_Read>
 80023d4:	6138      	str	r0, [r7, #16]

			Front_Distance = HCSR04_Read(HCSR04_SENSOR2);
 80023d6:	2001      	movs	r0, #1
 80023d8:	f7ff fdc6 	bl	8001f68 <HCSR04_Read>
 80023dc:	6178      	str	r0, [r7, #20]
			UART_SendString("Distance: ");
 80023de:	4826      	ldr	r0, [pc, #152]	; (8002478 <main+0x270>)
 80023e0:	f000 fb48 	bl	8002a74 <UART_SendString>
			UART_SendFloat(Front_Distance);
 80023e4:	6978      	ldr	r0, [r7, #20]
 80023e6:	f000 fb63 	bl	8002ab0 <UART_SendFloat>
			UART_SendString("\r\n");
 80023ea:	4824      	ldr	r0, [pc, #144]	; (800247c <main+0x274>)
 80023ec:	f000 fb42 	bl	8002a74 <UART_SendString>

			Left_Distance = HCSR04_Read(HCSR04_SENSOR3);
 80023f0:	2002      	movs	r0, #2
 80023f2:	f7ff fdb9 	bl	8001f68 <HCSR04_Read>
 80023f6:	60f8      	str	r0, [r7, #12]

			ObdtacleAvoidance_Logic(Front_Distance, Right_Distance, Left_Distance);
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	6939      	ldr	r1, [r7, #16]
 80023fc:	6978      	ldr	r0, [r7, #20]
 80023fe:	f000 f989 	bl	8002714 <ObdtacleAvoidance_Logic>
			HAL_Delay(50);
 8002402:	2032      	movs	r0, #50	; 0x32
 8002404:	f000 fede 	bl	80031c4 <HAL_Delay>

			break;
 8002408:	e023      	b.n	8002452 <main+0x24a>

		case BlindSpot_SafeDistance:
			Front_Distance = HCSR04_Read(HCSR04_SENSOR2);
 800240a:	2001      	movs	r0, #1
 800240c:	f7ff fdac 	bl	8001f68 <HCSR04_Read>
 8002410:	6178      	str	r0, [r7, #20]
			UART_SendString("Distance: ");
 8002412:	4819      	ldr	r0, [pc, #100]	; (8002478 <main+0x270>)
 8002414:	f000 fb2e 	bl	8002a74 <UART_SendString>
			UART_SendFloat(Front_Distance);
 8002418:	6978      	ldr	r0, [r7, #20]
 800241a:	f000 fb49 	bl	8002ab0 <UART_SendFloat>
			UART_SendString("\r\n");
 800241e:	4817      	ldr	r0, [pc, #92]	; (800247c <main+0x274>)
 8002420:	f000 fb28 	bl	8002a74 <UART_SendString>

			BlindSpot_Right = HCSR04_Read(HCSR04_SENSOR4);
 8002424:	2003      	movs	r0, #3
 8002426:	f7ff fd9f 	bl	8001f68 <HCSR04_Read>
 800242a:	60b8      	str	r0, [r7, #8]
			BlindSpot_Left = HCSR04_Read(HCSR04_SENSOR5);
 800242c:	2004      	movs	r0, #4
 800242e:	f7ff fd9b 	bl	8001f68 <HCSR04_Read>
 8002432:	6078      	str	r0, [r7, #4]

			SafeDistance_Logic(Front_Distance);
 8002434:	6978      	ldr	r0, [r7, #20]
 8002436:	f000 f9f5 	bl	8002824 <SafeDistance_Logic>
			HAL_Delay(50);
 800243a:	2032      	movs	r0, #50	; 0x32
 800243c:	f000 fec2 	bl	80031c4 <HAL_Delay>

			BlindSpot_Logic(BlindSpot_Right, BlindSpot_Left);
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	68b8      	ldr	r0, [r7, #8]
 8002444:	f000 fa3a 	bl	80028bc <BlindSpot_Logic>
			HAL_Delay(50);
 8002448:	2032      	movs	r0, #50	; 0x32
 800244a:	f000 febb 	bl	80031c4 <HAL_Delay>

			break;
 800244e:	e000      	b.n	8002452 <main+0x24a>

		default:
			break;
 8002450:	bf00      	nop
	switch (current_state) {
 8002452:	e6fd      	b.n	8002250 <main+0x48>
 8002454:	08008d90 	.word	0x08008d90
 8002458:	20000000 	.word	0x20000000
 800245c:	41f00000 	.word	0x41f00000
 8002460:	41a00000 	.word	0x41a00000
 8002464:	08008dbc 	.word	0x08008dbc
 8002468:	08008dd0 	.word	0x08008dd0
 800246c:	08008de4 	.word	0x08008de4
 8002470:	08008df4 	.word	0x08008df4
 8002474:	08008e04 	.word	0x08008e04
 8002478:	08008e10 	.word	0x08008e10
 800247c:	08008e1c 	.word	0x08008e1c

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b090      	sub	sp, #64	; 0x40
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0318 	add.w	r3, r7, #24
 800248a:	2228      	movs	r2, #40	; 0x28
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f004 fb85 	bl	8006b9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	1d3b      	adds	r3, r7, #4
 8002496:	2200      	movs	r2, #0
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	605a      	str	r2, [r3, #4]
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	60da      	str	r2, [r3, #12]
 80024a0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024a2:	2301      	movs	r3, #1
 80024a4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80024ac:	2300      	movs	r3, #0
 80024ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024b0:	2301      	movs	r3, #1
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024b4:	2302      	movs	r3, #2
 80024b6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024be:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80024c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024c4:	f107 0318 	add.w	r3, r7, #24
 80024c8:	4618      	mov	r0, r3
 80024ca:	f001 f9f9 	bl	80038c0 <HAL_RCC_OscConfig>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80024d4:	f000 fb6a 	bl	8002bac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024d8:	230f      	movs	r3, #15
 80024da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024dc:	2302      	movs	r3, #2
 80024de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024e8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024ee:	1d3b      	adds	r3, r7, #4
 80024f0:	2102      	movs	r1, #2
 80024f2:	4618      	mov	r0, r3
 80024f4:	f001 fc66 	bl	8003dc4 <HAL_RCC_ClockConfig>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024fe:	f000 fb55 	bl	8002bac <Error_Handler>
  }
}
 8002502:	bf00      	nop
 8002504:	3740      	adds	r7, #64	; 0x40
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
	...

0800250c <Sys_Init>:

/* USER CODE BEGIN 4 */

/*------------------------- (Initialization) ---------------------------------*/
static void Sys_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
	HCSR04_Init(HCSR04_SENSOR1, &htim4);
 8002510:	4914      	ldr	r1, [pc, #80]	; (8002564 <Sys_Init+0x58>)
 8002512:	2000      	movs	r0, #0
 8002514:	f7ff f8e0 	bl	80016d8 <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR2, &htim4);
 8002518:	4912      	ldr	r1, [pc, #72]	; (8002564 <Sys_Init+0x58>)
 800251a:	2001      	movs	r0, #1
 800251c:	f7ff f8dc 	bl	80016d8 <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR3, &htim3);
 8002520:	4911      	ldr	r1, [pc, #68]	; (8002568 <Sys_Init+0x5c>)
 8002522:	2002      	movs	r0, #2
 8002524:	f7ff f8d8 	bl	80016d8 <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR4, &htim3);
 8002528:	490f      	ldr	r1, [pc, #60]	; (8002568 <Sys_Init+0x5c>)
 800252a:	2003      	movs	r0, #3
 800252c:	f7ff f8d4 	bl	80016d8 <HCSR04_Init>
	HCSR04_Init(HCSR04_SENSOR5, &htim4);
 8002530:	490c      	ldr	r1, [pc, #48]	; (8002564 <Sys_Init+0x58>)
 8002532:	2004      	movs	r0, #4
 8002534:	f7ff f8d0 	bl	80016d8 <HCSR04_Init>
    DC_MOTOR_Init(DC_MOTOR1);
 8002538:	2000      	movs	r0, #0
 800253a:	f7fe fded 	bl	8001118 <DC_MOTOR_Init>
    DC_MOTOR_Init(DC_MOTOR2);
 800253e:	2001      	movs	r0, #1
 8002540:	f7fe fdea 	bl	8001118 <DC_MOTOR_Init>
    DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MIN_SPEED);
 8002544:	2200      	movs	r2, #0
 8002546:	2101      	movs	r1, #1
 8002548:	2000      	movs	r0, #0
 800254a:	f7fe ff85 	bl	8001458 <DC_MOTOR_Start>
    DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MIN_SPEED);
 800254e:	2200      	movs	r2, #0
 8002550:	2100      	movs	r1, #0
 8002552:	2001      	movs	r0, #1
 8002554:	f7fe ff80 	bl	8001458 <DC_MOTOR_Start>
    Buzzer_Init();
 8002558:	f7fe fdba 	bl	80010d0 <Buzzer_Init>
    LED_Init();
 800255c:	f7ff fd70 	bl	8002040 <LED_Init>
}
 8002560:	bf00      	nop
 8002562:	bd80      	pop	{r7, pc}
 8002564:	200002f0 	.word	0x200002f0
 8002568:	200002a8 	.word	0x200002a8

0800256c <HAL_TIM_IC_CaptureCallback>:
/*------------------------- (Initialization end) ---------------------------------*/


/*------------------------- (Interrupt handling start) ---------------------------------*/
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
	HCSR04_TMR_IC_ISR(htim);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff faaf 	bl	8001ad8 <HCSR04_TMR_IC_ISR>
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}

08002582 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002582:	b580      	push	{r7, lr}
 8002584:	b082      	sub	sp, #8
 8002586:	af00      	add	r7, sp, #0
 8002588:	6078      	str	r0, [r7, #4]
	HCSR04_TMR_OVF_ISR(htim);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7ff fa6a 	bl	8001a64 <HCSR04_TMR_OVF_ISR>
}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <SysTick_CallBack>:

void SysTick_CallBack(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
	TRIG_Ticks++;
 800259c:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <SysTick_CallBack+0x40>)
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	3301      	adds	r3, #1
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	4b0c      	ldr	r3, [pc, #48]	; (80025d8 <SysTick_CallBack+0x40>)
 80025a6:	801a      	strh	r2, [r3, #0]
    if(TRIG_Ticks >= 10) // Each 10msec
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <SysTick_CallBack+0x40>)
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	2b09      	cmp	r3, #9
 80025ae:	d911      	bls.n	80025d4 <SysTick_CallBack+0x3c>
    {
    	HCSR04_Trigger(HCSR04_SENSOR1);
 80025b0:	2000      	movs	r0, #0
 80025b2:	f7ff fcef 	bl	8001f94 <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR2);
 80025b6:	2001      	movs	r0, #1
 80025b8:	f7ff fcec 	bl	8001f94 <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR3);
 80025bc:	2002      	movs	r0, #2
 80025be:	f7ff fce9 	bl	8001f94 <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR4);
 80025c2:	2003      	movs	r0, #3
 80025c4:	f7ff fce6 	bl	8001f94 <HCSR04_Trigger>
    	HCSR04_Trigger(HCSR04_SENSOR5);
 80025c8:	2004      	movs	r0, #4
 80025ca:	f7ff fce3 	bl	8001f94 <HCSR04_Trigger>
    	TRIG_Ticks = 0;
 80025ce:	4b02      	ldr	r3, [pc, #8]	; (80025d8 <SysTick_CallBack+0x40>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	801a      	strh	r2, [r3, #0]
    }
}
 80025d4:	bf00      	nop
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000338 	.word	0x20000338

080025dc <move_forward>:
/*------------------------- (Interrupt handling end) ---------------------------------*/



/*------------------------- (Movement control start) ---------------------------------*/
void move_forward(void){
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MAX_SPEED);
 80025e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025e4:	2101      	movs	r1, #1
 80025e6:	2000      	movs	r0, #0
 80025e8:	f7fe ff36 	bl	8001458 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MAX_SPEED);
 80025ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80025f0:	2100      	movs	r1, #0
 80025f2:	2001      	movs	r0, #1
 80025f4:	f7fe ff30 	bl	8001458 <DC_MOTOR_Start>
}
 80025f8:	bf00      	nop
 80025fa:	bd80      	pop	{r7, pc}

080025fc <move_backward>:


void move_backward(void){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CW, MAX_SPEED);
 8002600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002604:	2100      	movs	r1, #0
 8002606:	2000      	movs	r0, #0
 8002608:	f7fe ff26 	bl	8001458 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CCW, MAX_SPEED);
 800260c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002610:	2101      	movs	r1, #1
 8002612:	2001      	movs	r0, #1
 8002614:	f7fe ff20 	bl	8001458 <DC_MOTOR_Start>
}
 8002618:	bf00      	nop
 800261a:	bd80      	pop	{r7, pc}

0800261c <move_right>:


void move_right(void){
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CCW, MAX_SPEED);
 8002620:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002624:	2101      	movs	r1, #1
 8002626:	2000      	movs	r0, #0
 8002628:	f7fe ff16 	bl	8001458 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CCW, MAX_SPEED);
 800262c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002630:	2101      	movs	r1, #1
 8002632:	2001      	movs	r0, #1
 8002634:	f7fe ff10 	bl	8001458 <DC_MOTOR_Start>
}
 8002638:	bf00      	nop
 800263a:	bd80      	pop	{r7, pc}

0800263c <move_left>:


void move_left(void){
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
	DC_MOTOR_Start(DC_MOTOR1, DIR_CW, MAX_SPEED);
 8002640:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002644:	2100      	movs	r1, #0
 8002646:	2000      	movs	r0, #0
 8002648:	f7fe ff06 	bl	8001458 <DC_MOTOR_Start>
	DC_MOTOR_Start(DC_MOTOR2, DIR_CW, MAX_SPEED);
 800264c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002650:	2100      	movs	r1, #0
 8002652:	2001      	movs	r0, #1
 8002654:	f7fe ff00 	bl	8001458 <DC_MOTOR_Start>
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}

0800265c <stop>:


void stop(void){
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
	DC_MOTOR_Stop(DC_MOTOR1);
 8002660:	2000      	movs	r0, #0
 8002662:	f7fe ffd3 	bl	800160c <DC_MOTOR_Stop>
	DC_MOTOR_Stop(DC_MOTOR2);
 8002666:	2001      	movs	r0, #1
 8002668:	f7fe ffd0 	bl	800160c <DC_MOTOR_Stop>
}
 800266c:	bf00      	nop
 800266e:	bd80      	pop	{r7, pc}

08002670 <Speed_Control>:

void Speed_Control(uint16_t Speed){
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	80fb      	strh	r3, [r7, #6]
	DC_MOTOR_Set_Speed(DC_MOTOR1, Speed);
 800267a:	88fb      	ldrh	r3, [r7, #6]
 800267c:	4619      	mov	r1, r3
 800267e:	2000      	movs	r0, #0
 8002680:	f7fe ff7a 	bl	8001578 <DC_MOTOR_Set_Speed>
	DC_MOTOR_Set_Speed(DC_MOTOR2, Speed);
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	4619      	mov	r1, r3
 8002688:	2001      	movs	r0, #1
 800268a:	f7fe ff75 	bl	8001578 <DC_MOTOR_Set_Speed>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <Calculate_Speed>:

/*
 * @Objective: Calculate the speed in cm/s.
 *
 * */
float Calculate_Speed(float current_distance, uint32_t current_time){
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
    static float previous_distance = 0.0;
    static uint32_t previous_time = 0;
    float speed = 0.0;
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	60fb      	str	r3, [r7, #12]

    // Check if the previous time is not zero to avoid division by zero
    if (previous_time != 0) {
 80026a8:	4b17      	ldr	r3, [pc, #92]	; (8002708 <Calculate_Speed+0x70>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d020      	beq.n	80026f2 <Calculate_Speed+0x5a>
        // Calculate the time difference in seconds
        float time_diff = (current_time - previous_time) / 1000.0; // Assuming current_time is in milliseconds
 80026b0:	4b15      	ldr	r3, [pc, #84]	; (8002708 <Calculate_Speed+0x70>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	683a      	ldr	r2, [r7, #0]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fe93 	bl	80003e4 <__aeabi_ui2d>
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	4b12      	ldr	r3, [pc, #72]	; (800270c <Calculate_Speed+0x74>)
 80026c4:	f7fe f832 	bl	800072c <__aeabi_ddiv>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4610      	mov	r0, r2
 80026ce:	4619      	mov	r1, r3
 80026d0:	f7fe f9da 	bl	8000a88 <__aeabi_d2f>
 80026d4:	4603      	mov	r3, r0
 80026d6:	60bb      	str	r3, [r7, #8]

        // Calculate the speed (distance change over time)
        speed = (current_distance - previous_distance) / time_diff; // Speed in cm/s
 80026d8:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <Calculate_Speed+0x78>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4619      	mov	r1, r3
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7fe fa26 	bl	8000b30 <__aeabi_fsub>
 80026e4:	4603      	mov	r3, r0
 80026e6:	68b9      	ldr	r1, [r7, #8]
 80026e8:	4618      	mov	r0, r3
 80026ea:	f7fe fbdf 	bl	8000eac <__aeabi_fdiv>
 80026ee:	4603      	mov	r3, r0
 80026f0:	60fb      	str	r3, [r7, #12]
    }

    // Update the previous distance and time for the next calculation
    previous_distance = current_distance;
 80026f2:	4a07      	ldr	r2, [pc, #28]	; (8002710 <Calculate_Speed+0x78>)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6013      	str	r3, [r2, #0]
    previous_time = current_time;
 80026f8:	4a03      	ldr	r2, [pc, #12]	; (8002708 <Calculate_Speed+0x70>)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6013      	str	r3, [r2, #0]

    return speed;
 80026fe:	68fb      	ldr	r3, [r7, #12]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	20000344 	.word	0x20000344
 800270c:	408f4000 	.word	0x408f4000
 8002710:	20000348 	.word	0x20000348

08002714 <ObdtacleAvoidance_Logic>:
/*------------------------- (Movement control end) ---------------------------------*/



/*------------------------- (Features part start) ---------------------------------*/
void ObdtacleAvoidance_Logic(float Front_Distance, float Right_Distance, float Left_Distance){
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	60b9      	str	r1, [r7, #8]
 800271e:	607a      	str	r2, [r7, #4]
	// Perform obstacle avoidance logic
	if (Right_Distance < THRESHOLD_DISTANCE || Front_Distance < THRESHOLD_DISTANCE || Left_Distance < THRESHOLD_DISTANCE) {
 8002720:	493b      	ldr	r1, [pc, #236]	; (8002810 <ObdtacleAvoidance_Logic+0xfc>)
 8002722:	68b8      	ldr	r0, [r7, #8]
 8002724:	f7fe fcac 	bl	8001080 <__aeabi_fcmplt>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10d      	bne.n	800274a <ObdtacleAvoidance_Logic+0x36>
 800272e:	4938      	ldr	r1, [pc, #224]	; (8002810 <ObdtacleAvoidance_Logic+0xfc>)
 8002730:	68f8      	ldr	r0, [r7, #12]
 8002732:	f7fe fca5 	bl	8001080 <__aeabi_fcmplt>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d106      	bne.n	800274a <ObdtacleAvoidance_Logic+0x36>
 800273c:	4934      	ldr	r1, [pc, #208]	; (8002810 <ObdtacleAvoidance_Logic+0xfc>)
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f7fe fc9e 	bl	8001080 <__aeabi_fcmplt>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d042      	beq.n	80027d0 <ObdtacleAvoidance_Logic+0xbc>
		// Obstacle detected
		// Choose appropriate avoidance maneuver
		if (Right_Distance < Front_Distance && Right_Distance < Left_Distance) {
 800274a:	68f9      	ldr	r1, [r7, #12]
 800274c:	68b8      	ldr	r0, [r7, #8]
 800274e:	f7fe fc97 	bl	8001080 <__aeabi_fcmplt>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d009      	beq.n	800276c <ObdtacleAvoidance_Logic+0x58>
 8002758:	6879      	ldr	r1, [r7, #4]
 800275a:	68b8      	ldr	r0, [r7, #8]
 800275c:	f7fe fc90 	bl	8001080 <__aeabi_fcmplt>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d002      	beq.n	800276c <ObdtacleAvoidance_Logic+0x58>
			// Obstacle is closer to sensor 1
 			//UART_SendString("Moving left\r\n");
			move_left();
 8002766:	f7ff ff69 	bl	800263c <move_left>
 800276a:	e030      	b.n	80027ce <ObdtacleAvoidance_Logic+0xba>
		} else if (Front_Distance < Right_Distance && Front_Distance < Left_Distance) {
 800276c:	68b9      	ldr	r1, [r7, #8]
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f7fe fc86 	bl	8001080 <__aeabi_fcmplt>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d026      	beq.n	80027c8 <ObdtacleAvoidance_Logic+0xb4>
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7fe fc7f 	bl	8001080 <__aeabi_fcmplt>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d01f      	beq.n	80027c8 <ObdtacleAvoidance_Logic+0xb4>
			// Obstacle is closer to sensor 2
			//UART_SendString("Moving backward\r\n");
			stop();
 8002788:	f7ff ff68 	bl	800265c <stop>
			move_backward();
 800278c:	f7ff ff36 	bl	80025fc <move_backward>
			HAL_Delay(50);
 8002790:	2032      	movs	r0, #50	; 0x32
 8002792:	f000 fd17 	bl	80031c4 <HAL_Delay>

			if (Right_Distance < Left_Distance) {
 8002796:	6879      	ldr	r1, [r7, #4]
 8002798:	68b8      	ldr	r0, [r7, #8]
 800279a:	f7fe fc71 	bl	8001080 <__aeabi_fcmplt>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d008      	beq.n	80027b6 <ObdtacleAvoidance_Logic+0xa2>
				//UART_SendString("Moving left\r\n");
				move_left();
 80027a4:	f7ff ff4a 	bl	800263c <move_left>
				HAL_Delay(500);
 80027a8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80027ac:	f000 fd0a 	bl	80031c4 <HAL_Delay>
				move_forward();
 80027b0:	f7ff ff14 	bl	80025dc <move_forward>
			if (Right_Distance < Left_Distance) {
 80027b4:	e00b      	b.n	80027ce <ObdtacleAvoidance_Logic+0xba>
			} else {
				//UART_SendString("Moving right\r\n");
				move_right();
 80027b6:	f7ff ff31 	bl	800261c <move_right>
				HAL_Delay(500);
 80027ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80027be:	f000 fd01 	bl	80031c4 <HAL_Delay>
				move_forward();
 80027c2:	f7ff ff0b 	bl	80025dc <move_forward>
			if (Right_Distance < Left_Distance) {
 80027c6:	e002      	b.n	80027ce <ObdtacleAvoidance_Logic+0xba>
			}
		} else {
			// Obstacle is closer to sensor 3
			//UART_SendString("Moving right\r\n");
			move_right();
 80027c8:	f7ff ff28 	bl	800261c <move_right>
		if (Right_Distance < Front_Distance && Right_Distance < Left_Distance) {
 80027cc:	e01c      	b.n	8002808 <ObdtacleAvoidance_Logic+0xf4>
 80027ce:	e01b      	b.n	8002808 <ObdtacleAvoidance_Logic+0xf4>
		}
	} else {
		// No obstacle detected
		Current_Time = HAL_GetTick(); // Get the current time in milliseconds
 80027d0:	f000 fcee 	bl	80031b0 <HAL_GetTick>
 80027d4:	4603      	mov	r3, r0
 80027d6:	4a0f      	ldr	r2, [pc, #60]	; (8002814 <ObdtacleAvoidance_Logic+0x100>)
 80027d8:	6013      	str	r3, [r2, #0]
		Speed = Calculate_Speed(Front_Distance, Current_Time);
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <ObdtacleAvoidance_Logic+0x100>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4619      	mov	r1, r3
 80027e0:	68f8      	ldr	r0, [r7, #12]
 80027e2:	f7ff ff59 	bl	8002698 <Calculate_Speed>
 80027e6:	4603      	mov	r3, r0
 80027e8:	4a0b      	ldr	r2, [pc, #44]	; (8002818 <ObdtacleAvoidance_Logic+0x104>)
 80027ea:	6013      	str	r3, [r2, #0]
		move_forward();
 80027ec:	f7ff fef6 	bl	80025dc <move_forward>

		UART_SendString("Speed: ");
 80027f0:	480a      	ldr	r0, [pc, #40]	; (800281c <ObdtacleAvoidance_Logic+0x108>)
 80027f2:	f000 f93f 	bl	8002a74 <UART_SendString>
		UART_SendFloat(Speed);
 80027f6:	4b08      	ldr	r3, [pc, #32]	; (8002818 <ObdtacleAvoidance_Logic+0x104>)
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f000 f958 	bl	8002ab0 <UART_SendFloat>
		UART_SendString("\r\n");
 8002800:	4807      	ldr	r0, [pc, #28]	; (8002820 <ObdtacleAvoidance_Logic+0x10c>)
 8002802:	f000 f937 	bl	8002a74 <UART_SendString>
	}
}
 8002806:	bf00      	nop
 8002808:	bf00      	nop
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	41a00000 	.word	0x41a00000
 8002814:	2000033c 	.word	0x2000033c
 8002818:	20000340 	.word	0x20000340
 800281c:	08008e20 	.word	0x08008e20
 8002820:	08008e1c 	.word	0x08008e1c

08002824 <SafeDistance_Logic>:

void SafeDistance_Logic(float Safe_Distance){
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
	//For safe distance detection
	if (Safe_Distance < SAFE_DISTANCE && Safe_Distance > THRESHOLD_DISTANCE) {
 800282c:	491d      	ldr	r1, [pc, #116]	; (80028a4 <SafeDistance_Logic+0x80>)
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7fe fc26 	bl	8001080 <__aeabi_fcmplt>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <SafeDistance_Logic+0x2c>
 800283a:	491b      	ldr	r1, [pc, #108]	; (80028a8 <SafeDistance_Logic+0x84>)
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f7fe fc3d 	bl	80010bc <__aeabi_fcmpgt>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d003      	beq.n	8002850 <SafeDistance_Logic+0x2c>
		Adaptive_Cruise_Control(Safe_Distance);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 f8cd 	bl	80029e8 <Adaptive_Cruise_Control>

		UART_SendString("Speed: ");
		UART_SendFloat(Speed);
		UART_SendString("\r\n");
	}
}
 800284e:	e024      	b.n	800289a <SafeDistance_Logic+0x76>
	} else if (Safe_Distance < THRESHOLD_DISTANCE) {
 8002850:	4915      	ldr	r1, [pc, #84]	; (80028a8 <SafeDistance_Logic+0x84>)
 8002852:	6878      	ldr	r0, [r7, #4]
 8002854:	f7fe fc14 	bl	8001080 <__aeabi_fcmplt>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d002      	beq.n	8002864 <SafeDistance_Logic+0x40>
		stop();
 800285e:	f7ff fefd 	bl	800265c <stop>
}
 8002862:	e01a      	b.n	800289a <SafeDistance_Logic+0x76>
		Current_Time = HAL_GetTick(); // Get the current time in milliseconds
 8002864:	f000 fca4 	bl	80031b0 <HAL_GetTick>
 8002868:	4603      	mov	r3, r0
 800286a:	4a10      	ldr	r2, [pc, #64]	; (80028ac <SafeDistance_Logic+0x88>)
 800286c:	6013      	str	r3, [r2, #0]
		Speed = Calculate_Speed(Safe_Distance, Current_Time);
 800286e:	4b0f      	ldr	r3, [pc, #60]	; (80028ac <SafeDistance_Logic+0x88>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4619      	mov	r1, r3
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	f7ff ff0f 	bl	8002698 <Calculate_Speed>
 800287a:	4603      	mov	r3, r0
 800287c:	4a0c      	ldr	r2, [pc, #48]	; (80028b0 <SafeDistance_Logic+0x8c>)
 800287e:	6013      	str	r3, [r2, #0]
		move_forward();
 8002880:	f7ff feac 	bl	80025dc <move_forward>
		UART_SendString("Speed: ");
 8002884:	480b      	ldr	r0, [pc, #44]	; (80028b4 <SafeDistance_Logic+0x90>)
 8002886:	f000 f8f5 	bl	8002a74 <UART_SendString>
		UART_SendFloat(Speed);
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <SafeDistance_Logic+0x8c>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f000 f90e 	bl	8002ab0 <UART_SendFloat>
		UART_SendString("\r\n");
 8002894:	4808      	ldr	r0, [pc, #32]	; (80028b8 <SafeDistance_Logic+0x94>)
 8002896:	f000 f8ed 	bl	8002a74 <UART_SendString>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	41f00000 	.word	0x41f00000
 80028a8:	41a00000 	.word	0x41a00000
 80028ac:	2000033c 	.word	0x2000033c
 80028b0:	20000340 	.word	0x20000340
 80028b4:	08008e20 	.word	0x08008e20
 80028b8:	08008e1c 	.word	0x08008e1c

080028bc <BlindSpot_Logic>:

void BlindSpot_Logic(float BlindSpot_Right, float BlindSpot_Left){
 80028bc:	b580      	push	{r7, lr}
 80028be:	b082      	sub	sp, #8
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
	//For blind spot detection
	if (((BlindSpot_Right > THRESHOLD_DISTANCE) && (BlindSpot_Right < SAFE_DISTANCE)) ||
 80028c6:	4921      	ldr	r1, [pc, #132]	; (800294c <BlindSpot_Logic+0x90>)
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f7fe fbf7 	bl	80010bc <__aeabi_fcmpgt>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d006      	beq.n	80028e2 <BlindSpot_Logic+0x26>
 80028d4:	491e      	ldr	r1, [pc, #120]	; (8002950 <BlindSpot_Logic+0x94>)
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe fbd2 	bl	8001080 <__aeabi_fcmplt>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d10d      	bne.n	80028fe <BlindSpot_Logic+0x42>
 80028e2:	491a      	ldr	r1, [pc, #104]	; (800294c <BlindSpot_Logic+0x90>)
 80028e4:	6838      	ldr	r0, [r7, #0]
 80028e6:	f7fe fbe9 	bl	80010bc <__aeabi_fcmpgt>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d010      	beq.n	8002912 <BlindSpot_Logic+0x56>
			((BlindSpot_Left > THRESHOLD_DISTANCE) && (BlindSpot_Left < SAFE_DISTANCE))){
 80028f0:	4917      	ldr	r1, [pc, #92]	; (8002950 <BlindSpot_Logic+0x94>)
 80028f2:	6838      	ldr	r0, [r7, #0]
 80028f4:	f7fe fbc4 	bl	8001080 <__aeabi_fcmplt>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d009      	beq.n	8002912 <BlindSpot_Logic+0x56>
		Alarm_Subsystem(ALARM_MEDIUM_LEVEL);
 80028fe:	2002      	movs	r0, #2
 8002900:	f000 f82e 	bl	8002960 <Alarm_Subsystem>
		UART_SendString("Be careful!! \r\n");
 8002904:	4813      	ldr	r0, [pc, #76]	; (8002954 <BlindSpot_Logic+0x98>)
 8002906:	f000 f8b5 	bl	8002a74 <UART_SendString>
		UART_SendString("Your blind spot is not safe\r\n");
 800290a:	4813      	ldr	r0, [pc, #76]	; (8002958 <BlindSpot_Logic+0x9c>)
 800290c:	f000 f8b2 	bl	8002a74 <UART_SendString>
 8002910:	e018      	b.n	8002944 <BlindSpot_Logic+0x88>
	} else if ((BlindSpot_Right < THRESHOLD_DISTANCE) || (BlindSpot_Left < THRESHOLD_DISTANCE)){
 8002912:	490e      	ldr	r1, [pc, #56]	; (800294c <BlindSpot_Logic+0x90>)
 8002914:	6878      	ldr	r0, [r7, #4]
 8002916:	f7fe fbb3 	bl	8001080 <__aeabi_fcmplt>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d106      	bne.n	800292e <BlindSpot_Logic+0x72>
 8002920:	490a      	ldr	r1, [pc, #40]	; (800294c <BlindSpot_Logic+0x90>)
 8002922:	6838      	ldr	r0, [r7, #0]
 8002924:	f7fe fbac 	bl	8001080 <__aeabi_fcmplt>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d006      	beq.n	800293c <BlindSpot_Logic+0x80>
		Alarm_Subsystem(ALARM_HIGH_LEVEL);
 800292e:	2003      	movs	r0, #3
 8002930:	f000 f816 	bl	8002960 <Alarm_Subsystem>
		UART_SendString("Danger!!!\r\n");
 8002934:	4809      	ldr	r0, [pc, #36]	; (800295c <BlindSpot_Logic+0xa0>)
 8002936:	f000 f89d 	bl	8002a74 <UART_SendString>
 800293a:	e003      	b.n	8002944 <BlindSpot_Logic+0x88>
	} else{
		Alarm_Subsystem(ALARM_LOW_LEVEL);
 800293c:	2001      	movs	r0, #1
 800293e:	f000 f80f 	bl	8002960 <Alarm_Subsystem>
	}
}
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}
 800294c:	41a00000 	.word	0x41a00000
 8002950:	41f00000 	.word	0x41f00000
 8002954:	08008e28 	.word	0x08008e28
 8002958:	08008e38 	.word	0x08008e38
 800295c:	08008e58 	.word	0x08008e58

08002960 <Alarm_Subsystem>:

void Alarm_Subsystem(uint8_t alarmLevel) {
 8002960:	b580      	push	{r7, lr}
 8002962:	b082      	sub	sp, #8
 8002964:	af00      	add	r7, sp, #0
 8002966:	4603      	mov	r3, r0
 8002968:	71fb      	strb	r3, [r7, #7]
	if (ALARM_OFF == alarmLevel) {
 800296a:	79fb      	ldrb	r3, [r7, #7]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d10b      	bne.n	8002988 <Alarm_Subsystem+0x28>
		Buzzer_OFF();
 8002970:	f7fe fbc6 	bl	8001100 <Buzzer_OFF>
		LED_OFF(GREEN_LED);
 8002974:	2000      	movs	r0, #0
 8002976:	f7ff fbbb 	bl	80020f0 <LED_OFF>
		LED_OFF(YELLOW_LED);
 800297a:	2001      	movs	r0, #1
 800297c:	f7ff fbb8 	bl	80020f0 <LED_OFF>
		LED_OFF(RED_LED);
 8002980:	2002      	movs	r0, #2
 8002982:	f7ff fbb5 	bl	80020f0 <LED_OFF>
		LED_OFF(YELLOW_LED);
		LED_ON(RED_LED);
	} else{
		/* Nothing */
	}
}
 8002986:	e02b      	b.n	80029e0 <Alarm_Subsystem+0x80>
	} else if (ALARM_LOW_LEVEL == alarmLevel) {
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	2b01      	cmp	r3, #1
 800298c:	d10b      	bne.n	80029a6 <Alarm_Subsystem+0x46>
		Buzzer_OFF();
 800298e:	f7fe fbb7 	bl	8001100 <Buzzer_OFF>
		LED_ON(GREEN_LED);
 8002992:	2000      	movs	r0, #0
 8002994:	f7ff fb6e 	bl	8002074 <LED_ON>
		LED_OFF(YELLOW_LED);
 8002998:	2001      	movs	r0, #1
 800299a:	f7ff fba9 	bl	80020f0 <LED_OFF>
		LED_OFF(RED_LED);
 800299e:	2002      	movs	r0, #2
 80029a0:	f7ff fba6 	bl	80020f0 <LED_OFF>
}
 80029a4:	e01c      	b.n	80029e0 <Alarm_Subsystem+0x80>
	} else if (ALARM_MEDIUM_LEVEL == alarmLevel) {
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d10b      	bne.n	80029c4 <Alarm_Subsystem+0x64>
		Buzzer_OFF();
 80029ac:	f7fe fba8 	bl	8001100 <Buzzer_OFF>
		LED_OFF(GREEN_LED);
 80029b0:	2000      	movs	r0, #0
 80029b2:	f7ff fb9d 	bl	80020f0 <LED_OFF>
		LED_ON(YELLOW_LED);
 80029b6:	2001      	movs	r0, #1
 80029b8:	f7ff fb5c 	bl	8002074 <LED_ON>
		LED_OFF(RED_LED);
 80029bc:	2002      	movs	r0, #2
 80029be:	f7ff fb97 	bl	80020f0 <LED_OFF>
}
 80029c2:	e00d      	b.n	80029e0 <Alarm_Subsystem+0x80>
	} else if(ALARM_HIGH_LEVEL == alarmLevel){
 80029c4:	79fb      	ldrb	r3, [r7, #7]
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d10a      	bne.n	80029e0 <Alarm_Subsystem+0x80>
		Buzzer_ON();
 80029ca:	f7fe fb8d 	bl	80010e8 <Buzzer_ON>
		LED_OFF(GREEN_LED);
 80029ce:	2000      	movs	r0, #0
 80029d0:	f7ff fb8e 	bl	80020f0 <LED_OFF>
		LED_OFF(YELLOW_LED);
 80029d4:	2001      	movs	r0, #1
 80029d6:	f7ff fb8b 	bl	80020f0 <LED_OFF>
		LED_ON(RED_LED);
 80029da:	2002      	movs	r0, #2
 80029dc:	f7ff fb4a 	bl	8002074 <LED_ON>
}
 80029e0:	bf00      	nop
 80029e2:	3708      	adds	r7, #8
 80029e4:	46bd      	mov	sp, r7
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <Adaptive_Cruise_Control>:


void Adaptive_Cruise_Control(float Distance){
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
	uint16_t speed = MAX_SPEED;
 80029f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f4:	81bb      	strh	r3, [r7, #12]

	for(uint16_t i = 30; i > 20; i--){
 80029f6:	231e      	movs	r3, #30
 80029f8:	81fb      	strh	r3, [r7, #14]
 80029fa:	e020      	b.n	8002a3e <Adaptive_Cruise_Control+0x56>
		if (Distance < (float) i) {
 80029fc:	89fb      	ldrh	r3, [r7, #14]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fe f948 	bl	8000c94 <__aeabi_ui2f>
 8002a04:	4603      	mov	r3, r0
 8002a06:	4619      	mov	r1, r3
 8002a08:	6878      	ldr	r0, [r7, #4]
 8002a0a:	f7fe fb39 	bl	8001080 <__aeabi_fcmplt>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d011      	beq.n	8002a38 <Adaptive_Cruise_Control+0x50>
			speed = (MAX_SPEED / 10) * (i - 20);
 8002a14:	89fb      	ldrh	r3, [r7, #14]
 8002a16:	461a      	mov	r2, r3
 8002a18:	0052      	lsls	r2, r2, #1
 8002a1a:	441a      	add	r2, r3
 8002a1c:	0092      	lsls	r2, r2, #2
 8002a1e:	441a      	add	r2, r3
 8002a20:	4611      	mov	r1, r2
 8002a22:	0189      	lsls	r1, r1, #6
 8002a24:	1a8a      	subs	r2, r1, r2
 8002a26:	00d2      	lsls	r2, r2, #3
 8002a28:	4413      	add	r3, r2
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	81bb      	strh	r3, [r7, #12]
			Speed_Control(speed);
 8002a30:	89bb      	ldrh	r3, [r7, #12]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7ff fe1c 	bl	8002670 <Speed_Control>
	for(uint16_t i = 30; i > 20; i--){
 8002a38:	89fb      	ldrh	r3, [r7, #14]
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	81fb      	strh	r3, [r7, #14]
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	2b14      	cmp	r3, #20
 8002a42:	d8db      	bhi.n	80029fc <Adaptive_Cruise_Control+0x14>
		}
	}
}
 8002a44:	bf00      	nop
 8002a46:	bf00      	nop
 8002a48:	3710      	adds	r7, #16
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <UART_Receiving_Init>:
/*------------------------- (Communication part start) ---------------------------------*/
/*
 * @Objective: Initiating receiving interrupt.
 *
 * */
void UART_Receiving_Init(void){
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
	 if (HAL_UART_Receive_IT(&huart1, &RX_Data, 1) != HAL_OK) {
 8002a54:	2201      	movs	r2, #1
 8002a56:	4905      	ldr	r1, [pc, #20]	; (8002a6c <UART_Receiving_Init+0x1c>)
 8002a58:	4805      	ldr	r0, [pc, #20]	; (8002a70 <UART_Receiving_Init+0x20>)
 8002a5a:	f002 fec4 	bl	80057e6 <HAL_UART_Receive_IT>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d001      	beq.n	8002a68 <UART_Receiving_Init+0x18>
		  Error_Handler();
 8002a64:	f000 f8a2 	bl	8002bac <Error_Handler>
	  }
}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	2000033a 	.word	0x2000033a
 8002a70:	20000350 	.word	0x20000350

08002a74 <UART_SendString>:


//Function to send string over UART(Blocking mode)
void UART_SendString(char *string){
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	uint16_t length = 0;
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	81fb      	strh	r3, [r7, #14]
	while(string[length] != '\0'){
 8002a80:	e002      	b.n	8002a88 <UART_SendString+0x14>
		length++;
 8002a82:	89fb      	ldrh	r3, [r7, #14]
 8002a84:	3301      	adds	r3, #1
 8002a86:	81fb      	strh	r3, [r7, #14]
	while(string[length] != '\0'){
 8002a88:	89fb      	ldrh	r3, [r7, #14]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1f6      	bne.n	8002a82 <UART_SendString+0xe>
	}

	HAL_UART_Transmit(&huart1, (uint8_t *)string, length, HAL_MAX_DELAY);
 8002a94:	89fa      	ldrh	r2, [r7, #14]
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	6879      	ldr	r1, [r7, #4]
 8002a9c:	4803      	ldr	r0, [pc, #12]	; (8002aac <UART_SendString+0x38>)
 8002a9e:	f002 fe10 	bl	80056c2 <HAL_UART_Transmit>
}
 8002aa2:	bf00      	nop
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000350 	.word	0x20000350

08002ab0 <UART_SendFloat>:

//Function to send float over UART(Blocking mode)
void UART_SendFloat(float num){
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
    char buffer[20];               // Buffer to hold the string representation of the float
    sprintf(buffer, "%.2f", num);  // Convert float to string with 2 decimal places
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7fd fcb5 	bl	8000428 <__aeabi_f2d>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	f107 000c 	add.w	r0, r7, #12
 8002ac6:	4906      	ldr	r1, [pc, #24]	; (8002ae0 <UART_SendFloat+0x30>)
 8002ac8:	f004 f806 	bl	8006ad8 <siprintf>
    UART_SendString(buffer);       // Send the string via UART
 8002acc:	f107 030c 	add.w	r3, r7, #12
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff ffcf 	bl	8002a74 <UART_SendString>
}
 8002ad6:	bf00      	nop
 8002ad8:	3720      	adds	r7, #32
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	08008e64 	.word	0x08008e64

08002ae4 <HAL_UART_RxCpltCallback>:

//Auto Called when receiving a new data over UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a2a      	ldr	r2, [pc, #168]	; (8002b9c <HAL_UART_RxCpltCallback+0xb8>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d14d      	bne.n	8002b92 <HAL_UART_RxCpltCallback+0xae>
    	//new_data_flag = 1;
        HAL_UART_Receive_IT(&huart1, &RX_Data, 1);
 8002af6:	2201      	movs	r2, #1
 8002af8:	4929      	ldr	r1, [pc, #164]	; (8002ba0 <HAL_UART_RxCpltCallback+0xbc>)
 8002afa:	482a      	ldr	r0, [pc, #168]	; (8002ba4 <HAL_UART_RxCpltCallback+0xc0>)
 8002afc:	f002 fe73 	bl	80057e6 <HAL_UART_Receive_IT>
		switch (RX_Data) {
 8002b00:	4b27      	ldr	r3, [pc, #156]	; (8002ba0 <HAL_UART_RxCpltCallback+0xbc>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	3b42      	subs	r3, #66	; 0x42
 8002b06:	2b11      	cmp	r3, #17
 8002b08:	d842      	bhi.n	8002b90 <HAL_UART_RxCpltCallback+0xac>
 8002b0a:	a201      	add	r2, pc, #4	; (adr r2, 8002b10 <HAL_UART_RxCpltCallback+0x2c>)
 8002b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b10:	08002b61 	.word	0x08002b61
 8002b14:	08002b91 	.word	0x08002b91
 8002b18:	08002b89 	.word	0x08002b89
 8002b1c:	08002b91 	.word	0x08002b91
 8002b20:	08002b59 	.word	0x08002b59
 8002b24:	08002b91 	.word	0x08002b91
 8002b28:	08002b91 	.word	0x08002b91
 8002b2c:	08002b91 	.word	0x08002b91
 8002b30:	08002b91 	.word	0x08002b91
 8002b34:	08002b91 	.word	0x08002b91
 8002b38:	08002b71 	.word	0x08002b71
 8002b3c:	08002b91 	.word	0x08002b91
 8002b40:	08002b91 	.word	0x08002b91
 8002b44:	08002b81 	.word	0x08002b81
 8002b48:	08002b91 	.word	0x08002b91
 8002b4c:	08002b91 	.word	0x08002b91
 8002b50:	08002b69 	.word	0x08002b69
 8002b54:	08002b79 	.word	0x08002b79
			case FORWARD:
				current_state = Forward;
 8002b58:	4b13      	ldr	r3, [pc, #76]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
				break;
 8002b5e:	e018      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case BACKWARD:
				current_state = Backward;
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b62:	2201      	movs	r2, #1
 8002b64:	701a      	strb	r2, [r3, #0]
				break;
 8002b66:	e014      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case RIGHT:
				current_state = Right;
 8002b68:	4b0f      	ldr	r3, [pc, #60]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	701a      	strb	r2, [r3, #0]
				break;
 8002b6e:	e010      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case LEFT:
				current_state = Left;
 8002b70:	4b0d      	ldr	r3, [pc, #52]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b72:	2203      	movs	r2, #3
 8002b74:	701a      	strb	r2, [r3, #0]
				break;
 8002b76:	e00c      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case STOP:
				current_state = Stop;
 8002b78:	4b0b      	ldr	r3, [pc, #44]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	701a      	strb	r2, [r3, #0]
				break;
 8002b7e:	e008      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case OBSTACLE_AVOIDANCE:
				current_state = Obstacle_Avoidance;
 8002b80:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b82:	2205      	movs	r2, #5
 8002b84:	701a      	strb	r2, [r3, #0]
				break;
 8002b86:	e004      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			case BLIND_SPOT_SAFE_DISTANCE:
				current_state = BlindSpot_SafeDistance;
 8002b88:	4b07      	ldr	r3, [pc, #28]	; (8002ba8 <HAL_UART_RxCpltCallback+0xc4>)
 8002b8a:	2206      	movs	r2, #6
 8002b8c:	701a      	strb	r2, [r3, #0]
				break;
 8002b8e:	e000      	b.n	8002b92 <HAL_UART_RxCpltCallback+0xae>

			default:
				break;
 8002b90:	bf00      	nop
		}

    }
}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	40013800 	.word	0x40013800
 8002ba0:	2000033a 	.word	0x2000033a
 8002ba4:	20000350 	.word	0x20000350
 8002ba8:	20000000 	.word	0x20000000

08002bac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bac:	b480      	push	{r7}
 8002bae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb0:	b672      	cpsid	i
}
 8002bb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bb4:	e7fe      	b.n	8002bb4 <Error_Handler+0x8>
	...

08002bb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <HAL_MspInit+0x5c>)
 8002bc0:	699b      	ldr	r3, [r3, #24]
 8002bc2:	4a14      	ldr	r2, [pc, #80]	; (8002c14 <HAL_MspInit+0x5c>)
 8002bc4:	f043 0301 	orr.w	r3, r3, #1
 8002bc8:	6193      	str	r3, [r2, #24]
 8002bca:	4b12      	ldr	r3, [pc, #72]	; (8002c14 <HAL_MspInit+0x5c>)
 8002bcc:	699b      	ldr	r3, [r3, #24]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bd6:	4b0f      	ldr	r3, [pc, #60]	; (8002c14 <HAL_MspInit+0x5c>)
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	4a0e      	ldr	r2, [pc, #56]	; (8002c14 <HAL_MspInit+0x5c>)
 8002bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002be0:	61d3      	str	r3, [r2, #28]
 8002be2:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <HAL_MspInit+0x5c>)
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bea:	607b      	str	r3, [r7, #4]
 8002bec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002bee:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <HAL_MspInit+0x60>)
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	60fb      	str	r3, [r7, #12]
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	4a04      	ldr	r2, [pc, #16]	; (8002c18 <HAL_MspInit+0x60>)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c0a:	bf00      	nop
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr
 8002c14:	40021000 	.word	0x40021000
 8002c18:	40010000 	.word	0x40010000

08002c1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c20:	e7fe      	b.n	8002c20 <NMI_Handler+0x4>

08002c22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c22:	b480      	push	{r7}
 8002c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c26:	e7fe      	b.n	8002c26 <HardFault_Handler+0x4>

08002c28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c2c:	e7fe      	b.n	8002c2c <MemManage_Handler+0x4>

08002c2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c2e:	b480      	push	{r7}
 8002c30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c32:	e7fe      	b.n	8002c32 <BusFault_Handler+0x4>

08002c34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c38:	e7fe      	b.n	8002c38 <UsageFault_Handler+0x4>

08002c3a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr

08002c46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c46:	b480      	push	{r7}
 8002c48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c52:	b480      	push	{r7}
 8002c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc80      	pop	{r7}
 8002c5c:	4770      	bx	lr

08002c5e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c62:	f000 fa93 	bl	800318c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  SysTick_CallBack();
 8002c66:	f7ff fc97 	bl	8002598 <SysTick_CallBack>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
	...

08002c70 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <TIM3_IRQHandler+0x10>)
 8002c76:	f001 fd37 	bl	80046e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	200002a8 	.word	0x200002a8

08002c84 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c88:	4802      	ldr	r0, [pc, #8]	; (8002c94 <TIM4_IRQHandler+0x10>)
 8002c8a:	f001 fd2d 	bl	80046e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	200002f0 	.word	0x200002f0

08002c98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <USART1_IRQHandler+0x10>)
 8002c9e:	f002 fdd3 	bl	8005848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	20000350 	.word	0x20000350

08002cac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002cac:	b480      	push	{r7}
 8002cae:	af00      	add	r7, sp, #0
  return 1;
 8002cb0:	2301      	movs	r3, #1
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr

08002cba <_kill>:

int _kill(int pid, int sig)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002cc4:	f003 ffbe 	bl	8006c44 <__errno>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	2216      	movs	r2, #22
 8002ccc:	601a      	str	r2, [r3, #0]
  return -1;
 8002cce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3708      	adds	r7, #8
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <_exit>:

void _exit (int status)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002ce2:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7ff ffe7 	bl	8002cba <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cec:	e7fe      	b.n	8002cec <_exit+0x12>

08002cee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cee:	b580      	push	{r7, lr}
 8002cf0:	b086      	sub	sp, #24
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	60f8      	str	r0, [r7, #12]
 8002cf6:	60b9      	str	r1, [r7, #8]
 8002cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	e00a      	b.n	8002d16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d00:	f3af 8000 	nop.w
 8002d04:	4601      	mov	r1, r0
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	60ba      	str	r2, [r7, #8]
 8002d0c:	b2ca      	uxtb	r2, r1
 8002d0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3301      	adds	r3, #1
 8002d14:	617b      	str	r3, [r7, #20]
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	dbf0      	blt.n	8002d00 <_read+0x12>
  }

  return len;
 8002d1e:	687b      	ldr	r3, [r7, #4]
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	60f8      	str	r0, [r7, #12]
 8002d30:	60b9      	str	r1, [r7, #8]
 8002d32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
 8002d38:	e009      	b.n	8002d4e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	60ba      	str	r2, [r7, #8]
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d48:	697b      	ldr	r3, [r7, #20]
 8002d4a:	3301      	adds	r3, #1
 8002d4c:	617b      	str	r3, [r7, #20]
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	dbf1      	blt.n	8002d3a <_write+0x12>
  }
  return len;
 8002d56:	687b      	ldr	r3, [r7, #4]
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3718      	adds	r7, #24
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <_close>:

int _close(int file)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
 8002d7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d86:	605a      	str	r2, [r3, #4]
  return 0;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	370c      	adds	r7, #12
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <_isatty>:

int _isatty(int file)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d9c:	2301      	movs	r3, #1
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3714      	adds	r7, #20
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002dc8:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <_sbrk+0x5c>)
 8002dca:	4b15      	ldr	r3, [pc, #84]	; (8002e20 <_sbrk+0x60>)
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dd4:	4b13      	ldr	r3, [pc, #76]	; (8002e24 <_sbrk+0x64>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d102      	bne.n	8002de2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ddc:	4b11      	ldr	r3, [pc, #68]	; (8002e24 <_sbrk+0x64>)
 8002dde:	4a12      	ldr	r2, [pc, #72]	; (8002e28 <_sbrk+0x68>)
 8002de0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002de2:	4b10      	ldr	r3, [pc, #64]	; (8002e24 <_sbrk+0x64>)
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4413      	add	r3, r2
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d207      	bcs.n	8002e00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002df0:	f003 ff28 	bl	8006c44 <__errno>
 8002df4:	4603      	mov	r3, r0
 8002df6:	220c      	movs	r2, #12
 8002df8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002dfe:	e009      	b.n	8002e14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e00:	4b08      	ldr	r3, [pc, #32]	; (8002e24 <_sbrk+0x64>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e06:	4b07      	ldr	r3, [pc, #28]	; (8002e24 <_sbrk+0x64>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	4413      	add	r3, r2
 8002e0e:	4a05      	ldr	r2, [pc, #20]	; (8002e24 <_sbrk+0x64>)
 8002e10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e12:	68fb      	ldr	r3, [r7, #12]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3718      	adds	r7, #24
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}
 8002e1c:	20005000 	.word	0x20005000
 8002e20:	00000400 	.word	0x00000400
 8002e24:	2000034c 	.word	0x2000034c
 8002e28:	200004e8 	.word	0x200004e8

08002e2c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e30:	bf00      	nop
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bc80      	pop	{r7}
 8002e36:	4770      	bx	lr

08002e38 <HAL_TIM_Base_MspInit>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b08c      	sub	sp, #48	; 0x30
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e40:	f107 0320 	add.w	r3, r7, #32
 8002e44:	2200      	movs	r2, #0
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	605a      	str	r2, [r3, #4]
 8002e4a:	609a      	str	r2, [r3, #8]
 8002e4c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e56:	d10c      	bne.n	8002e72 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e58:	4b3a      	ldr	r3, [pc, #232]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e5a:	69db      	ldr	r3, [r3, #28]
 8002e5c:	4a39      	ldr	r2, [pc, #228]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	61d3      	str	r3, [r2, #28]
 8002e64:	4b37      	ldr	r3, [pc, #220]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e66:	69db      	ldr	r3, [r3, #28]
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	61fb      	str	r3, [r7, #28]
 8002e6e:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002e70:	e063      	b.n	8002f3a <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM3)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a34      	ldr	r2, [pc, #208]	; (8002f48 <HAL_TIM_Base_MspInit+0x110>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d12c      	bne.n	8002ed6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002e7c:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e7e:	69db      	ldr	r3, [r3, #28]
 8002e80:	4a30      	ldr	r2, [pc, #192]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e82:	f043 0302 	orr.w	r3, r3, #2
 8002e86:	61d3      	str	r3, [r2, #28]
 8002e88:	4b2e      	ldr	r3, [pc, #184]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e8a:	69db      	ldr	r3, [r3, #28]
 8002e8c:	f003 0302 	and.w	r3, r3, #2
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e94:	4b2b      	ldr	r3, [pc, #172]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	4a2a      	ldr	r2, [pc, #168]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002e9a:	f043 0304 	orr.w	r3, r3, #4
 8002e9e:	6193      	str	r3, [r2, #24]
 8002ea0:	4b28      	ldr	r3, [pc, #160]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	617b      	str	r3, [r7, #20]
 8002eaa:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = Echo3_Pin|Echo4_Pin;
 8002eac:	23c0      	movs	r3, #192	; 0xc0
 8002eae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb8:	f107 0320 	add.w	r3, r7, #32
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	4823      	ldr	r0, [pc, #140]	; (8002f4c <HAL_TIM_Base_MspInit+0x114>)
 8002ec0:	f000 fb62 	bl	8003588 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	201d      	movs	r0, #29
 8002eca:	f000 fa76 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ece:	201d      	movs	r0, #29
 8002ed0:	f000 fa8f 	bl	80033f2 <HAL_NVIC_EnableIRQ>
}
 8002ed4:	e031      	b.n	8002f3a <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM4)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a1d      	ldr	r2, [pc, #116]	; (8002f50 <HAL_TIM_Base_MspInit+0x118>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d12c      	bne.n	8002f3a <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ee0:	4b18      	ldr	r3, [pc, #96]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002ee2:	69db      	ldr	r3, [r3, #28]
 8002ee4:	4a17      	ldr	r2, [pc, #92]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002ee6:	f043 0304 	orr.w	r3, r3, #4
 8002eea:	61d3      	str	r3, [r2, #28]
 8002eec:	4b15      	ldr	r3, [pc, #84]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	613b      	str	r3, [r7, #16]
 8002ef6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ef8:	4b12      	ldr	r3, [pc, #72]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002efa:	699b      	ldr	r3, [r3, #24]
 8002efc:	4a11      	ldr	r2, [pc, #68]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002efe:	f043 0308 	orr.w	r3, r3, #8
 8002f02:	6193      	str	r3, [r2, #24]
 8002f04:	4b0f      	ldr	r3, [pc, #60]	; (8002f44 <HAL_TIM_Base_MspInit+0x10c>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 0308 	and.w	r3, r3, #8
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Echo1_Pin|Echo2_Pin|Echo5_Pin;
 8002f10:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f16:	2300      	movs	r3, #0
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1e:	f107 0320 	add.w	r3, r7, #32
 8002f22:	4619      	mov	r1, r3
 8002f24:	480b      	ldr	r0, [pc, #44]	; (8002f54 <HAL_TIM_Base_MspInit+0x11c>)
 8002f26:	f000 fb2f 	bl	8003588 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	201e      	movs	r0, #30
 8002f30:	f000 fa43 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f34:	201e      	movs	r0, #30
 8002f36:	f000 fa5c 	bl	80033f2 <HAL_NVIC_EnableIRQ>
}
 8002f3a:	bf00      	nop
 8002f3c:	3730      	adds	r7, #48	; 0x30
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	40000400 	.word	0x40000400
 8002f4c:	40010800 	.word	0x40010800
 8002f50:	40000800 	.word	0x40000800
 8002f54:	40010c00 	.word	0x40010c00

08002f58 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b088      	sub	sp, #32
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f60:	f107 0310 	add.w	r3, r7, #16
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	605a      	str	r2, [r3, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
 8002f6c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f76:	d117      	bne.n	8002fa8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f78:	4b0d      	ldr	r3, [pc, #52]	; (8002fb0 <HAL_TIM_MspPostInit+0x58>)
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	4a0c      	ldr	r2, [pc, #48]	; (8002fb0 <HAL_TIM_MspPostInit+0x58>)
 8002f7e:	f043 0304 	orr.w	r3, r3, #4
 8002f82:	6193      	str	r3, [r2, #24]
 8002f84:	4b0a      	ldr	r3, [pc, #40]	; (8002fb0 <HAL_TIM_MspPostInit+0x58>)
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	60fb      	str	r3, [r7, #12]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = L298_ENA_Pin|L298_ENB_Pin;
 8002f90:	2306      	movs	r3, #6
 8002f92:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f94:	2302      	movs	r3, #2
 8002f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f9c:	f107 0310 	add.w	r3, r7, #16
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4804      	ldr	r0, [pc, #16]	; (8002fb4 <HAL_TIM_MspPostInit+0x5c>)
 8002fa4:	f000 faf0 	bl	8003588 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002fa8:	bf00      	nop
 8002faa:	3720      	adds	r7, #32
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40010800 	.word	0x40010800

08002fb8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fbe:	4a12      	ldr	r2, [pc, #72]	; (8003008 <MX_USART1_UART_Init+0x50>)
 8002fc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002fc2:	4b10      	ldr	r3, [pc, #64]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fc4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002fc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fca:	4b0e      	ldr	r3, [pc, #56]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fd6:	4b0b      	ldr	r3, [pc, #44]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fdc:	4b09      	ldr	r3, [pc, #36]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fde:	220c      	movs	r2, #12
 8002fe0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fe2:	4b08      	ldr	r3, [pc, #32]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe8:	4b06      	ldr	r3, [pc, #24]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fee:	4805      	ldr	r0, [pc, #20]	; (8003004 <MX_USART1_UART_Init+0x4c>)
 8002ff0:	f002 fb1a 	bl	8005628 <HAL_UART_Init>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002ffa:	f7ff fdd7 	bl	8002bac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ffe:	bf00      	nop
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	20000350 	.word	0x20000350
 8003008:	40013800 	.word	0x40013800

0800300c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003014:	f107 0310 	add.w	r3, r7, #16
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	605a      	str	r2, [r3, #4]
 800301e:	609a      	str	r2, [r3, #8]
 8003020:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <HAL_UART_MspInit+0x9c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d139      	bne.n	80030a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800302c:	4b1f      	ldr	r3, [pc, #124]	; (80030ac <HAL_UART_MspInit+0xa0>)
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	4a1e      	ldr	r2, [pc, #120]	; (80030ac <HAL_UART_MspInit+0xa0>)
 8003032:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003036:	6193      	str	r3, [r2, #24]
 8003038:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <HAL_UART_MspInit+0xa0>)
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003040:	60fb      	str	r3, [r7, #12]
 8003042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003044:	4b19      	ldr	r3, [pc, #100]	; (80030ac <HAL_UART_MspInit+0xa0>)
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	4a18      	ldr	r2, [pc, #96]	; (80030ac <HAL_UART_MspInit+0xa0>)
 800304a:	f043 0304 	orr.w	r3, r3, #4
 800304e:	6193      	str	r3, [r2, #24]
 8003050:	4b16      	ldr	r3, [pc, #88]	; (80030ac <HAL_UART_MspInit+0xa0>)
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800305c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003060:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003062:	2302      	movs	r3, #2
 8003064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003066:	2303      	movs	r3, #3
 8003068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800306a:	f107 0310 	add.w	r3, r7, #16
 800306e:	4619      	mov	r1, r3
 8003070:	480f      	ldr	r0, [pc, #60]	; (80030b0 <HAL_UART_MspInit+0xa4>)
 8003072:	f000 fa89 	bl	8003588 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003076:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800307a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800307c:	2300      	movs	r3, #0
 800307e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003080:	2300      	movs	r3, #0
 8003082:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003084:	f107 0310 	add.w	r3, r7, #16
 8003088:	4619      	mov	r1, r3
 800308a:	4809      	ldr	r0, [pc, #36]	; (80030b0 <HAL_UART_MspInit+0xa4>)
 800308c:	f000 fa7c 	bl	8003588 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003090:	2200      	movs	r2, #0
 8003092:	2100      	movs	r1, #0
 8003094:	2025      	movs	r0, #37	; 0x25
 8003096:	f000 f990 	bl	80033ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800309a:	2025      	movs	r0, #37	; 0x25
 800309c:	f000 f9a9 	bl	80033f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80030a0:	bf00      	nop
 80030a2:	3720      	adds	r7, #32
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40013800 	.word	0x40013800
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40010800 	.word	0x40010800

080030b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80030b4:	480c      	ldr	r0, [pc, #48]	; (80030e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80030b6:	490d      	ldr	r1, [pc, #52]	; (80030ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030b8:	4a0d      	ldr	r2, [pc, #52]	; (80030f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030bc:	e002      	b.n	80030c4 <LoopCopyDataInit>

080030be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030c2:	3304      	adds	r3, #4

080030c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030c8:	d3f9      	bcc.n	80030be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030cc:	4c0a      	ldr	r4, [pc, #40]	; (80030f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80030ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030d0:	e001      	b.n	80030d6 <LoopFillZerobss>

080030d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030d4:	3204      	adds	r2, #4

080030d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030d8:	d3fb      	bcc.n	80030d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80030da:	f7ff fea7 	bl	8002e2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030de:	f003 fdb7 	bl	8006c50 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80030e2:	f7ff f891 	bl	8002208 <main>
  bx lr
 80030e6:	4770      	bx	lr
  ldr r0, =_sdata
 80030e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030ec:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030f0:	080092b4 	.word	0x080092b4
  ldr r2, =_sbss
 80030f4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80030f8:	200004e4 	.word	0x200004e4

080030fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80030fc:	e7fe      	b.n	80030fc <ADC1_2_IRQHandler>
	...

08003100 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003104:	4b08      	ldr	r3, [pc, #32]	; (8003128 <HAL_Init+0x28>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a07      	ldr	r2, [pc, #28]	; (8003128 <HAL_Init+0x28>)
 800310a:	f043 0310 	orr.w	r3, r3, #16
 800310e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003110:	2003      	movs	r0, #3
 8003112:	f000 f947 	bl	80033a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003116:	200f      	movs	r0, #15
 8003118:	f000 f808 	bl	800312c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800311c:	f7ff fd4c 	bl	8002bb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	40022000 	.word	0x40022000

0800312c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003134:	4b12      	ldr	r3, [pc, #72]	; (8003180 <HAL_InitTick+0x54>)
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	4b12      	ldr	r3, [pc, #72]	; (8003184 <HAL_InitTick+0x58>)
 800313a:	781b      	ldrb	r3, [r3, #0]
 800313c:	4619      	mov	r1, r3
 800313e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003142:	fbb3 f3f1 	udiv	r3, r3, r1
 8003146:	fbb2 f3f3 	udiv	r3, r2, r3
 800314a:	4618      	mov	r0, r3
 800314c:	f000 f95f 	bl	800340e <HAL_SYSTICK_Config>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e00e      	b.n	8003178 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b0f      	cmp	r3, #15
 800315e:	d80a      	bhi.n	8003176 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003160:	2200      	movs	r2, #0
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	f04f 30ff 	mov.w	r0, #4294967295
 8003168:	f000 f927 	bl	80033ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800316c:	4a06      	ldr	r2, [pc, #24]	; (8003188 <HAL_InitTick+0x5c>)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	e000      	b.n	8003178 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
}
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000004 	.word	0x20000004
 8003184:	2000000c 	.word	0x2000000c
 8003188:	20000008 	.word	0x20000008

0800318c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <HAL_IncTick+0x1c>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	461a      	mov	r2, r3
 8003196:	4b05      	ldr	r3, [pc, #20]	; (80031ac <HAL_IncTick+0x20>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4413      	add	r3, r2
 800319c:	4a03      	ldr	r2, [pc, #12]	; (80031ac <HAL_IncTick+0x20>)
 800319e:	6013      	str	r3, [r2, #0]
}
 80031a0:	bf00      	nop
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bc80      	pop	{r7}
 80031a6:	4770      	bx	lr
 80031a8:	2000000c 	.word	0x2000000c
 80031ac:	20000394 	.word	0x20000394

080031b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  return uwTick;
 80031b4:	4b02      	ldr	r3, [pc, #8]	; (80031c0 <HAL_GetTick+0x10>)
 80031b6:	681b      	ldr	r3, [r3, #0]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bc80      	pop	{r7}
 80031be:	4770      	bx	lr
 80031c0:	20000394 	.word	0x20000394

080031c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031cc:	f7ff fff0 	bl	80031b0 <HAL_GetTick>
 80031d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031dc:	d005      	beq.n	80031ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031de:	4b0a      	ldr	r3, [pc, #40]	; (8003208 <HAL_Delay+0x44>)
 80031e0:	781b      	ldrb	r3, [r3, #0]
 80031e2:	461a      	mov	r2, r3
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	4413      	add	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031ea:	bf00      	nop
 80031ec:	f7ff ffe0 	bl	80031b0 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	68fa      	ldr	r2, [r7, #12]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d8f7      	bhi.n	80031ec <HAL_Delay+0x28>
  {
  }
}
 80031fc:	bf00      	nop
 80031fe:	bf00      	nop
 8003200:	3710      	adds	r7, #16
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	2000000c 	.word	0x2000000c

0800320c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0307 	and.w	r3, r3, #7
 800321a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800321c:	4b0c      	ldr	r3, [pc, #48]	; (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003228:	4013      	ands	r3, r2
 800322a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003234:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003238:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800323c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323e:	4a04      	ldr	r2, [pc, #16]	; (8003250 <__NVIC_SetPriorityGrouping+0x44>)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	60d3      	str	r3, [r2, #12]
}
 8003244:	bf00      	nop
 8003246:	3714      	adds	r7, #20
 8003248:	46bd      	mov	sp, r7
 800324a:	bc80      	pop	{r7}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	e000ed00 	.word	0xe000ed00

08003254 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003258:	4b04      	ldr	r3, [pc, #16]	; (800326c <__NVIC_GetPriorityGrouping+0x18>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0a1b      	lsrs	r3, r3, #8
 800325e:	f003 0307 	and.w	r3, r3, #7
}
 8003262:	4618      	mov	r0, r3
 8003264:	46bd      	mov	sp, r7
 8003266:	bc80      	pop	{r7}
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	e000ed00 	.word	0xe000ed00

08003270 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	4603      	mov	r3, r0
 8003278:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800327a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327e:	2b00      	cmp	r3, #0
 8003280:	db0b      	blt.n	800329a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	f003 021f 	and.w	r2, r3, #31
 8003288:	4906      	ldr	r1, [pc, #24]	; (80032a4 <__NVIC_EnableIRQ+0x34>)
 800328a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328e:	095b      	lsrs	r3, r3, #5
 8003290:	2001      	movs	r0, #1
 8003292:	fa00 f202 	lsl.w	r2, r0, r2
 8003296:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr
 80032a4:	e000e100 	.word	0xe000e100

080032a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	6039      	str	r1, [r7, #0]
 80032b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	db0a      	blt.n	80032d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	490c      	ldr	r1, [pc, #48]	; (80032f4 <__NVIC_SetPriority+0x4c>)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	0112      	lsls	r2, r2, #4
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	440b      	add	r3, r1
 80032cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d0:	e00a      	b.n	80032e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	4908      	ldr	r1, [pc, #32]	; (80032f8 <__NVIC_SetPriority+0x50>)
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	3b04      	subs	r3, #4
 80032e0:	0112      	lsls	r2, r2, #4
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	440b      	add	r3, r1
 80032e6:	761a      	strb	r2, [r3, #24]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	e000e100 	.word	0xe000e100
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b089      	sub	sp, #36	; 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f1c3 0307 	rsb	r3, r3, #7
 8003316:	2b04      	cmp	r3, #4
 8003318:	bf28      	it	cs
 800331a:	2304      	movcs	r3, #4
 800331c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3304      	adds	r3, #4
 8003322:	2b06      	cmp	r3, #6
 8003324:	d902      	bls.n	800332c <NVIC_EncodePriority+0x30>
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3b03      	subs	r3, #3
 800332a:	e000      	b.n	800332e <NVIC_EncodePriority+0x32>
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	f04f 32ff 	mov.w	r2, #4294967295
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	401a      	ands	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003344:	f04f 31ff 	mov.w	r1, #4294967295
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	43d9      	mvns	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003354:	4313      	orrs	r3, r2
         );
}
 8003356:	4618      	mov	r0, r3
 8003358:	3724      	adds	r7, #36	; 0x24
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	3b01      	subs	r3, #1
 800336c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003370:	d301      	bcc.n	8003376 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003372:	2301      	movs	r3, #1
 8003374:	e00f      	b.n	8003396 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003376:	4a0a      	ldr	r2, [pc, #40]	; (80033a0 <SysTick_Config+0x40>)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	3b01      	subs	r3, #1
 800337c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800337e:	210f      	movs	r1, #15
 8003380:	f04f 30ff 	mov.w	r0, #4294967295
 8003384:	f7ff ff90 	bl	80032a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003388:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <SysTick_Config+0x40>)
 800338a:	2200      	movs	r2, #0
 800338c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800338e:	4b04      	ldr	r3, [pc, #16]	; (80033a0 <SysTick_Config+0x40>)
 8003390:	2207      	movs	r2, #7
 8003392:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3708      	adds	r7, #8
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	e000e010 	.word	0xe000e010

080033a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033ac:	6878      	ldr	r0, [r7, #4]
 80033ae:	f7ff ff2d 	bl	800320c <__NVIC_SetPriorityGrouping>
}
 80033b2:	bf00      	nop
 80033b4:	3708      	adds	r7, #8
 80033b6:	46bd      	mov	sp, r7
 80033b8:	bd80      	pop	{r7, pc}

080033ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ba:	b580      	push	{r7, lr}
 80033bc:	b086      	sub	sp, #24
 80033be:	af00      	add	r7, sp, #0
 80033c0:	4603      	mov	r3, r0
 80033c2:	60b9      	str	r1, [r7, #8]
 80033c4:	607a      	str	r2, [r7, #4]
 80033c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033c8:	2300      	movs	r3, #0
 80033ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033cc:	f7ff ff42 	bl	8003254 <__NVIC_GetPriorityGrouping>
 80033d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	68b9      	ldr	r1, [r7, #8]
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f7ff ff90 	bl	80032fc <NVIC_EncodePriority>
 80033dc:	4602      	mov	r2, r0
 80033de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e2:	4611      	mov	r1, r2
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff ff5f 	bl	80032a8 <__NVIC_SetPriority>
}
 80033ea:	bf00      	nop
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b082      	sub	sp, #8
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	4603      	mov	r3, r0
 80033fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff35 	bl	8003270 <__NVIC_EnableIRQ>
}
 8003406:	bf00      	nop
 8003408:	3708      	adds	r7, #8
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b082      	sub	sp, #8
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003416:	6878      	ldr	r0, [r7, #4]
 8003418:	f7ff ffa2 	bl	8003360 <SysTick_Config>
 800341c:	4603      	mov	r3, r0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}

08003426 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003426:	b480      	push	{r7}
 8003428:	b085      	sub	sp, #20
 800342a:	af00      	add	r7, sp, #0
 800342c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800342e:	2300      	movs	r3, #0
 8003430:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003438:	2b02      	cmp	r3, #2
 800343a:	d008      	beq.n	800344e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2204      	movs	r2, #4
 8003440:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e020      	b.n	8003490 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 020e 	bic.w	r2, r2, #14
 800345c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0201 	bic.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003476:	2101      	movs	r1, #1
 8003478:	fa01 f202 	lsl.w	r2, r1, r2
 800347c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800348e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	bc80      	pop	{r7}
 8003498:	4770      	bx	lr
	...

0800349c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a4:	2300      	movs	r3, #0
 80034a6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d005      	beq.n	80034be <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	2204      	movs	r2, #4
 80034b6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
 80034bc:	e051      	b.n	8003562 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f022 020e 	bic.w	r2, r2, #14
 80034cc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f022 0201 	bic.w	r2, r2, #1
 80034dc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a22      	ldr	r2, [pc, #136]	; (800356c <HAL_DMA_Abort_IT+0xd0>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d029      	beq.n	800353c <HAL_DMA_Abort_IT+0xa0>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a20      	ldr	r2, [pc, #128]	; (8003570 <HAL_DMA_Abort_IT+0xd4>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d022      	beq.n	8003538 <HAL_DMA_Abort_IT+0x9c>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a1f      	ldr	r2, [pc, #124]	; (8003574 <HAL_DMA_Abort_IT+0xd8>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d01a      	beq.n	8003532 <HAL_DMA_Abort_IT+0x96>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a1d      	ldr	r2, [pc, #116]	; (8003578 <HAL_DMA_Abort_IT+0xdc>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d012      	beq.n	800352c <HAL_DMA_Abort_IT+0x90>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1c      	ldr	r2, [pc, #112]	; (800357c <HAL_DMA_Abort_IT+0xe0>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d00a      	beq.n	8003526 <HAL_DMA_Abort_IT+0x8a>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a1a      	ldr	r2, [pc, #104]	; (8003580 <HAL_DMA_Abort_IT+0xe4>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d102      	bne.n	8003520 <HAL_DMA_Abort_IT+0x84>
 800351a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800351e:	e00e      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 8003520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003524:	e00b      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 8003526:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800352a:	e008      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 800352c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003530:	e005      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 8003532:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003536:	e002      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 8003538:	2310      	movs	r3, #16
 800353a:	e000      	b.n	800353e <HAL_DMA_Abort_IT+0xa2>
 800353c:	2301      	movs	r3, #1
 800353e:	4a11      	ldr	r2, [pc, #68]	; (8003584 <HAL_DMA_Abort_IT+0xe8>)
 8003540:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	4798      	blx	r3
    } 
  }
  return status;
 8003562:	7bfb      	ldrb	r3, [r7, #15]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40020008 	.word	0x40020008
 8003570:	4002001c 	.word	0x4002001c
 8003574:	40020030 	.word	0x40020030
 8003578:	40020044 	.word	0x40020044
 800357c:	40020058 	.word	0x40020058
 8003580:	4002006c 	.word	0x4002006c
 8003584:	40020000 	.word	0x40020000

08003588 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003588:	b480      	push	{r7}
 800358a:	b08b      	sub	sp, #44	; 0x2c
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003592:	2300      	movs	r3, #0
 8003594:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003596:	2300      	movs	r3, #0
 8003598:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359a:	e169      	b.n	8003870 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800359c:	2201      	movs	r2, #1
 800359e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	69fa      	ldr	r2, [r7, #28]
 80035ac:	4013      	ands	r3, r2
 80035ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	f040 8158 	bne.w	800386a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	4a9a      	ldr	r2, [pc, #616]	; (8003828 <HAL_GPIO_Init+0x2a0>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d05e      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
 80035c4:	4a98      	ldr	r2, [pc, #608]	; (8003828 <HAL_GPIO_Init+0x2a0>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d875      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 80035ca:	4a98      	ldr	r2, [pc, #608]	; (800382c <HAL_GPIO_Init+0x2a4>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d058      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
 80035d0:	4a96      	ldr	r2, [pc, #600]	; (800382c <HAL_GPIO_Init+0x2a4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d86f      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 80035d6:	4a96      	ldr	r2, [pc, #600]	; (8003830 <HAL_GPIO_Init+0x2a8>)
 80035d8:	4293      	cmp	r3, r2
 80035da:	d052      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
 80035dc:	4a94      	ldr	r2, [pc, #592]	; (8003830 <HAL_GPIO_Init+0x2a8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d869      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 80035e2:	4a94      	ldr	r2, [pc, #592]	; (8003834 <HAL_GPIO_Init+0x2ac>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d04c      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
 80035e8:	4a92      	ldr	r2, [pc, #584]	; (8003834 <HAL_GPIO_Init+0x2ac>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d863      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 80035ee:	4a92      	ldr	r2, [pc, #584]	; (8003838 <HAL_GPIO_Init+0x2b0>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d046      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
 80035f4:	4a90      	ldr	r2, [pc, #576]	; (8003838 <HAL_GPIO_Init+0x2b0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d85d      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 80035fa:	2b12      	cmp	r3, #18
 80035fc:	d82a      	bhi.n	8003654 <HAL_GPIO_Init+0xcc>
 80035fe:	2b12      	cmp	r3, #18
 8003600:	d859      	bhi.n	80036b6 <HAL_GPIO_Init+0x12e>
 8003602:	a201      	add	r2, pc, #4	; (adr r2, 8003608 <HAL_GPIO_Init+0x80>)
 8003604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003608:	08003683 	.word	0x08003683
 800360c:	0800365d 	.word	0x0800365d
 8003610:	0800366f 	.word	0x0800366f
 8003614:	080036b1 	.word	0x080036b1
 8003618:	080036b7 	.word	0x080036b7
 800361c:	080036b7 	.word	0x080036b7
 8003620:	080036b7 	.word	0x080036b7
 8003624:	080036b7 	.word	0x080036b7
 8003628:	080036b7 	.word	0x080036b7
 800362c:	080036b7 	.word	0x080036b7
 8003630:	080036b7 	.word	0x080036b7
 8003634:	080036b7 	.word	0x080036b7
 8003638:	080036b7 	.word	0x080036b7
 800363c:	080036b7 	.word	0x080036b7
 8003640:	080036b7 	.word	0x080036b7
 8003644:	080036b7 	.word	0x080036b7
 8003648:	080036b7 	.word	0x080036b7
 800364c:	08003665 	.word	0x08003665
 8003650:	08003679 	.word	0x08003679
 8003654:	4a79      	ldr	r2, [pc, #484]	; (800383c <HAL_GPIO_Init+0x2b4>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d013      	beq.n	8003682 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800365a:	e02c      	b.n	80036b6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	623b      	str	r3, [r7, #32]
          break;
 8003662:	e029      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	3304      	adds	r3, #4
 800366a:	623b      	str	r3, [r7, #32]
          break;
 800366c:	e024      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	3308      	adds	r3, #8
 8003674:	623b      	str	r3, [r7, #32]
          break;
 8003676:	e01f      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	330c      	adds	r3, #12
 800367e:	623b      	str	r3, [r7, #32]
          break;
 8003680:	e01a      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d102      	bne.n	8003690 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800368a:	2304      	movs	r3, #4
 800368c:	623b      	str	r3, [r7, #32]
          break;
 800368e:	e013      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	689b      	ldr	r3, [r3, #8]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d105      	bne.n	80036a4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003698:	2308      	movs	r3, #8
 800369a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	69fa      	ldr	r2, [r7, #28]
 80036a0:	611a      	str	r2, [r3, #16]
          break;
 80036a2:	e009      	b.n	80036b8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036a4:	2308      	movs	r3, #8
 80036a6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69fa      	ldr	r2, [r7, #28]
 80036ac:	615a      	str	r2, [r3, #20]
          break;
 80036ae:	e003      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80036b0:	2300      	movs	r3, #0
 80036b2:	623b      	str	r3, [r7, #32]
          break;
 80036b4:	e000      	b.n	80036b8 <HAL_GPIO_Init+0x130>
          break;
 80036b6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	2bff      	cmp	r3, #255	; 0xff
 80036bc:	d801      	bhi.n	80036c2 <HAL_GPIO_Init+0x13a>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	e001      	b.n	80036c6 <HAL_GPIO_Init+0x13e>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3304      	adds	r3, #4
 80036c6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	2bff      	cmp	r3, #255	; 0xff
 80036cc:	d802      	bhi.n	80036d4 <HAL_GPIO_Init+0x14c>
 80036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	e002      	b.n	80036da <HAL_GPIO_Init+0x152>
 80036d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d6:	3b08      	subs	r3, #8
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	210f      	movs	r1, #15
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	fa01 f303 	lsl.w	r3, r1, r3
 80036e8:	43db      	mvns	r3, r3
 80036ea:	401a      	ands	r2, r3
 80036ec:	6a39      	ldr	r1, [r7, #32]
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	431a      	orrs	r2, r3
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80b1 	beq.w	800386a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003708:	4b4d      	ldr	r3, [pc, #308]	; (8003840 <HAL_GPIO_Init+0x2b8>)
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	4a4c      	ldr	r2, [pc, #304]	; (8003840 <HAL_GPIO_Init+0x2b8>)
 800370e:	f043 0301 	orr.w	r3, r3, #1
 8003712:	6193      	str	r3, [r2, #24]
 8003714:	4b4a      	ldr	r3, [pc, #296]	; (8003840 <HAL_GPIO_Init+0x2b8>)
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	60bb      	str	r3, [r7, #8]
 800371e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003720:	4a48      	ldr	r2, [pc, #288]	; (8003844 <HAL_GPIO_Init+0x2bc>)
 8003722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003724:	089b      	lsrs	r3, r3, #2
 8003726:	3302      	adds	r3, #2
 8003728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800372c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800372e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	220f      	movs	r2, #15
 8003738:	fa02 f303 	lsl.w	r3, r2, r3
 800373c:	43db      	mvns	r3, r3
 800373e:	68fa      	ldr	r2, [r7, #12]
 8003740:	4013      	ands	r3, r2
 8003742:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a40      	ldr	r2, [pc, #256]	; (8003848 <HAL_GPIO_Init+0x2c0>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d013      	beq.n	8003774 <HAL_GPIO_Init+0x1ec>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	4a3f      	ldr	r2, [pc, #252]	; (800384c <HAL_GPIO_Init+0x2c4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d00d      	beq.n	8003770 <HAL_GPIO_Init+0x1e8>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a3e      	ldr	r2, [pc, #248]	; (8003850 <HAL_GPIO_Init+0x2c8>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d007      	beq.n	800376c <HAL_GPIO_Init+0x1e4>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	4a3d      	ldr	r2, [pc, #244]	; (8003854 <HAL_GPIO_Init+0x2cc>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d101      	bne.n	8003768 <HAL_GPIO_Init+0x1e0>
 8003764:	2303      	movs	r3, #3
 8003766:	e006      	b.n	8003776 <HAL_GPIO_Init+0x1ee>
 8003768:	2304      	movs	r3, #4
 800376a:	e004      	b.n	8003776 <HAL_GPIO_Init+0x1ee>
 800376c:	2302      	movs	r3, #2
 800376e:	e002      	b.n	8003776 <HAL_GPIO_Init+0x1ee>
 8003770:	2301      	movs	r3, #1
 8003772:	e000      	b.n	8003776 <HAL_GPIO_Init+0x1ee>
 8003774:	2300      	movs	r3, #0
 8003776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003778:	f002 0203 	and.w	r2, r2, #3
 800377c:	0092      	lsls	r2, r2, #2
 800377e:	4093      	lsls	r3, r2
 8003780:	68fa      	ldr	r2, [r7, #12]
 8003782:	4313      	orrs	r3, r2
 8003784:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003786:	492f      	ldr	r1, [pc, #188]	; (8003844 <HAL_GPIO_Init+0x2bc>)
 8003788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378a:	089b      	lsrs	r3, r3, #2
 800378c:	3302      	adds	r3, #2
 800378e:	68fa      	ldr	r2, [r7, #12]
 8003790:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d006      	beq.n	80037ae <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037a0:	4b2d      	ldr	r3, [pc, #180]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	492c      	ldr	r1, [pc, #176]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	600b      	str	r3, [r1, #0]
 80037ac:	e006      	b.n	80037bc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037ae:	4b2a      	ldr	r3, [pc, #168]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	43db      	mvns	r3, r3
 80037b6:	4928      	ldr	r1, [pc, #160]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d006      	beq.n	80037d6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80037c8:	4b23      	ldr	r3, [pc, #140]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	4922      	ldr	r1, [pc, #136]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
 80037d4:	e006      	b.n	80037e4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80037d6:	4b20      	ldr	r3, [pc, #128]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	69bb      	ldr	r3, [r7, #24]
 80037dc:	43db      	mvns	r3, r3
 80037de:	491e      	ldr	r1, [pc, #120]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037e0:	4013      	ands	r3, r2
 80037e2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d006      	beq.n	80037fe <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80037f0:	4b19      	ldr	r3, [pc, #100]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037f2:	689a      	ldr	r2, [r3, #8]
 80037f4:	4918      	ldr	r1, [pc, #96]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	608b      	str	r3, [r1, #8]
 80037fc:	e006      	b.n	800380c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80037fe:	4b16      	ldr	r3, [pc, #88]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 8003800:	689a      	ldr	r2, [r3, #8]
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	43db      	mvns	r3, r3
 8003806:	4914      	ldr	r1, [pc, #80]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 8003808:	4013      	ands	r3, r2
 800380a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d021      	beq.n	800385c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003818:	4b0f      	ldr	r3, [pc, #60]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 800381a:	68da      	ldr	r2, [r3, #12]
 800381c:	490e      	ldr	r1, [pc, #56]	; (8003858 <HAL_GPIO_Init+0x2d0>)
 800381e:	69bb      	ldr	r3, [r7, #24]
 8003820:	4313      	orrs	r3, r2
 8003822:	60cb      	str	r3, [r1, #12]
 8003824:	e021      	b.n	800386a <HAL_GPIO_Init+0x2e2>
 8003826:	bf00      	nop
 8003828:	10320000 	.word	0x10320000
 800382c:	10310000 	.word	0x10310000
 8003830:	10220000 	.word	0x10220000
 8003834:	10210000 	.word	0x10210000
 8003838:	10120000 	.word	0x10120000
 800383c:	10110000 	.word	0x10110000
 8003840:	40021000 	.word	0x40021000
 8003844:	40010000 	.word	0x40010000
 8003848:	40010800 	.word	0x40010800
 800384c:	40010c00 	.word	0x40010c00
 8003850:	40011000 	.word	0x40011000
 8003854:	40011400 	.word	0x40011400
 8003858:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <HAL_GPIO_Init+0x304>)
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	43db      	mvns	r3, r3
 8003864:	4909      	ldr	r1, [pc, #36]	; (800388c <HAL_GPIO_Init+0x304>)
 8003866:	4013      	ands	r3, r2
 8003868:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800386a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800386c:	3301      	adds	r3, #1
 800386e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003876:	fa22 f303 	lsr.w	r3, r2, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	f47f ae8e 	bne.w	800359c <HAL_GPIO_Init+0x14>
  }
}
 8003880:	bf00      	nop
 8003882:	bf00      	nop
 8003884:	372c      	adds	r7, #44	; 0x2c
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr
 800388c:	40010400 	.word	0x40010400

08003890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
 800389c:	4613      	mov	r3, r2
 800389e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038a0:	787b      	ldrb	r3, [r7, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80038ac:	e003      	b.n	80038b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80038ae:	887b      	ldrh	r3, [r7, #2]
 80038b0:	041a      	lsls	r2, r3, #16
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	611a      	str	r2, [r3, #16]
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bc80      	pop	{r7}
 80038be:	4770      	bx	lr

080038c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e272      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f000 8087 	beq.w	80039ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80038e0:	4b92      	ldr	r3, [pc, #584]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f003 030c 	and.w	r3, r3, #12
 80038e8:	2b04      	cmp	r3, #4
 80038ea:	d00c      	beq.n	8003906 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80038ec:	4b8f      	ldr	r3, [pc, #572]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	f003 030c 	and.w	r3, r3, #12
 80038f4:	2b08      	cmp	r3, #8
 80038f6:	d112      	bne.n	800391e <HAL_RCC_OscConfig+0x5e>
 80038f8:	4b8c      	ldr	r3, [pc, #560]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003900:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003904:	d10b      	bne.n	800391e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003906:	4b89      	ldr	r3, [pc, #548]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d06c      	beq.n	80039ec <HAL_RCC_OscConfig+0x12c>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d168      	bne.n	80039ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e24c      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003926:	d106      	bne.n	8003936 <HAL_RCC_OscConfig+0x76>
 8003928:	4b80      	ldr	r3, [pc, #512]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	4a7f      	ldr	r2, [pc, #508]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800392e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003932:	6013      	str	r3, [r2, #0]
 8003934:	e02e      	b.n	8003994 <HAL_RCC_OscConfig+0xd4>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10c      	bne.n	8003958 <HAL_RCC_OscConfig+0x98>
 800393e:	4b7b      	ldr	r3, [pc, #492]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a7a      	ldr	r2, [pc, #488]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003944:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	4b78      	ldr	r3, [pc, #480]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a77      	ldr	r2, [pc, #476]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003950:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003954:	6013      	str	r3, [r2, #0]
 8003956:	e01d      	b.n	8003994 <HAL_RCC_OscConfig+0xd4>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003960:	d10c      	bne.n	800397c <HAL_RCC_OscConfig+0xbc>
 8003962:	4b72      	ldr	r3, [pc, #456]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a71      	ldr	r2, [pc, #452]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800396c:	6013      	str	r3, [r2, #0]
 800396e:	4b6f      	ldr	r3, [pc, #444]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4a6e      	ldr	r2, [pc, #440]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003978:	6013      	str	r3, [r2, #0]
 800397a:	e00b      	b.n	8003994 <HAL_RCC_OscConfig+0xd4>
 800397c:	4b6b      	ldr	r3, [pc, #428]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a6a      	ldr	r2, [pc, #424]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	4b68      	ldr	r3, [pc, #416]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a67      	ldr	r2, [pc, #412]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 800398e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003992:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d013      	beq.n	80039c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800399c:	f7ff fc08 	bl	80031b0 <HAL_GetTick>
 80039a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039a2:	e008      	b.n	80039b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039a4:	f7ff fc04 	bl	80031b0 <HAL_GetTick>
 80039a8:	4602      	mov	r2, r0
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	2b64      	cmp	r3, #100	; 0x64
 80039b0:	d901      	bls.n	80039b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e200      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039b6:	4b5d      	ldr	r3, [pc, #372]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d0f0      	beq.n	80039a4 <HAL_RCC_OscConfig+0xe4>
 80039c2:	e014      	b.n	80039ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c4:	f7ff fbf4 	bl	80031b0 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039cc:	f7ff fbf0 	bl	80031b0 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	; 0x64
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e1ec      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039de:	4b53      	ldr	r3, [pc, #332]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d1f0      	bne.n	80039cc <HAL_RCC_OscConfig+0x10c>
 80039ea:	e000      	b.n	80039ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d063      	beq.n	8003ac2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80039fa:	4b4c      	ldr	r3, [pc, #304]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f003 030c 	and.w	r3, r3, #12
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00b      	beq.n	8003a1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a06:	4b49      	ldr	r3, [pc, #292]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d11c      	bne.n	8003a4c <HAL_RCC_OscConfig+0x18c>
 8003a12:	4b46      	ldr	r3, [pc, #280]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a14:	685b      	ldr	r3, [r3, #4]
 8003a16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d116      	bne.n	8003a4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1e:	4b43      	ldr	r3, [pc, #268]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <HAL_RCC_OscConfig+0x176>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	691b      	ldr	r3, [r3, #16]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d001      	beq.n	8003a36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e1c0      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a36:	4b3d      	ldr	r3, [pc, #244]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	4939      	ldr	r1, [pc, #228]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a4a:	e03a      	b.n	8003ac2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	691b      	ldr	r3, [r3, #16]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d020      	beq.n	8003a96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a54:	4b36      	ldr	r3, [pc, #216]	; (8003b30 <HAL_RCC_OscConfig+0x270>)
 8003a56:	2201      	movs	r2, #1
 8003a58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a5a:	f7ff fba9 	bl	80031b0 <HAL_GetTick>
 8003a5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a60:	e008      	b.n	8003a74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a62:	f7ff fba5 	bl	80031b0 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d901      	bls.n	8003a74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003a70:	2303      	movs	r3, #3
 8003a72:	e1a1      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a74:	4b2d      	ldr	r3, [pc, #180]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0f0      	beq.n	8003a62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a80:	4b2a      	ldr	r3, [pc, #168]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	4927      	ldr	r1, [pc, #156]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	600b      	str	r3, [r1, #0]
 8003a94:	e015      	b.n	8003ac2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a96:	4b26      	ldr	r3, [pc, #152]	; (8003b30 <HAL_RCC_OscConfig+0x270>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9c:	f7ff fb88 	bl	80031b0 <HAL_GetTick>
 8003aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aa2:	e008      	b.n	8003ab6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aa4:	f7ff fb84 	bl	80031b0 <HAL_GetTick>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	1ad3      	subs	r3, r2, r3
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d901      	bls.n	8003ab6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	e180      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ab6:	4b1d      	ldr	r3, [pc, #116]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0302 	and.w	r3, r3, #2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d1f0      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0308 	and.w	r3, r3, #8
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d03a      	beq.n	8003b44 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	699b      	ldr	r3, [r3, #24]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d019      	beq.n	8003b0a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ad6:	4b17      	ldr	r3, [pc, #92]	; (8003b34 <HAL_RCC_OscConfig+0x274>)
 8003ad8:	2201      	movs	r2, #1
 8003ada:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003adc:	f7ff fb68 	bl	80031b0 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ae4:	f7ff fb64 	bl	80031b0 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b02      	cmp	r3, #2
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e160      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003af6:	4b0d      	ldr	r3, [pc, #52]	; (8003b2c <HAL_RCC_OscConfig+0x26c>)
 8003af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003afa:	f003 0302 	and.w	r3, r3, #2
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b02:	2001      	movs	r0, #1
 8003b04:	f000 fad8 	bl	80040b8 <RCC_Delay>
 8003b08:	e01c      	b.n	8003b44 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b0a:	4b0a      	ldr	r3, [pc, #40]	; (8003b34 <HAL_RCC_OscConfig+0x274>)
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b10:	f7ff fb4e 	bl	80031b0 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b16:	e00f      	b.n	8003b38 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b18:	f7ff fb4a 	bl	80031b0 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d908      	bls.n	8003b38 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e146      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
 8003b2a:	bf00      	nop
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	42420000 	.word	0x42420000
 8003b34:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b38:	4b92      	ldr	r3, [pc, #584]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1e9      	bne.n	8003b18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80a6 	beq.w	8003c9e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b52:	2300      	movs	r3, #0
 8003b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b56:	4b8b      	ldr	r3, [pc, #556]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10d      	bne.n	8003b7e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b62:	4b88      	ldr	r3, [pc, #544]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	4a87      	ldr	r2, [pc, #540]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003b68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b6c:	61d3      	str	r3, [r2, #28]
 8003b6e:	4b85      	ldr	r3, [pc, #532]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003b70:	69db      	ldr	r3, [r3, #28]
 8003b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b76:	60bb      	str	r3, [r7, #8]
 8003b78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7e:	4b82      	ldr	r3, [pc, #520]	; (8003d88 <HAL_RCC_OscConfig+0x4c8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d118      	bne.n	8003bbc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b8a:	4b7f      	ldr	r3, [pc, #508]	; (8003d88 <HAL_RCC_OscConfig+0x4c8>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a7e      	ldr	r2, [pc, #504]	; (8003d88 <HAL_RCC_OscConfig+0x4c8>)
 8003b90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b96:	f7ff fb0b 	bl	80031b0 <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b9e:	f7ff fb07 	bl	80031b0 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b64      	cmp	r3, #100	; 0x64
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e103      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb0:	4b75      	ldr	r3, [pc, #468]	; (8003d88 <HAL_RCC_OscConfig+0x4c8>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d106      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x312>
 8003bc4:	4b6f      	ldr	r3, [pc, #444]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003bc6:	6a1b      	ldr	r3, [r3, #32]
 8003bc8:	4a6e      	ldr	r2, [pc, #440]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	6213      	str	r3, [r2, #32]
 8003bd0:	e02d      	b.n	8003c2e <HAL_RCC_OscConfig+0x36e>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10c      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x334>
 8003bda:	4b6a      	ldr	r3, [pc, #424]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003bdc:	6a1b      	ldr	r3, [r3, #32]
 8003bde:	4a69      	ldr	r2, [pc, #420]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003be0:	f023 0301 	bic.w	r3, r3, #1
 8003be4:	6213      	str	r3, [r2, #32]
 8003be6:	4b67      	ldr	r3, [pc, #412]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003be8:	6a1b      	ldr	r3, [r3, #32]
 8003bea:	4a66      	ldr	r2, [pc, #408]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003bec:	f023 0304 	bic.w	r3, r3, #4
 8003bf0:	6213      	str	r3, [r2, #32]
 8003bf2:	e01c      	b.n	8003c2e <HAL_RCC_OscConfig+0x36e>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	2b05      	cmp	r3, #5
 8003bfa:	d10c      	bne.n	8003c16 <HAL_RCC_OscConfig+0x356>
 8003bfc:	4b61      	ldr	r3, [pc, #388]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003bfe:	6a1b      	ldr	r3, [r3, #32]
 8003c00:	4a60      	ldr	r2, [pc, #384]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c02:	f043 0304 	orr.w	r3, r3, #4
 8003c06:	6213      	str	r3, [r2, #32]
 8003c08:	4b5e      	ldr	r3, [pc, #376]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	4a5d      	ldr	r2, [pc, #372]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6213      	str	r3, [r2, #32]
 8003c14:	e00b      	b.n	8003c2e <HAL_RCC_OscConfig+0x36e>
 8003c16:	4b5b      	ldr	r3, [pc, #364]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	6a1b      	ldr	r3, [r3, #32]
 8003c1a:	4a5a      	ldr	r2, [pc, #360]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c1c:	f023 0301 	bic.w	r3, r3, #1
 8003c20:	6213      	str	r3, [r2, #32]
 8003c22:	4b58      	ldr	r3, [pc, #352]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	4a57      	ldr	r2, [pc, #348]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c28:	f023 0304 	bic.w	r3, r3, #4
 8003c2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68db      	ldr	r3, [r3, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d015      	beq.n	8003c62 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c36:	f7ff fabb 	bl	80031b0 <HAL_GetTick>
 8003c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c3c:	e00a      	b.n	8003c54 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3e:	f7ff fab7 	bl	80031b0 <HAL_GetTick>
 8003c42:	4602      	mov	r2, r0
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e0b1      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c54:	4b4b      	ldr	r3, [pc, #300]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	f003 0302 	and.w	r3, r3, #2
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d0ee      	beq.n	8003c3e <HAL_RCC_OscConfig+0x37e>
 8003c60:	e014      	b.n	8003c8c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c62:	f7ff faa5 	bl	80031b0 <HAL_GetTick>
 8003c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c68:	e00a      	b.n	8003c80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c6a:	f7ff faa1 	bl	80031b0 <HAL_GetTick>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	1ad3      	subs	r3, r2, r3
 8003c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d901      	bls.n	8003c80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003c7c:	2303      	movs	r3, #3
 8003c7e:	e09b      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c80:	4b40      	ldr	r3, [pc, #256]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c82:	6a1b      	ldr	r3, [r3, #32]
 8003c84:	f003 0302 	and.w	r3, r3, #2
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1ee      	bne.n	8003c6a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c8c:	7dfb      	ldrb	r3, [r7, #23]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d105      	bne.n	8003c9e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c92:	4b3c      	ldr	r3, [pc, #240]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	69db      	ldr	r3, [r3, #28]
 8003c96:	4a3b      	ldr	r2, [pc, #236]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c9c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69db      	ldr	r3, [r3, #28]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	f000 8087 	beq.w	8003db6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003ca8:	4b36      	ldr	r3, [pc, #216]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f003 030c 	and.w	r3, r3, #12
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d061      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d146      	bne.n	8003d4a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cbc:	4b33      	ldr	r3, [pc, #204]	; (8003d8c <HAL_RCC_OscConfig+0x4cc>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc2:	f7ff fa75 	bl	80031b0 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cca:	f7ff fa71 	bl	80031b0 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e06d      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cdc:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f0      	bne.n	8003cca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf0:	d108      	bne.n	8003d04 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cf2:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	4921      	ldr	r1, [pc, #132]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003d00:	4313      	orrs	r3, r2
 8003d02:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d04:	4b1f      	ldr	r3, [pc, #124]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6a19      	ldr	r1, [r3, #32]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	430b      	orrs	r3, r1
 8003d16:	491b      	ldr	r1, [pc, #108]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d1c:	4b1b      	ldr	r3, [pc, #108]	; (8003d8c <HAL_RCC_OscConfig+0x4cc>)
 8003d1e:	2201      	movs	r2, #1
 8003d20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d22:	f7ff fa45 	bl	80031b0 <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d28:	e008      	b.n	8003d3c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d2a:	f7ff fa41 	bl	80031b0 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d901      	bls.n	8003d3c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e03d      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d3c:	4b11      	ldr	r3, [pc, #68]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d0f0      	beq.n	8003d2a <HAL_RCC_OscConfig+0x46a>
 8003d48:	e035      	b.n	8003db6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d4a:	4b10      	ldr	r3, [pc, #64]	; (8003d8c <HAL_RCC_OscConfig+0x4cc>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d50:	f7ff fa2e 	bl	80031b0 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d58:	f7ff fa2a 	bl	80031b0 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e026      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d6a:	4b06      	ldr	r3, [pc, #24]	; (8003d84 <HAL_RCC_OscConfig+0x4c4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f0      	bne.n	8003d58 <HAL_RCC_OscConfig+0x498>
 8003d76:	e01e      	b.n	8003db6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69db      	ldr	r3, [r3, #28]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d107      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e019      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
 8003d84:	40021000 	.word	0x40021000
 8003d88:	40007000 	.word	0x40007000
 8003d8c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d90:	4b0b      	ldr	r3, [pc, #44]	; (8003dc0 <HAL_RCC_OscConfig+0x500>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a1b      	ldr	r3, [r3, #32]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d106      	bne.n	8003db2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d001      	beq.n	8003db6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e000      	b.n	8003db8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	40021000 	.word	0x40021000

08003dc4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
 8003dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d101      	bne.n	8003dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	e0d0      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003dd8:	4b6a      	ldr	r3, [pc, #424]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0307 	and.w	r3, r3, #7
 8003de0:	683a      	ldr	r2, [r7, #0]
 8003de2:	429a      	cmp	r2, r3
 8003de4:	d910      	bls.n	8003e08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003de6:	4b67      	ldr	r3, [pc, #412]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 0207 	bic.w	r2, r3, #7
 8003dee:	4965      	ldr	r1, [pc, #404]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	4313      	orrs	r3, r2
 8003df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df6:	4b63      	ldr	r3, [pc, #396]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d001      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0b8      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d020      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e20:	4b59      	ldr	r3, [pc, #356]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	4a58      	ldr	r2, [pc, #352]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e38:	4b53      	ldr	r3, [pc, #332]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4a52      	ldr	r2, [pc, #328]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e44:	4b50      	ldr	r3, [pc, #320]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	494d      	ldr	r1, [pc, #308]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d040      	beq.n	8003ee4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6a:	4b47      	ldr	r3, [pc, #284]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d115      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e07f      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d107      	bne.n	8003e92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e82:	4b41      	ldr	r3, [pc, #260]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d109      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	e073      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e92:	4b3d      	ldr	r3, [pc, #244]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	e06b      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ea2:	4b39      	ldr	r3, [pc, #228]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	f023 0203 	bic.w	r2, r3, #3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	4936      	ldr	r1, [pc, #216]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003eb4:	f7ff f97c 	bl	80031b0 <HAL_GetTick>
 8003eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eba:	e00a      	b.n	8003ed2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ebc:	f7ff f978 	bl	80031b0 <HAL_GetTick>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	1ad3      	subs	r3, r2, r3
 8003ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eca:	4293      	cmp	r3, r2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e053      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	4b2d      	ldr	r3, [pc, #180]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f003 020c 	and.w	r2, r3, #12
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d1eb      	bne.n	8003ebc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ee4:	4b27      	ldr	r3, [pc, #156]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0307 	and.w	r3, r3, #7
 8003eec:	683a      	ldr	r2, [r7, #0]
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d210      	bcs.n	8003f14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ef2:	4b24      	ldr	r3, [pc, #144]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f023 0207 	bic.w	r2, r3, #7
 8003efa:	4922      	ldr	r1, [pc, #136]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	4313      	orrs	r3, r2
 8003f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b20      	ldr	r3, [pc, #128]	; (8003f84 <HAL_RCC_ClockConfig+0x1c0>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e032      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f20:	4b19      	ldr	r3, [pc, #100]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	4916      	ldr	r1, [pc, #88]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d009      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f3e:	4b12      	ldr	r3, [pc, #72]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	490e      	ldr	r1, [pc, #56]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f52:	f000 f821 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003f56:	4602      	mov	r2, r0
 8003f58:	4b0b      	ldr	r3, [pc, #44]	; (8003f88 <HAL_RCC_ClockConfig+0x1c4>)
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	490a      	ldr	r1, [pc, #40]	; (8003f8c <HAL_RCC_ClockConfig+0x1c8>)
 8003f64:	5ccb      	ldrb	r3, [r1, r3]
 8003f66:	fa22 f303 	lsr.w	r3, r2, r3
 8003f6a:	4a09      	ldr	r2, [pc, #36]	; (8003f90 <HAL_RCC_ClockConfig+0x1cc>)
 8003f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f6e:	4b09      	ldr	r3, [pc, #36]	; (8003f94 <HAL_RCC_ClockConfig+0x1d0>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7ff f8da 	bl	800312c <HAL_InitTick>

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40022000 	.word	0x40022000
 8003f88:	40021000 	.word	0x40021000
 8003f8c:	08008f20 	.word	0x08008f20
 8003f90:	20000004 	.word	0x20000004
 8003f94:	20000008 	.word	0x20000008

08003f98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f98:	b490      	push	{r4, r7}
 8003f9a:	b08a      	sub	sp, #40	; 0x28
 8003f9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003f9e:	4b29      	ldr	r3, [pc, #164]	; (8004044 <HAL_RCC_GetSysClockFreq+0xac>)
 8003fa0:	1d3c      	adds	r4, r7, #4
 8003fa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003fa8:	f240 2301 	movw	r3, #513	; 0x201
 8003fac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	61fb      	str	r3, [r7, #28]
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	61bb      	str	r3, [r7, #24]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	627b      	str	r3, [r7, #36]	; 0x24
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003fc2:	4b21      	ldr	r3, [pc, #132]	; (8004048 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003fc4:	685b      	ldr	r3, [r3, #4]
 8003fc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 030c 	and.w	r3, r3, #12
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d002      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0x46>
 8003fd6:	e02b      	b.n	8004030 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003fd8:	4b1c      	ldr	r3, [pc, #112]	; (800404c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003fda:	623b      	str	r3, [r7, #32]
      break;
 8003fdc:	e02b      	b.n	8004036 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	0c9b      	lsrs	r3, r3, #18
 8003fe2:	f003 030f 	and.w	r3, r3, #15
 8003fe6:	3328      	adds	r3, #40	; 0x28
 8003fe8:	443b      	add	r3, r7
 8003fea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003fee:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d012      	beq.n	8004020 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ffa:	4b13      	ldr	r3, [pc, #76]	; (8004048 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	0c5b      	lsrs	r3, r3, #17
 8004000:	f003 0301 	and.w	r3, r3, #1
 8004004:	3328      	adds	r3, #40	; 0x28
 8004006:	443b      	add	r3, r7
 8004008:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800400c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800400e:	697b      	ldr	r3, [r7, #20]
 8004010:	4a0e      	ldr	r2, [pc, #56]	; (800404c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004012:	fb03 f202 	mul.w	r2, r3, r2
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	fbb2 f3f3 	udiv	r3, r2, r3
 800401c:	627b      	str	r3, [r7, #36]	; 0x24
 800401e:	e004      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	4a0b      	ldr	r2, [pc, #44]	; (8004050 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004024:	fb02 f303 	mul.w	r3, r2, r3
 8004028:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800402a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800402c:	623b      	str	r3, [r7, #32]
      break;
 800402e:	e002      	b.n	8004036 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004030:	4b06      	ldr	r3, [pc, #24]	; (800404c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004032:	623b      	str	r3, [r7, #32]
      break;
 8004034:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004036:	6a3b      	ldr	r3, [r7, #32]
}
 8004038:	4618      	mov	r0, r3
 800403a:	3728      	adds	r7, #40	; 0x28
 800403c:	46bd      	mov	sp, r7
 800403e:	bc90      	pop	{r4, r7}
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	08008e6c 	.word	0x08008e6c
 8004048:	40021000 	.word	0x40021000
 800404c:	007a1200 	.word	0x007a1200
 8004050:	003d0900 	.word	0x003d0900

08004054 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004058:	4b02      	ldr	r3, [pc, #8]	; (8004064 <HAL_RCC_GetHCLKFreq+0x10>)
 800405a:	681b      	ldr	r3, [r3, #0]
}
 800405c:	4618      	mov	r0, r3
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr
 8004064:	20000004 	.word	0x20000004

08004068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800406c:	f7ff fff2 	bl	8004054 <HAL_RCC_GetHCLKFreq>
 8004070:	4602      	mov	r2, r0
 8004072:	4b05      	ldr	r3, [pc, #20]	; (8004088 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	0a1b      	lsrs	r3, r3, #8
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	4903      	ldr	r1, [pc, #12]	; (800408c <HAL_RCC_GetPCLK1Freq+0x24>)
 800407e:	5ccb      	ldrb	r3, [r1, r3]
 8004080:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004084:	4618      	mov	r0, r3
 8004086:	bd80      	pop	{r7, pc}
 8004088:	40021000 	.word	0x40021000
 800408c:	08008f30 	.word	0x08008f30

08004090 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004094:	f7ff ffde 	bl	8004054 <HAL_RCC_GetHCLKFreq>
 8004098:	4602      	mov	r2, r0
 800409a:	4b05      	ldr	r3, [pc, #20]	; (80040b0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	0adb      	lsrs	r3, r3, #11
 80040a0:	f003 0307 	and.w	r3, r3, #7
 80040a4:	4903      	ldr	r1, [pc, #12]	; (80040b4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040a6:	5ccb      	ldrb	r3, [r1, r3]
 80040a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	bd80      	pop	{r7, pc}
 80040b0:	40021000 	.word	0x40021000
 80040b4:	08008f30 	.word	0x08008f30

080040b8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b085      	sub	sp, #20
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80040c0:	4b0a      	ldr	r3, [pc, #40]	; (80040ec <RCC_Delay+0x34>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a0a      	ldr	r2, [pc, #40]	; (80040f0 <RCC_Delay+0x38>)
 80040c6:	fba2 2303 	umull	r2, r3, r2, r3
 80040ca:	0a5b      	lsrs	r3, r3, #9
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80040d4:	bf00      	nop
  }
  while (Delay --);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	1e5a      	subs	r2, r3, #1
 80040da:	60fa      	str	r2, [r7, #12]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f9      	bne.n	80040d4 <RCC_Delay+0x1c>
}
 80040e0:	bf00      	nop
 80040e2:	bf00      	nop
 80040e4:	3714      	adds	r7, #20
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bc80      	pop	{r7}
 80040ea:	4770      	bx	lr
 80040ec:	20000004 	.word	0x20000004
 80040f0:	10624dd3 	.word	0x10624dd3

080040f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d101      	bne.n	8004106 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e041      	b.n	800418a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d106      	bne.n	8004120 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fe fe8c 	bl	8002e38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	3304      	adds	r3, #4
 8004130:	4619      	mov	r1, r3
 8004132:	4610      	mov	r0, r2
 8004134:	f000 fe56 	bl	8004de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d001      	beq.n	80041ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e03a      	b.n	8004222 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2202      	movs	r2, #2
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68da      	ldr	r2, [r3, #12]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a18      	ldr	r2, [pc, #96]	; (800422c <HAL_TIM_Base_Start_IT+0x98>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d00e      	beq.n	80041ec <HAL_TIM_Base_Start_IT+0x58>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041d6:	d009      	beq.n	80041ec <HAL_TIM_Base_Start_IT+0x58>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a14      	ldr	r2, [pc, #80]	; (8004230 <HAL_TIM_Base_Start_IT+0x9c>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d004      	beq.n	80041ec <HAL_TIM_Base_Start_IT+0x58>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	4a13      	ldr	r2, [pc, #76]	; (8004234 <HAL_TIM_Base_Start_IT+0xa0>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	d111      	bne.n	8004210 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2b06      	cmp	r3, #6
 80041fc:	d010      	beq.n	8004220 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f042 0201 	orr.w	r2, r2, #1
 800420c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420e:	e007      	b.n	8004220 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004220:	2300      	movs	r3, #0
}
 8004222:	4618      	mov	r0, r3
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	40012c00 	.word	0x40012c00
 8004230:	40000400 	.word	0x40000400
 8004234:	40000800 	.word	0x40000800

08004238 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d101      	bne.n	800424a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e041      	b.n	80042ce <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004250:	b2db      	uxtb	r3, r3
 8004252:	2b00      	cmp	r3, #0
 8004254:	d106      	bne.n	8004264 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f839 	bl	80042d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2202      	movs	r2, #2
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3304      	adds	r3, #4
 8004274:	4619      	mov	r1, r3
 8004276:	4610      	mov	r0, r2
 8004278:	f000 fdb4 	bl	8004de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2201      	movs	r2, #1
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2201      	movs	r2, #1
 80042b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b083      	sub	sp, #12
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80042de:	bf00      	nop
 80042e0:	370c      	adds	r7, #12
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bc80      	pop	{r7}
 80042e6:	4770      	bx	lr

080042e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d109      	bne.n	800430c <HAL_TIM_PWM_Start+0x24>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	2b01      	cmp	r3, #1
 8004302:	bf14      	ite	ne
 8004304:	2301      	movne	r3, #1
 8004306:	2300      	moveq	r3, #0
 8004308:	b2db      	uxtb	r3, r3
 800430a:	e022      	b.n	8004352 <HAL_TIM_PWM_Start+0x6a>
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2b04      	cmp	r3, #4
 8004310:	d109      	bne.n	8004326 <HAL_TIM_PWM_Start+0x3e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b01      	cmp	r3, #1
 800431c:	bf14      	ite	ne
 800431e:	2301      	movne	r3, #1
 8004320:	2300      	moveq	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	e015      	b.n	8004352 <HAL_TIM_PWM_Start+0x6a>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	2b08      	cmp	r3, #8
 800432a:	d109      	bne.n	8004340 <HAL_TIM_PWM_Start+0x58>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b01      	cmp	r3, #1
 8004336:	bf14      	ite	ne
 8004338:	2301      	movne	r3, #1
 800433a:	2300      	moveq	r3, #0
 800433c:	b2db      	uxtb	r3, r3
 800433e:	e008      	b.n	8004352 <HAL_TIM_PWM_Start+0x6a>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b01      	cmp	r3, #1
 800434a:	bf14      	ite	ne
 800434c:	2301      	movne	r3, #1
 800434e:	2300      	moveq	r3, #0
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e05e      	b.n	8004418 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d104      	bne.n	800436a <HAL_TIM_PWM_Start+0x82>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2202      	movs	r2, #2
 8004364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004368:	e013      	b.n	8004392 <HAL_TIM_PWM_Start+0xaa>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	2b04      	cmp	r3, #4
 800436e:	d104      	bne.n	800437a <HAL_TIM_PWM_Start+0x92>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2202      	movs	r2, #2
 8004374:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004378:	e00b      	b.n	8004392 <HAL_TIM_PWM_Start+0xaa>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b08      	cmp	r3, #8
 800437e:	d104      	bne.n	800438a <HAL_TIM_PWM_Start+0xa2>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004388:	e003      	b.n	8004392 <HAL_TIM_PWM_Start+0xaa>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2202      	movs	r2, #2
 800438e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2201      	movs	r2, #1
 8004398:	6839      	ldr	r1, [r7, #0]
 800439a:	4618      	mov	r0, r3
 800439c:	f001 f8af 	bl	80054fe <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a1e      	ldr	r2, [pc, #120]	; (8004420 <HAL_TIM_PWM_Start+0x138>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d107      	bne.n	80043ba <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80043b8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a18      	ldr	r2, [pc, #96]	; (8004420 <HAL_TIM_PWM_Start+0x138>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d00e      	beq.n	80043e2 <HAL_TIM_PWM_Start+0xfa>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043cc:	d009      	beq.n	80043e2 <HAL_TIM_PWM_Start+0xfa>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a14      	ldr	r2, [pc, #80]	; (8004424 <HAL_TIM_PWM_Start+0x13c>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d004      	beq.n	80043e2 <HAL_TIM_PWM_Start+0xfa>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a12      	ldr	r2, [pc, #72]	; (8004428 <HAL_TIM_PWM_Start+0x140>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d111      	bne.n	8004406 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2b06      	cmp	r3, #6
 80043f2:	d010      	beq.n	8004416 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	681a      	ldr	r2, [r3, #0]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f042 0201 	orr.w	r2, r2, #1
 8004402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004404:	e007      	b.n	8004416 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 0201 	orr.w	r2, r2, #1
 8004414:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004416:	2300      	movs	r3, #0
}
 8004418:	4618      	mov	r0, r3
 800441a:	3710      	adds	r7, #16
 800441c:	46bd      	mov	sp, r7
 800441e:	bd80      	pop	{r7, pc}
 8004420:	40012c00 	.word	0x40012c00
 8004424:	40000400 	.word	0x40000400
 8004428:	40000800 	.word	0x40000800

0800442c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e041      	b.n	80044c2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004444:	b2db      	uxtb	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d106      	bne.n	8004458 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f839 	bl	80044ca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	3304      	adds	r3, #4
 8004468:	4619      	mov	r1, r3
 800446a:	4610      	mov	r0, r2
 800446c:	f000 fcba 	bl	8004de4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2201      	movs	r2, #1
 80044bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bc80      	pop	{r7}
 80044da:	4770      	bx	lr

080044dc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d104      	bne.n	80044f6 <HAL_TIM_IC_Start_IT+0x1a>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	e013      	b.n	800451e <HAL_TIM_IC_Start_IT+0x42>
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d104      	bne.n	8004506 <HAL_TIM_IC_Start_IT+0x2a>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004502:	b2db      	uxtb	r3, r3
 8004504:	e00b      	b.n	800451e <HAL_TIM_IC_Start_IT+0x42>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	2b08      	cmp	r3, #8
 800450a:	d104      	bne.n	8004516 <HAL_TIM_IC_Start_IT+0x3a>
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004512:	b2db      	uxtb	r3, r3
 8004514:	e003      	b.n	800451e <HAL_TIM_IC_Start_IT+0x42>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800451c:	b2db      	uxtb	r3, r3
 800451e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d104      	bne.n	8004530 <HAL_TIM_IC_Start_IT+0x54>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800452c:	b2db      	uxtb	r3, r3
 800452e:	e013      	b.n	8004558 <HAL_TIM_IC_Start_IT+0x7c>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	2b04      	cmp	r3, #4
 8004534:	d104      	bne.n	8004540 <HAL_TIM_IC_Start_IT+0x64>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800453c:	b2db      	uxtb	r3, r3
 800453e:	e00b      	b.n	8004558 <HAL_TIM_IC_Start_IT+0x7c>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b08      	cmp	r3, #8
 8004544:	d104      	bne.n	8004550 <HAL_TIM_IC_Start_IT+0x74>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e003      	b.n	8004558 <HAL_TIM_IC_Start_IT+0x7c>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004556:	b2db      	uxtb	r3, r3
 8004558:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800455a:	7bfb      	ldrb	r3, [r7, #15]
 800455c:	2b01      	cmp	r3, #1
 800455e:	d102      	bne.n	8004566 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004560:	7bbb      	ldrb	r3, [r7, #14]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d001      	beq.n	800456a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e0b3      	b.n	80046d2 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d104      	bne.n	800457a <HAL_TIM_IC_Start_IT+0x9e>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2202      	movs	r2, #2
 8004574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004578:	e013      	b.n	80045a2 <HAL_TIM_IC_Start_IT+0xc6>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	2b04      	cmp	r3, #4
 800457e:	d104      	bne.n	800458a <HAL_TIM_IC_Start_IT+0xae>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004588:	e00b      	b.n	80045a2 <HAL_TIM_IC_Start_IT+0xc6>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b08      	cmp	r3, #8
 800458e:	d104      	bne.n	800459a <HAL_TIM_IC_Start_IT+0xbe>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004598:	e003      	b.n	80045a2 <HAL_TIM_IC_Start_IT+0xc6>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2202      	movs	r2, #2
 800459e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d104      	bne.n	80045b2 <HAL_TIM_IC_Start_IT+0xd6>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2202      	movs	r2, #2
 80045ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045b0:	e013      	b.n	80045da <HAL_TIM_IC_Start_IT+0xfe>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	2b04      	cmp	r3, #4
 80045b6:	d104      	bne.n	80045c2 <HAL_TIM_IC_Start_IT+0xe6>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045c0:	e00b      	b.n	80045da <HAL_TIM_IC_Start_IT+0xfe>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2b08      	cmp	r3, #8
 80045c6:	d104      	bne.n	80045d2 <HAL_TIM_IC_Start_IT+0xf6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2202      	movs	r2, #2
 80045cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045d0:	e003      	b.n	80045da <HAL_TIM_IC_Start_IT+0xfe>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2202      	movs	r2, #2
 80045d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	2b0c      	cmp	r3, #12
 80045de:	d841      	bhi.n	8004664 <HAL_TIM_IC_Start_IT+0x188>
 80045e0:	a201      	add	r2, pc, #4	; (adr r2, 80045e8 <HAL_TIM_IC_Start_IT+0x10c>)
 80045e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e6:	bf00      	nop
 80045e8:	0800461d 	.word	0x0800461d
 80045ec:	08004665 	.word	0x08004665
 80045f0:	08004665 	.word	0x08004665
 80045f4:	08004665 	.word	0x08004665
 80045f8:	0800462f 	.word	0x0800462f
 80045fc:	08004665 	.word	0x08004665
 8004600:	08004665 	.word	0x08004665
 8004604:	08004665 	.word	0x08004665
 8004608:	08004641 	.word	0x08004641
 800460c:	08004665 	.word	0x08004665
 8004610:	08004665 	.word	0x08004665
 8004614:	08004665 	.word	0x08004665
 8004618:	08004653 	.word	0x08004653
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f042 0202 	orr.w	r2, r2, #2
 800462a:	60da      	str	r2, [r3, #12]
      break;
 800462c:	e01b      	b.n	8004666 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68da      	ldr	r2, [r3, #12]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f042 0204 	orr.w	r2, r2, #4
 800463c:	60da      	str	r2, [r3, #12]
      break;
 800463e:	e012      	b.n	8004666 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68da      	ldr	r2, [r3, #12]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0208 	orr.w	r2, r2, #8
 800464e:	60da      	str	r2, [r3, #12]
      break;
 8004650:	e009      	b.n	8004666 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	68da      	ldr	r2, [r3, #12]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f042 0210 	orr.w	r2, r2, #16
 8004660:	60da      	str	r2, [r3, #12]
      break;
 8004662:	e000      	b.n	8004666 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004664:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	2201      	movs	r2, #1
 800466c:	6839      	ldr	r1, [r7, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f000 ff45 	bl	80054fe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a18      	ldr	r2, [pc, #96]	; (80046dc <HAL_TIM_IC_Start_IT+0x200>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d00e      	beq.n	800469c <HAL_TIM_IC_Start_IT+0x1c0>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004686:	d009      	beq.n	800469c <HAL_TIM_IC_Start_IT+0x1c0>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a14      	ldr	r2, [pc, #80]	; (80046e0 <HAL_TIM_IC_Start_IT+0x204>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d004      	beq.n	800469c <HAL_TIM_IC_Start_IT+0x1c0>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a13      	ldr	r2, [pc, #76]	; (80046e4 <HAL_TIM_IC_Start_IT+0x208>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d111      	bne.n	80046c0 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 0307 	and.w	r3, r3, #7
 80046a6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	2b06      	cmp	r3, #6
 80046ac:	d010      	beq.n	80046d0 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f042 0201 	orr.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046be:	e007      	b.n	80046d0 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f042 0201 	orr.w	r2, r2, #1
 80046ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046d0:	2300      	movs	r3, #0
}
 80046d2:	4618      	mov	r0, r3
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	40012c00 	.word	0x40012c00
 80046e0:	40000400 	.word	0x40000400
 80046e4:	40000800 	.word	0x40000800

080046e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f003 0302 	and.w	r3, r3, #2
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d122      	bne.n	8004744 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f003 0302 	and.w	r3, r3, #2
 8004708:	2b02      	cmp	r3, #2
 800470a:	d11b      	bne.n	8004744 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f06f 0202 	mvn.w	r2, #2
 8004714:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2201      	movs	r2, #1
 800471a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	f003 0303 	and.w	r3, r3, #3
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f7fd ff1e 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 8004730:	e005      	b.n	800473e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 fb3a 	bl	8004dac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 fb40 	bl	8004dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	f003 0304 	and.w	r3, r3, #4
 800474e:	2b04      	cmp	r3, #4
 8004750:	d122      	bne.n	8004798 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b04      	cmp	r3, #4
 800475e:	d11b      	bne.n	8004798 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f06f 0204 	mvn.w	r2, #4
 8004768:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2202      	movs	r2, #2
 800476e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800477a:	2b00      	cmp	r3, #0
 800477c:	d003      	beq.n	8004786 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fd fef4 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 8004784:	e005      	b.n	8004792 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f000 fb10 	bl	8004dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 fb16 	bl	8004dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	f003 0308 	and.w	r3, r3, #8
 80047a2:	2b08      	cmp	r3, #8
 80047a4:	d122      	bne.n	80047ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68db      	ldr	r3, [r3, #12]
 80047ac:	f003 0308 	and.w	r3, r3, #8
 80047b0:	2b08      	cmp	r3, #8
 80047b2:	d11b      	bne.n	80047ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f06f 0208 	mvn.w	r2, #8
 80047bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2204      	movs	r2, #4
 80047c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	69db      	ldr	r3, [r3, #28]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d003      	beq.n	80047da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f7fd feca 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 80047d8:	e005      	b.n	80047e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fae6 	bl	8004dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 faec 	bl	8004dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	f003 0310 	and.w	r3, r3, #16
 80047f6:	2b10      	cmp	r3, #16
 80047f8:	d122      	bne.n	8004840 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	f003 0310 	and.w	r3, r3, #16
 8004804:	2b10      	cmp	r3, #16
 8004806:	d11b      	bne.n	8004840 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f06f 0210 	mvn.w	r2, #16
 8004810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2208      	movs	r2, #8
 8004816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	69db      	ldr	r3, [r3, #28]
 800481e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	f7fd fea0 	bl	800256c <HAL_TIM_IC_CaptureCallback>
 800482c:	e005      	b.n	800483a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 fabc 	bl	8004dac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 fac2 	bl	8004dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	691b      	ldr	r3, [r3, #16]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b01      	cmp	r3, #1
 800484c:	d10e      	bne.n	800486c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f003 0301 	and.w	r3, r3, #1
 8004858:	2b01      	cmp	r3, #1
 800485a:	d107      	bne.n	800486c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f06f 0201 	mvn.w	r2, #1
 8004864:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7fd fe8b 	bl	8002582 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004876:	2b80      	cmp	r3, #128	; 0x80
 8004878:	d10e      	bne.n	8004898 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004884:	2b80      	cmp	r3, #128	; 0x80
 8004886:	d107      	bne.n	8004898 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004890:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 febf 	bl	8005616 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	691b      	ldr	r3, [r3, #16]
 800489e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048a2:	2b40      	cmp	r3, #64	; 0x40
 80048a4:	d10e      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048b0:	2b40      	cmp	r3, #64	; 0x40
 80048b2:	d107      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 fa86 	bl	8004dd0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	f003 0320 	and.w	r3, r3, #32
 80048ce:	2b20      	cmp	r3, #32
 80048d0:	d10e      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	f003 0320 	and.w	r3, r3, #32
 80048dc:	2b20      	cmp	r3, #32
 80048de:	d107      	bne.n	80048f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f06f 0220 	mvn.w	r2, #32
 80048e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80048ea:	6878      	ldr	r0, [r7, #4]
 80048ec:	f000 fe8a 	bl	8005604 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048f0:	bf00      	nop
 80048f2:	3708      	adds	r7, #8
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800490a:	2b01      	cmp	r3, #1
 800490c:	d101      	bne.n	8004912 <HAL_TIM_IC_ConfigChannel+0x1a>
 800490e:	2302      	movs	r3, #2
 8004910:	e082      	b.n	8004a18 <HAL_TIM_IC_ConfigChannel+0x120>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2201      	movs	r2, #1
 8004916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d11b      	bne.n	8004958 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6818      	ldr	r0, [r3, #0]
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	6819      	ldr	r1, [r3, #0]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	685a      	ldr	r2, [r3, #4]
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f000 fc42 	bl	80051b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 020c 	bic.w	r2, r2, #12
 8004942:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6999      	ldr	r1, [r3, #24]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	689a      	ldr	r2, [r3, #8]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	619a      	str	r2, [r3, #24]
 8004956:	e05a      	b.n	8004a0e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b04      	cmp	r3, #4
 800495c:	d11c      	bne.n	8004998 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6818      	ldr	r0, [r3, #0]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f000 fcab 	bl	80052c8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	699a      	ldr	r2, [r3, #24]
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004980:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	6999      	ldr	r1, [r3, #24]
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	021a      	lsls	r2, r3, #8
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	430a      	orrs	r2, r1
 8004994:	619a      	str	r2, [r3, #24]
 8004996:	e03a      	b.n	8004a0e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2b08      	cmp	r3, #8
 800499c:	d11b      	bne.n	80049d6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	6819      	ldr	r1, [r3, #0]
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	f000 fcf6 	bl	800539e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69da      	ldr	r2, [r3, #28]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f022 020c 	bic.w	r2, r2, #12
 80049c0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	69d9      	ldr	r1, [r3, #28]
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	689a      	ldr	r2, [r3, #8]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	430a      	orrs	r2, r1
 80049d2:	61da      	str	r2, [r3, #28]
 80049d4:	e01b      	b.n	8004a0e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	6819      	ldr	r1, [r3, #0]
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	f000 fd15 	bl	8005414 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	69da      	ldr	r2, [r3, #28]
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80049f8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	69d9      	ldr	r1, [r3, #28]
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	021a      	lsls	r2, r3, #8
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	430a      	orrs	r2, r1
 8004a0c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004a36:	2302      	movs	r3, #2
 8004a38:	e0ac      	b.n	8004b94 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	2b0c      	cmp	r3, #12
 8004a46:	f200 809f 	bhi.w	8004b88 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004a4a:	a201      	add	r2, pc, #4	; (adr r2, 8004a50 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a50:	08004a85 	.word	0x08004a85
 8004a54:	08004b89 	.word	0x08004b89
 8004a58:	08004b89 	.word	0x08004b89
 8004a5c:	08004b89 	.word	0x08004b89
 8004a60:	08004ac5 	.word	0x08004ac5
 8004a64:	08004b89 	.word	0x08004b89
 8004a68:	08004b89 	.word	0x08004b89
 8004a6c:	08004b89 	.word	0x08004b89
 8004a70:	08004b07 	.word	0x08004b07
 8004a74:	08004b89 	.word	0x08004b89
 8004a78:	08004b89 	.word	0x08004b89
 8004a7c:	08004b89 	.word	0x08004b89
 8004a80:	08004b47 	.word	0x08004b47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f000 fa0c 	bl	8004ea8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	699a      	ldr	r2, [r3, #24]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f042 0208 	orr.w	r2, r2, #8
 8004a9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	699a      	ldr	r2, [r3, #24]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f022 0204 	bic.w	r2, r2, #4
 8004aae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6999      	ldr	r1, [r3, #24]
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	691a      	ldr	r2, [r3, #16]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	619a      	str	r2, [r3, #24]
      break;
 8004ac2:	e062      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	4618      	mov	r0, r3
 8004acc:	f000 fa52 	bl	8004f74 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	699a      	ldr	r2, [r3, #24]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ade:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	699a      	ldr	r2, [r3, #24]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	6999      	ldr	r1, [r3, #24]
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	021a      	lsls	r2, r3, #8
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	619a      	str	r2, [r3, #24]
      break;
 8004b04:	e041      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	68b9      	ldr	r1, [r7, #8]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f000 fa9b 	bl	8005048 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69da      	ldr	r2, [r3, #28]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f042 0208 	orr.w	r2, r2, #8
 8004b20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	69da      	ldr	r2, [r3, #28]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 0204 	bic.w	r2, r2, #4
 8004b30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	69d9      	ldr	r1, [r3, #28]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	691a      	ldr	r2, [r3, #16]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	430a      	orrs	r2, r1
 8004b42:	61da      	str	r2, [r3, #28]
      break;
 8004b44:	e021      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fae5 	bl	800511c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	69da      	ldr	r2, [r3, #28]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	69da      	ldr	r2, [r3, #28]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	69d9      	ldr	r1, [r3, #28]
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	021a      	lsls	r2, r3, #8
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	61da      	str	r2, [r3, #28]
      break;
 8004b86:	e000      	b.n	8004b8a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004b88:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3710      	adds	r7, #16
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bd80      	pop	{r7, pc}

08004b9c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
 8004ba4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d101      	bne.n	8004bb4 <HAL_TIM_ConfigClockSource+0x18>
 8004bb0:	2302      	movs	r3, #2
 8004bb2:	e0b3      	b.n	8004d1c <HAL_TIM_ConfigClockSource+0x180>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004bd2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bda:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bec:	d03e      	beq.n	8004c6c <HAL_TIM_ConfigClockSource+0xd0>
 8004bee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bf2:	f200 8087 	bhi.w	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004bf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bfa:	f000 8085 	beq.w	8004d08 <HAL_TIM_ConfigClockSource+0x16c>
 8004bfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c02:	d87f      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c04:	2b70      	cmp	r3, #112	; 0x70
 8004c06:	d01a      	beq.n	8004c3e <HAL_TIM_ConfigClockSource+0xa2>
 8004c08:	2b70      	cmp	r3, #112	; 0x70
 8004c0a:	d87b      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c0c:	2b60      	cmp	r3, #96	; 0x60
 8004c0e:	d050      	beq.n	8004cb2 <HAL_TIM_ConfigClockSource+0x116>
 8004c10:	2b60      	cmp	r3, #96	; 0x60
 8004c12:	d877      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c14:	2b50      	cmp	r3, #80	; 0x50
 8004c16:	d03c      	beq.n	8004c92 <HAL_TIM_ConfigClockSource+0xf6>
 8004c18:	2b50      	cmp	r3, #80	; 0x50
 8004c1a:	d873      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c1c:	2b40      	cmp	r3, #64	; 0x40
 8004c1e:	d058      	beq.n	8004cd2 <HAL_TIM_ConfigClockSource+0x136>
 8004c20:	2b40      	cmp	r3, #64	; 0x40
 8004c22:	d86f      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c24:	2b30      	cmp	r3, #48	; 0x30
 8004c26:	d064      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x156>
 8004c28:	2b30      	cmp	r3, #48	; 0x30
 8004c2a:	d86b      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c2c:	2b20      	cmp	r3, #32
 8004c2e:	d060      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x156>
 8004c30:	2b20      	cmp	r3, #32
 8004c32:	d867      	bhi.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d05c      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x156>
 8004c38:	2b10      	cmp	r3, #16
 8004c3a:	d05a      	beq.n	8004cf2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004c3c:	e062      	b.n	8004d04 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6818      	ldr	r0, [r3, #0]
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	6899      	ldr	r1, [r3, #8]
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	685a      	ldr	r2, [r3, #4]
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	f000 fc37 	bl	80054c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004c60:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	609a      	str	r2, [r3, #8]
      break;
 8004c6a:	e04e      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6818      	ldr	r0, [r3, #0]
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	6899      	ldr	r1, [r3, #8]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	68db      	ldr	r3, [r3, #12]
 8004c7c:	f000 fc20 	bl	80054c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c8e:	609a      	str	r2, [r3, #8]
      break;
 8004c90:	e03b      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6818      	ldr	r0, [r3, #0]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	6859      	ldr	r1, [r3, #4]
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	f000 fae4 	bl	800526c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2150      	movs	r1, #80	; 0x50
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 fbee 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8004cb0:	e02b      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6818      	ldr	r0, [r3, #0]
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	6859      	ldr	r1, [r3, #4]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	68db      	ldr	r3, [r3, #12]
 8004cbe:	461a      	mov	r2, r3
 8004cc0:	f000 fb3e 	bl	8005340 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2160      	movs	r1, #96	; 0x60
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fbde 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8004cd0:	e01b      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6818      	ldr	r0, [r3, #0]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	6859      	ldr	r1, [r3, #4]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f000 fac4 	bl	800526c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2140      	movs	r1, #64	; 0x40
 8004cea:	4618      	mov	r0, r3
 8004cec:	f000 fbce 	bl	800548c <TIM_ITRx_SetConfig>
      break;
 8004cf0:	e00b      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	4610      	mov	r0, r2
 8004cfe:	f000 fbc5 	bl	800548c <TIM_ITRx_SetConfig>
        break;
 8004d02:	e002      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d04:	bf00      	nop
 8004d06:	e000      	b.n	8004d0a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004d08:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2200      	movs	r2, #0
 8004d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d1a:	2300      	movs	r3, #0
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b085      	sub	sp, #20
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	2b0c      	cmp	r3, #12
 8004d36:	d831      	bhi.n	8004d9c <HAL_TIM_ReadCapturedValue+0x78>
 8004d38:	a201      	add	r2, pc, #4	; (adr r2, 8004d40 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d3e:	bf00      	nop
 8004d40:	08004d75 	.word	0x08004d75
 8004d44:	08004d9d 	.word	0x08004d9d
 8004d48:	08004d9d 	.word	0x08004d9d
 8004d4c:	08004d9d 	.word	0x08004d9d
 8004d50:	08004d7f 	.word	0x08004d7f
 8004d54:	08004d9d 	.word	0x08004d9d
 8004d58:	08004d9d 	.word	0x08004d9d
 8004d5c:	08004d9d 	.word	0x08004d9d
 8004d60:	08004d89 	.word	0x08004d89
 8004d64:	08004d9d 	.word	0x08004d9d
 8004d68:	08004d9d 	.word	0x08004d9d
 8004d6c:	08004d9d 	.word	0x08004d9d
 8004d70:	08004d93 	.word	0x08004d93
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d7a:	60fb      	str	r3, [r7, #12]

      break;
 8004d7c:	e00f      	b.n	8004d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d84:	60fb      	str	r3, [r7, #12]

      break;
 8004d86:	e00a      	b.n	8004d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d8e:	60fb      	str	r3, [r7, #12]

      break;
 8004d90:	e005      	b.n	8004d9e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d98:	60fb      	str	r3, [r7, #12]

      break;
 8004d9a:	e000      	b.n	8004d9e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004d9c:	bf00      	nop
  }

  return tmpreg;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop

08004dac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b083      	sub	sp, #12
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004db4:	bf00      	nop
 8004db6:	370c      	adds	r7, #12
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bc80      	pop	{r7}
 8004dbc:	4770      	bx	lr

08004dbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b083      	sub	sp, #12
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004dc6:	bf00      	nop
 8004dc8:	370c      	adds	r7, #12
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bc80      	pop	{r7}
 8004dce:	4770      	bx	lr

08004dd0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004dd8:	bf00      	nop
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bc80      	pop	{r7}
 8004de0:	4770      	bx	lr
	...

08004de4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	4a29      	ldr	r2, [pc, #164]	; (8004e9c <TIM_Base_SetConfig+0xb8>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d00b      	beq.n	8004e14 <TIM_Base_SetConfig+0x30>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e02:	d007      	beq.n	8004e14 <TIM_Base_SetConfig+0x30>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a26      	ldr	r2, [pc, #152]	; (8004ea0 <TIM_Base_SetConfig+0xbc>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d003      	beq.n	8004e14 <TIM_Base_SetConfig+0x30>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	4a25      	ldr	r2, [pc, #148]	; (8004ea4 <TIM_Base_SetConfig+0xc0>)
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d108      	bne.n	8004e26 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	68fa      	ldr	r2, [r7, #12]
 8004e22:	4313      	orrs	r3, r2
 8004e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4a1c      	ldr	r2, [pc, #112]	; (8004e9c <TIM_Base_SetConfig+0xb8>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00b      	beq.n	8004e46 <TIM_Base_SetConfig+0x62>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e34:	d007      	beq.n	8004e46 <TIM_Base_SetConfig+0x62>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	4a19      	ldr	r2, [pc, #100]	; (8004ea0 <TIM_Base_SetConfig+0xbc>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d003      	beq.n	8004e46 <TIM_Base_SetConfig+0x62>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4a18      	ldr	r2, [pc, #96]	; (8004ea4 <TIM_Base_SetConfig+0xc0>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d108      	bne.n	8004e58 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	689a      	ldr	r2, [r3, #8]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a07      	ldr	r2, [pc, #28]	; (8004e9c <TIM_Base_SetConfig+0xb8>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d103      	bne.n	8004e8c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	615a      	str	r2, [r3, #20]
}
 8004e92:	bf00      	nop
 8004e94:	3714      	adds	r7, #20
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr
 8004e9c:	40012c00 	.word	0x40012c00
 8004ea0:	40000400 	.word	0x40000400
 8004ea4:	40000800 	.word	0x40000800

08004ea8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a1b      	ldr	r3, [r3, #32]
 8004eb6:	f023 0201 	bic.w	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	699b      	ldr	r3, [r3, #24]
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	f023 0303 	bic.w	r3, r3, #3
 8004ede:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68fa      	ldr	r2, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	f023 0302 	bic.w	r3, r3, #2
 8004ef0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	697a      	ldr	r2, [r7, #20]
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a1c      	ldr	r2, [pc, #112]	; (8004f70 <TIM_OC1_SetConfig+0xc8>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d10c      	bne.n	8004f1e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f023 0308 	bic.w	r3, r3, #8
 8004f0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	697a      	ldr	r2, [r7, #20]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f023 0304 	bic.w	r3, r3, #4
 8004f1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a13      	ldr	r2, [pc, #76]	; (8004f70 <TIM_OC1_SetConfig+0xc8>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d111      	bne.n	8004f4a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	693a      	ldr	r2, [r7, #16]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	699b      	ldr	r3, [r3, #24]
 8004f44:	693a      	ldr	r2, [r7, #16]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	693a      	ldr	r2, [r7, #16]
 8004f4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	68fa      	ldr	r2, [r7, #12]
 8004f54:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685a      	ldr	r2, [r3, #4]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	621a      	str	r2, [r3, #32]
}
 8004f64:	bf00      	nop
 8004f66:	371c      	adds	r7, #28
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	40012c00 	.word	0x40012c00

08004f74 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b087      	sub	sp, #28
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a1b      	ldr	r3, [r3, #32]
 8004f82:	f023 0210 	bic.w	r2, r3, #16
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	699b      	ldr	r3, [r3, #24]
 8004f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004faa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	021b      	lsls	r3, r3, #8
 8004fb2:	68fa      	ldr	r2, [r7, #12]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	f023 0320 	bic.w	r3, r3, #32
 8004fbe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	697a      	ldr	r2, [r7, #20]
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	4a1d      	ldr	r2, [pc, #116]	; (8005044 <TIM_OC2_SetConfig+0xd0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d10d      	bne.n	8004ff0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	011b      	lsls	r3, r3, #4
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004fee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4a14      	ldr	r2, [pc, #80]	; (8005044 <TIM_OC2_SetConfig+0xd0>)
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d113      	bne.n	8005020 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ffe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005006:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005008:	683b      	ldr	r3, [r7, #0]
 800500a:	695b      	ldr	r3, [r3, #20]
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4313      	orrs	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	699b      	ldr	r3, [r3, #24]
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	4313      	orrs	r3, r2
 800501e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	693a      	ldr	r2, [r7, #16]
 8005024:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685a      	ldr	r2, [r3, #4]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	621a      	str	r2, [r3, #32]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	40012c00 	.word	0x40012c00

08005048 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005048:	b480      	push	{r7}
 800504a:	b087      	sub	sp, #28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a1b      	ldr	r3, [r3, #32]
 8005062:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69db      	ldr	r3, [r3, #28]
 800506e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f023 0303 	bic.w	r3, r3, #3
 800507e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68fa      	ldr	r2, [r7, #12]
 8005086:	4313      	orrs	r3, r2
 8005088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005090:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	021b      	lsls	r3, r3, #8
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	4313      	orrs	r3, r2
 800509c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a1d      	ldr	r2, [pc, #116]	; (8005118 <TIM_OC3_SetConfig+0xd0>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d10d      	bne.n	80050c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68db      	ldr	r3, [r3, #12]
 80050b2:	021b      	lsls	r3, r3, #8
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80050c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a14      	ldr	r2, [pc, #80]	; (8005118 <TIM_OC3_SetConfig+0xd0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d113      	bne.n	80050f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	011b      	lsls	r3, r3, #4
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	011b      	lsls	r3, r3, #4
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	68fa      	ldr	r2, [r7, #12]
 80050fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	697a      	ldr	r2, [r7, #20]
 800510a:	621a      	str	r2, [r3, #32]
}
 800510c:	bf00      	nop
 800510e:	371c      	adds	r7, #28
 8005110:	46bd      	mov	sp, r7
 8005112:	bc80      	pop	{r7}
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40012c00 	.word	0x40012c00

0800511c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800514a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	021b      	lsls	r3, r3, #8
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4313      	orrs	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005166:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	031b      	lsls	r3, r3, #12
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	4313      	orrs	r3, r2
 8005172:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a0f      	ldr	r2, [pc, #60]	; (80051b4 <TIM_OC4_SetConfig+0x98>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d109      	bne.n	8005190 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005182:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	019b      	lsls	r3, r3, #6
 800518a:	697a      	ldr	r2, [r7, #20]
 800518c:	4313      	orrs	r3, r2
 800518e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	685a      	ldr	r2, [r3, #4]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	693a      	ldr	r2, [r7, #16]
 80051a8:	621a      	str	r2, [r3, #32]
}
 80051aa:	bf00      	nop
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bc80      	pop	{r7}
 80051b2:	4770      	bx	lr
 80051b4:	40012c00 	.word	0x40012c00

080051b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	f023 0201 	bic.w	r2, r3, #1
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	699b      	ldr	r3, [r3, #24]
 80051d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a1b      	ldr	r3, [r3, #32]
 80051dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4a1f      	ldr	r2, [pc, #124]	; (8005260 <TIM_TI1_SetConfig+0xa8>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d00b      	beq.n	80051fe <TIM_TI1_SetConfig+0x46>
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051ec:	d007      	beq.n	80051fe <TIM_TI1_SetConfig+0x46>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	4a1c      	ldr	r2, [pc, #112]	; (8005264 <TIM_TI1_SetConfig+0xac>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d003      	beq.n	80051fe <TIM_TI1_SetConfig+0x46>
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	4a1b      	ldr	r2, [pc, #108]	; (8005268 <TIM_TI1_SetConfig+0xb0>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d101      	bne.n	8005202 <TIM_TI1_SetConfig+0x4a>
 80051fe:	2301      	movs	r3, #1
 8005200:	e000      	b.n	8005204 <TIM_TI1_SetConfig+0x4c>
 8005202:	2300      	movs	r3, #0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d008      	beq.n	800521a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	f023 0303 	bic.w	r3, r3, #3
 800520e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005210:	697a      	ldr	r2, [r7, #20]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4313      	orrs	r3, r2
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	e003      	b.n	8005222 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	f043 0301 	orr.w	r3, r3, #1
 8005220:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005228:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	011b      	lsls	r3, r3, #4
 800522e:	b2db      	uxtb	r3, r3
 8005230:	697a      	ldr	r2, [r7, #20]
 8005232:	4313      	orrs	r3, r2
 8005234:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	f023 030a 	bic.w	r3, r3, #10
 800523c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	f003 030a 	and.w	r3, r3, #10
 8005244:	693a      	ldr	r2, [r7, #16]
 8005246:	4313      	orrs	r3, r2
 8005248:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	697a      	ldr	r2, [r7, #20]
 800524e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	693a      	ldr	r2, [r7, #16]
 8005254:	621a      	str	r2, [r3, #32]
}
 8005256:	bf00      	nop
 8005258:	371c      	adds	r7, #28
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	40012c00 	.word	0x40012c00
 8005264:	40000400 	.word	0x40000400
 8005268:	40000800 	.word	0x40000800

0800526c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	60b9      	str	r1, [r7, #8]
 8005276:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	6a1b      	ldr	r3, [r3, #32]
 800527c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6a1b      	ldr	r3, [r3, #32]
 8005282:	f023 0201 	bic.w	r2, r3, #1
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	699b      	ldr	r3, [r3, #24]
 800528e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005296:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	011b      	lsls	r3, r3, #4
 800529c:	693a      	ldr	r2, [r7, #16]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80052a2:	697b      	ldr	r3, [r7, #20]
 80052a4:	f023 030a 	bic.w	r3, r3, #10
 80052a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	4313      	orrs	r3, r2
 80052b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	697a      	ldr	r2, [r7, #20]
 80052bc:	621a      	str	r2, [r3, #32]
}
 80052be:	bf00      	nop
 80052c0:	371c      	adds	r7, #28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bc80      	pop	{r7}
 80052c6:	4770      	bx	lr

080052c8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80052c8:	b480      	push	{r7}
 80052ca:	b087      	sub	sp, #28
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	607a      	str	r2, [r7, #4]
 80052d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6a1b      	ldr	r3, [r3, #32]
 80052da:	f023 0210 	bic.w	r2, r3, #16
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	021b      	lsls	r3, r3, #8
 80052fa:	697a      	ldr	r2, [r7, #20]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005306:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	031b      	lsls	r3, r3, #12
 800530c:	b29b      	uxth	r3, r3
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4313      	orrs	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005314:	693b      	ldr	r3, [r7, #16]
 8005316:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800531a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	011b      	lsls	r3, r3, #4
 8005320:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005324:	693a      	ldr	r2, [r7, #16]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	697a      	ldr	r2, [r7, #20]
 800532e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	621a      	str	r2, [r3, #32]
}
 8005336:	bf00      	nop
 8005338:	371c      	adds	r7, #28
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005340:	b480      	push	{r7}
 8005342:	b087      	sub	sp, #28
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	f023 0210 	bic.w	r2, r3, #16
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	699b      	ldr	r3, [r3, #24]
 800535c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6a1b      	ldr	r3, [r3, #32]
 8005362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800536a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	031b      	lsls	r3, r3, #12
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	4313      	orrs	r3, r2
 8005374:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005376:	693b      	ldr	r3, [r7, #16]
 8005378:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800537c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	011b      	lsls	r3, r3, #4
 8005382:	693a      	ldr	r2, [r7, #16]
 8005384:	4313      	orrs	r3, r2
 8005386:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	621a      	str	r2, [r3, #32]
}
 8005394:	bf00      	nop
 8005396:	371c      	adds	r7, #28
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	4770      	bx	lr

0800539e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800539e:	b480      	push	{r7}
 80053a0:	b087      	sub	sp, #28
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	60f8      	str	r0, [r7, #12]
 80053a6:	60b9      	str	r1, [r7, #8]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6a1b      	ldr	r3, [r3, #32]
 80053b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	69db      	ldr	r3, [r3, #28]
 80053bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80053c4:	697b      	ldr	r3, [r7, #20]
 80053c6:	f023 0303 	bic.w	r3, r3, #3
 80053ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	b2db      	uxtb	r3, r3
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	021b      	lsls	r3, r3, #8
 80053f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	4313      	orrs	r3, r2
 80053fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	693a      	ldr	r2, [r7, #16]
 8005408:	621a      	str	r2, [r3, #32]
}
 800540a:	bf00      	nop
 800540c:	371c      	adds	r7, #28
 800540e:	46bd      	mov	sp, r7
 8005410:	bc80      	pop	{r7}
 8005412:	4770      	bx	lr

08005414 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
 8005420:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	69db      	ldr	r3, [r3, #28]
 8005432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005440:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	021b      	lsls	r3, r3, #8
 8005446:	697a      	ldr	r2, [r7, #20]
 8005448:	4313      	orrs	r3, r2
 800544a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005452:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	031b      	lsls	r3, r3, #12
 8005458:	b29b      	uxth	r3, r3
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	4313      	orrs	r3, r2
 800545e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005466:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	031b      	lsls	r3, r3, #12
 800546c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005470:	693a      	ldr	r2, [r7, #16]
 8005472:	4313      	orrs	r3, r2
 8005474:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	621a      	str	r2, [r3, #32]
}
 8005482:	bf00      	nop
 8005484:	371c      	adds	r7, #28
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr

0800548c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	f043 0307 	orr.w	r3, r3, #7
 80054ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	609a      	str	r2, [r3, #8]
}
 80054b6:	bf00      	nop
 80054b8:	3714      	adds	r7, #20
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bc80      	pop	{r7}
 80054be:	4770      	bx	lr

080054c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b087      	sub	sp, #28
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	021a      	lsls	r2, r3, #8
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	431a      	orrs	r2, r3
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	697a      	ldr	r2, [r7, #20]
 80054f2:	609a      	str	r2, [r3, #8]
}
 80054f4:	bf00      	nop
 80054f6:	371c      	adds	r7, #28
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr

080054fe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054fe:	b480      	push	{r7}
 8005500:	b087      	sub	sp, #28
 8005502:	af00      	add	r7, sp, #0
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	60b9      	str	r1, [r7, #8]
 8005508:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	f003 031f 	and.w	r3, r3, #31
 8005510:	2201      	movs	r2, #1
 8005512:	fa02 f303 	lsl.w	r3, r2, r3
 8005516:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6a1a      	ldr	r2, [r3, #32]
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	43db      	mvns	r3, r3
 8005520:	401a      	ands	r2, r3
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	6a1a      	ldr	r2, [r3, #32]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	f003 031f 	and.w	r3, r3, #31
 8005530:	6879      	ldr	r1, [r7, #4]
 8005532:	fa01 f303 	lsl.w	r3, r1, r3
 8005536:	431a      	orrs	r2, r3
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	621a      	str	r2, [r3, #32]
}
 800553c:	bf00      	nop
 800553e:	371c      	adds	r7, #28
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr
	...

08005548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005558:	2b01      	cmp	r3, #1
 800555a:	d101      	bne.n	8005560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800555c:	2302      	movs	r3, #2
 800555e:	e046      	b.n	80055ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2202      	movs	r2, #2
 800556c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005586:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68fa      	ldr	r2, [r7, #12]
 800558e:	4313      	orrs	r3, r2
 8005590:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a16      	ldr	r2, [pc, #88]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d00e      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ac:	d009      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a12      	ldr	r2, [pc, #72]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d004      	beq.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a10      	ldr	r2, [pc, #64]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d10c      	bne.n	80055dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	68ba      	ldr	r2, [r7, #8]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3714      	adds	r7, #20
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bc80      	pop	{r7}
 80055f6:	4770      	bx	lr
 80055f8:	40012c00 	.word	0x40012c00
 80055fc:	40000400 	.word	0x40000400
 8005600:	40000800 	.word	0x40000800

08005604 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	bc80      	pop	{r7}
 8005614:	4770      	bx	lr

08005616 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800561e:	bf00      	nop
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	bc80      	pop	{r7}
 8005626:	4770      	bx	lr

08005628 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b082      	sub	sp, #8
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e03f      	b.n	80056ba <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d106      	bne.n	8005654 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7fd fcdc 	bl	800300c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2224      	movs	r2, #36	; 0x24
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68da      	ldr	r2, [r3, #12]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800566a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f000 fc85 	bl	8005f7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	691a      	ldr	r2, [r3, #16]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005680:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	695a      	ldr	r2, [r3, #20]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005690:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3708      	adds	r7, #8
 80056be:	46bd      	mov	sp, r7
 80056c0:	bd80      	pop	{r7, pc}

080056c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056c2:	b580      	push	{r7, lr}
 80056c4:	b08a      	sub	sp, #40	; 0x28
 80056c6:	af02      	add	r7, sp, #8
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	603b      	str	r3, [r7, #0]
 80056ce:	4613      	mov	r3, r2
 80056d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b20      	cmp	r3, #32
 80056e0:	d17c      	bne.n	80057dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d002      	beq.n	80056ee <HAL_UART_Transmit+0x2c>
 80056e8:	88fb      	ldrh	r3, [r7, #6]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d101      	bne.n	80056f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e075      	b.n	80057de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d101      	bne.n	8005700 <HAL_UART_Transmit+0x3e>
 80056fc:	2302      	movs	r3, #2
 80056fe:	e06e      	b.n	80057de <HAL_UART_Transmit+0x11c>
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2221      	movs	r2, #33	; 0x21
 8005712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005716:	f7fd fd4b 	bl	80031b0 <HAL_GetTick>
 800571a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	88fa      	ldrh	r2, [r7, #6]
 8005720:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	88fa      	ldrh	r2, [r7, #6]
 8005726:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005730:	d108      	bne.n	8005744 <HAL_UART_Transmit+0x82>
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d104      	bne.n	8005744 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800573a:	2300      	movs	r3, #0
 800573c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	61bb      	str	r3, [r7, #24]
 8005742:	e003      	b.n	800574c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005748:	2300      	movs	r3, #0
 800574a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005754:	e02a      	b.n	80057ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	9300      	str	r3, [sp, #0]
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	2200      	movs	r2, #0
 800575e:	2180      	movs	r1, #128	; 0x80
 8005760:	68f8      	ldr	r0, [r7, #12]
 8005762:	f000 fa38 	bl	8005bd6 <UART_WaitOnFlagUntilTimeout>
 8005766:	4603      	mov	r3, r0
 8005768:	2b00      	cmp	r3, #0
 800576a:	d001      	beq.n	8005770 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800576c:	2303      	movs	r3, #3
 800576e:	e036      	b.n	80057de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d10b      	bne.n	800578e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	881b      	ldrh	r3, [r3, #0]
 800577a:	461a      	mov	r2, r3
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005784:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	3302      	adds	r3, #2
 800578a:	61bb      	str	r3, [r7, #24]
 800578c:	e007      	b.n	800579e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	781a      	ldrb	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	3301      	adds	r3, #1
 800579c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	3b01      	subs	r3, #1
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1cf      	bne.n	8005756 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	2200      	movs	r2, #0
 80057be:	2140      	movs	r1, #64	; 0x40
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 fa08 	bl	8005bd6 <UART_WaitOnFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80057cc:	2303      	movs	r3, #3
 80057ce:	e006      	b.n	80057de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2220      	movs	r2, #32
 80057d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	e000      	b.n	80057de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80057dc:	2302      	movs	r3, #2
  }
}
 80057de:	4618      	mov	r0, r3
 80057e0:	3720      	adds	r7, #32
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b084      	sub	sp, #16
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	60f8      	str	r0, [r7, #12]
 80057ee:	60b9      	str	r1, [r7, #8]
 80057f0:	4613      	mov	r3, r2
 80057f2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b20      	cmp	r3, #32
 80057fe:	d11d      	bne.n	800583c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005800:	68bb      	ldr	r3, [r7, #8]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d002      	beq.n	800580c <HAL_UART_Receive_IT+0x26>
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d101      	bne.n	8005810 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	e016      	b.n	800583e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005816:	2b01      	cmp	r3, #1
 8005818:	d101      	bne.n	800581e <HAL_UART_Receive_IT+0x38>
 800581a:	2302      	movs	r3, #2
 800581c:	e00f      	b.n	800583e <HAL_UART_Receive_IT+0x58>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2200      	movs	r2, #0
 800582a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800582c:	88fb      	ldrh	r3, [r7, #6]
 800582e:	461a      	mov	r2, r3
 8005830:	68b9      	ldr	r1, [r7, #8]
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 fa19 	bl	8005c6a <UART_Start_Receive_IT>
 8005838:	4603      	mov	r3, r0
 800583a:	e000      	b.n	800583e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800583c:	2302      	movs	r3, #2
  }
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
	...

08005848 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b08a      	sub	sp, #40	; 0x28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	695b      	ldr	r3, [r3, #20]
 8005866:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8005868:	2300      	movs	r3, #0
 800586a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800586c:	2300      	movs	r3, #0
 800586e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	f003 030f 	and.w	r3, r3, #15
 8005876:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8005878:	69bb      	ldr	r3, [r7, #24]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10d      	bne.n	800589a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800587e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005880:	f003 0320 	and.w	r3, r3, #32
 8005884:	2b00      	cmp	r3, #0
 8005886:	d008      	beq.n	800589a <HAL_UART_IRQHandler+0x52>
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	f003 0320 	and.w	r3, r3, #32
 800588e:	2b00      	cmp	r3, #0
 8005890:	d003      	beq.n	800589a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	f000 fac9 	bl	8005e2a <UART_Receive_IT>
      return;
 8005898:	e17b      	b.n	8005b92 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	2b00      	cmp	r3, #0
 800589e:	f000 80b1 	beq.w	8005a04 <HAL_UART_IRQHandler+0x1bc>
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d105      	bne.n	80058b8 <HAL_UART_IRQHandler+0x70>
 80058ac:	6a3b      	ldr	r3, [r7, #32]
 80058ae:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	f000 80a6 	beq.w	8005a04 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	f003 0301 	and.w	r3, r3, #1
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <HAL_UART_IRQHandler+0x90>
 80058c2:	6a3b      	ldr	r3, [r7, #32]
 80058c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d005      	beq.n	80058d8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d0:	f043 0201 	orr.w	r2, r3, #1
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058da:	f003 0304 	and.w	r3, r3, #4
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <HAL_UART_IRQHandler+0xb0>
 80058e2:	69fb      	ldr	r3, [r7, #28]
 80058e4:	f003 0301 	and.w	r3, r3, #1
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d005      	beq.n	80058f8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f0:	f043 0202 	orr.w	r2, r3, #2
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	f003 0302 	and.w	r3, r3, #2
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00a      	beq.n	8005918 <HAL_UART_IRQHandler+0xd0>
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	f003 0301 	and.w	r3, r3, #1
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005910:	f043 0204 	orr.w	r2, r3, #4
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	f003 0308 	and.w	r3, r3, #8
 800591e:	2b00      	cmp	r3, #0
 8005920:	d00f      	beq.n	8005942 <HAL_UART_IRQHandler+0xfa>
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d104      	bne.n	8005936 <HAL_UART_IRQHandler+0xee>
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d005      	beq.n	8005942 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800593a:	f043 0208 	orr.w	r2, r3, #8
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 811e 	beq.w	8005b88 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	f003 0320 	and.w	r3, r3, #32
 8005952:	2b00      	cmp	r3, #0
 8005954:	d007      	beq.n	8005966 <HAL_UART_IRQHandler+0x11e>
 8005956:	6a3b      	ldr	r3, [r7, #32]
 8005958:	f003 0320 	and.w	r3, r3, #32
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 fa62 	bl	8005e2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695b      	ldr	r3, [r3, #20]
 800596c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005970:	2b00      	cmp	r3, #0
 8005972:	bf14      	ite	ne
 8005974:	2301      	movne	r3, #1
 8005976:	2300      	moveq	r3, #0
 8005978:	b2db      	uxtb	r3, r3
 800597a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005980:	f003 0308 	and.w	r3, r3, #8
 8005984:	2b00      	cmp	r3, #0
 8005986:	d102      	bne.n	800598e <HAL_UART_IRQHandler+0x146>
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d031      	beq.n	80059f2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f9a4 	bl	8005cdc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d023      	beq.n	80059ea <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	695a      	ldr	r2, [r3, #20]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059b0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d013      	beq.n	80059e2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059be:	4a76      	ldr	r2, [pc, #472]	; (8005b98 <HAL_UART_IRQHandler+0x350>)
 80059c0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c6:	4618      	mov	r0, r3
 80059c8:	f7fd fd68 	bl	800349c <HAL_DMA_Abort_IT>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d016      	beq.n	8005a00 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059dc:	4610      	mov	r0, r2
 80059de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e0:	e00e      	b.n	8005a00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f8e3 	bl	8005bae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e8:	e00a      	b.n	8005a00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f8df 	bl	8005bae <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f0:	e006      	b.n	8005a00 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f8db 	bl	8005bae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059fe:	e0c3      	b.n	8005b88 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a00:	bf00      	nop
    return;
 8005a02:	e0c1      	b.n	8005b88 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	f040 80a1 	bne.w	8005b50 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a10:	f003 0310 	and.w	r3, r3, #16
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 809b 	beq.w	8005b50 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005a1a:	6a3b      	ldr	r3, [r7, #32]
 8005a1c:	f003 0310 	and.w	r3, r3, #16
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f000 8095 	beq.w	8005b50 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a26:	2300      	movs	r3, #0
 8005a28:	60fb      	str	r3, [r7, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	60fb      	str	r3, [r7, #12]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	60fb      	str	r3, [r7, #12]
 8005a3a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d04e      	beq.n	8005ae8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005a54:	8a3b      	ldrh	r3, [r7, #16]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 8098 	beq.w	8005b8c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a60:	8a3a      	ldrh	r2, [r7, #16]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	f080 8092 	bcs.w	8005b8c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	8a3a      	ldrh	r2, [r7, #16]
 8005a6c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a72:	699b      	ldr	r3, [r3, #24]
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	d02b      	beq.n	8005ad0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a86:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	695a      	ldr	r2, [r3, #20]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f022 0201 	bic.w	r2, r2, #1
 8005a96:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	695a      	ldr	r2, [r3, #20]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005aa6:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	68da      	ldr	r2, [r3, #12]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f022 0210 	bic.w	r2, r2, #16
 8005ac4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fd fcab 	bl	8003426 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ad8:	b29b      	uxth	r3, r3
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	4619      	mov	r1, r3
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f86d 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005ae6:	e051      	b.n	8005b8c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d047      	beq.n	8005b90 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005b00:	8a7b      	ldrh	r3, [r7, #18]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d044      	beq.n	8005b90 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	68da      	ldr	r2, [r3, #12]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b14:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695a      	ldr	r2, [r3, #20]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f022 0201 	bic.w	r2, r2, #1
 8005b24:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2200      	movs	r2, #0
 8005b32:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	68da      	ldr	r2, [r3, #12]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f022 0210 	bic.w	r2, r2, #16
 8005b42:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005b44:	8a7b      	ldrh	r3, [r7, #18]
 8005b46:	4619      	mov	r1, r3
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 f839 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005b4e:	e01f      	b.n	8005b90 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d008      	beq.n	8005b6c <HAL_UART_IRQHandler+0x324>
 8005b5a:	6a3b      	ldr	r3, [r7, #32]
 8005b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d003      	beq.n	8005b6c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005b64:	6878      	ldr	r0, [r7, #4]
 8005b66:	f000 f8f9 	bl	8005d5c <UART_Transmit_IT>
    return;
 8005b6a:	e012      	b.n	8005b92 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00d      	beq.n	8005b92 <HAL_UART_IRQHandler+0x34a>
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d008      	beq.n	8005b92 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f93a 	bl	8005dfa <UART_EndTransmit_IT>
    return;
 8005b86:	e004      	b.n	8005b92 <HAL_UART_IRQHandler+0x34a>
    return;
 8005b88:	bf00      	nop
 8005b8a:	e002      	b.n	8005b92 <HAL_UART_IRQHandler+0x34a>
      return;
 8005b8c:	bf00      	nop
 8005b8e:	e000      	b.n	8005b92 <HAL_UART_IRQHandler+0x34a>
      return;
 8005b90:	bf00      	nop
  }
}
 8005b92:	3728      	adds	r7, #40	; 0x28
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	08005d35 	.word	0x08005d35

08005b9c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bc80      	pop	{r7}
 8005bac:	4770      	bx	lr

08005bae <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005bae:	b480      	push	{r7}
 8005bb0:	b083      	sub	sp, #12
 8005bb2:	af00      	add	r7, sp, #0
 8005bb4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	460b      	mov	r3, r1
 8005bca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005bcc:	bf00      	nop
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bc80      	pop	{r7}
 8005bd4:	4770      	bx	lr

08005bd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005bd6:	b580      	push	{r7, lr}
 8005bd8:	b084      	sub	sp, #16
 8005bda:	af00      	add	r7, sp, #0
 8005bdc:	60f8      	str	r0, [r7, #12]
 8005bde:	60b9      	str	r1, [r7, #8]
 8005be0:	603b      	str	r3, [r7, #0]
 8005be2:	4613      	mov	r3, r2
 8005be4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005be6:	e02c      	b.n	8005c42 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bee:	d028      	beq.n	8005c42 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d007      	beq.n	8005c06 <UART_WaitOnFlagUntilTimeout+0x30>
 8005bf6:	f7fd fadb 	bl	80031b0 <HAL_GetTick>
 8005bfa:	4602      	mov	r2, r0
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	1ad3      	subs	r3, r2, r3
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d21d      	bcs.n	8005c42 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68da      	ldr	r2, [r3, #12]
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005c14:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695a      	ldr	r2, [r3, #20]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0201 	bic.w	r2, r2, #1
 8005c24:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	2220      	movs	r2, #32
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	2220      	movs	r2, #32
 8005c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e00f      	b.n	8005c62 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	68bb      	ldr	r3, [r7, #8]
 8005c4a:	4013      	ands	r3, r2
 8005c4c:	68ba      	ldr	r2, [r7, #8]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	bf0c      	ite	eq
 8005c52:	2301      	moveq	r3, #1
 8005c54:	2300      	movne	r3, #0
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	461a      	mov	r2, r3
 8005c5a:	79fb      	ldrb	r3, [r7, #7]
 8005c5c:	429a      	cmp	r2, r3
 8005c5e:	d0c3      	beq.n	8005be8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3710      	adds	r7, #16
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bd80      	pop	{r7, pc}

08005c6a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005c6a:	b480      	push	{r7}
 8005c6c:	b085      	sub	sp, #20
 8005c6e:	af00      	add	r7, sp, #0
 8005c70:	60f8      	str	r0, [r7, #12]
 8005c72:	60b9      	str	r1, [r7, #8]
 8005c74:	4613      	mov	r3, r2
 8005c76:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	88fa      	ldrh	r2, [r7, #6]
 8005c82:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	88fa      	ldrh	r2, [r7, #6]
 8005c88:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2222      	movs	r2, #34	; 0x22
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	68da      	ldr	r2, [r3, #12]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cae:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	695a      	ldr	r2, [r3, #20]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0220 	orr.w	r2, r2, #32
 8005cce:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005cd0:	2300      	movs	r3, #0
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bc80      	pop	{r7}
 8005cda:	4770      	bx	lr

08005cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68da      	ldr	r2, [r3, #12]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005cf2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	695a      	ldr	r2, [r3, #20]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0201 	bic.w	r2, r2, #1
 8005d02:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d107      	bne.n	8005d1c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f022 0210 	bic.w	r2, r2, #16
 8005d1a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2220      	movs	r2, #32
 8005d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2200      	movs	r2, #0
 8005d28:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005d2a:	bf00      	nop
 8005d2c:	370c      	adds	r7, #12
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bc80      	pop	{r7}
 8005d32:	4770      	bx	lr

08005d34 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	2200      	movs	r2, #0
 8005d46:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f7ff ff2d 	bl	8005bae <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d54:	bf00      	nop
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b085      	sub	sp, #20
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d6a:	b2db      	uxtb	r3, r3
 8005d6c:	2b21      	cmp	r3, #33	; 0x21
 8005d6e:	d13e      	bne.n	8005dee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d78:	d114      	bne.n	8005da4 <UART_Transmit_IT+0x48>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d110      	bne.n	8005da4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	881b      	ldrh	r3, [r3, #0]
 8005d8c:	461a      	mov	r2, r3
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d96:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	1c9a      	adds	r2, r3, #2
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	621a      	str	r2, [r3, #32]
 8005da2:	e008      	b.n	8005db6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	1c59      	adds	r1, r3, #1
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	6211      	str	r1, [r2, #32]
 8005dae:	781a      	ldrb	r2, [r3, #0]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d10f      	bne.n	8005dea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	68da      	ldr	r2, [r3, #12]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dd8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005de8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	e000      	b.n	8005df0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dee:	2302      	movs	r3, #2
  }
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3714      	adds	r7, #20
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bc80      	pop	{r7}
 8005df8:	4770      	bx	lr

08005dfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dfa:	b580      	push	{r7, lr}
 8005dfc:	b082      	sub	sp, #8
 8005dfe:	af00      	add	r7, sp, #0
 8005e00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	68da      	ldr	r2, [r3, #12]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f7ff febe 	bl	8005b9c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b086      	sub	sp, #24
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	2b22      	cmp	r3, #34	; 0x22
 8005e3c:	f040 8099 	bne.w	8005f72 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e48:	d117      	bne.n	8005e7a <UART_Receive_IT+0x50>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d113      	bne.n	8005e7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	685b      	ldr	r3, [r3, #4]
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e72:	1c9a      	adds	r2, r3, #2
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	629a      	str	r2, [r3, #40]	; 0x28
 8005e78:	e026      	b.n	8005ec8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005e80:	2300      	movs	r3, #0
 8005e82:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e8c:	d007      	beq.n	8005e9e <UART_Receive_IT+0x74>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10a      	bne.n	8005eac <UART_Receive_IT+0x82>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d106      	bne.n	8005eac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	701a      	strb	r2, [r3, #0]
 8005eaa:	e008      	b.n	8005ebe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	685b      	ldr	r3, [r3, #4]
 8005eb2:	b2db      	uxtb	r3, r3
 8005eb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec2:	1c5a      	adds	r2, r3, #1
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ecc:	b29b      	uxth	r3, r3
 8005ece:	3b01      	subs	r3, #1
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	4619      	mov	r1, r3
 8005ed6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d148      	bne.n	8005f6e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68da      	ldr	r2, [r3, #12]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f022 0220 	bic.w	r2, r2, #32
 8005eea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	68da      	ldr	r2, [r3, #12]
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005efa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	695a      	ldr	r2, [r3, #20]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0201 	bic.w	r2, r2, #1
 8005f0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2220      	movs	r2, #32
 8005f10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d123      	bne.n	8005f64 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68da      	ldr	r2, [r3, #12]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f022 0210 	bic.w	r2, r2, #16
 8005f30:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f003 0310 	and.w	r3, r3, #16
 8005f3c:	2b10      	cmp	r3, #16
 8005f3e:	d10a      	bne.n	8005f56 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f40:	2300      	movs	r3, #0
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60fb      	str	r3, [r7, #12]
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	60fb      	str	r3, [r7, #12]
 8005f54:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7ff fe2f 	bl	8005bc0 <HAL_UARTEx_RxEventCallback>
 8005f62:	e002      	b.n	8005f6a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f7fc fdbd 	bl	8002ae4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	e002      	b.n	8005f74 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	e000      	b.n	8005f74 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005f72:	2302      	movs	r3, #2
  }
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3718      	adds	r7, #24
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	691b      	ldr	r3, [r3, #16]
 8005f8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	68da      	ldr	r2, [r3, #12]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	430a      	orrs	r2, r1
 8005f98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005fb6:	f023 030c 	bic.w	r3, r3, #12
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	6812      	ldr	r2, [r2, #0]
 8005fbe:	68b9      	ldr	r1, [r7, #8]
 8005fc0:	430b      	orrs	r3, r1
 8005fc2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	699a      	ldr	r2, [r3, #24]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a2c      	ldr	r2, [pc, #176]	; (8006090 <UART_SetConfig+0x114>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d103      	bne.n	8005fec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005fe4:	f7fe f854 	bl	8004090 <HAL_RCC_GetPCLK2Freq>
 8005fe8:	60f8      	str	r0, [r7, #12]
 8005fea:	e002      	b.n	8005ff2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005fec:	f7fe f83c 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 8005ff0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	4613      	mov	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4413      	add	r3, r2
 8005ffa:	009a      	lsls	r2, r3, #2
 8005ffc:	441a      	add	r2, r3
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	fbb2 f3f3 	udiv	r3, r2, r3
 8006008:	4a22      	ldr	r2, [pc, #136]	; (8006094 <UART_SetConfig+0x118>)
 800600a:	fba2 2303 	umull	r2, r3, r2, r3
 800600e:	095b      	lsrs	r3, r3, #5
 8006010:	0119      	lsls	r1, r3, #4
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	4613      	mov	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	009a      	lsls	r2, r3, #2
 800601c:	441a      	add	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	fbb2 f2f3 	udiv	r2, r2, r3
 8006028:	4b1a      	ldr	r3, [pc, #104]	; (8006094 <UART_SetConfig+0x118>)
 800602a:	fba3 0302 	umull	r0, r3, r3, r2
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	2064      	movs	r0, #100	; 0x64
 8006032:	fb00 f303 	mul.w	r3, r0, r3
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	011b      	lsls	r3, r3, #4
 800603a:	3332      	adds	r3, #50	; 0x32
 800603c:	4a15      	ldr	r2, [pc, #84]	; (8006094 <UART_SetConfig+0x118>)
 800603e:	fba2 2303 	umull	r2, r3, r2, r3
 8006042:	095b      	lsrs	r3, r3, #5
 8006044:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006048:	4419      	add	r1, r3
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	4613      	mov	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4413      	add	r3, r2
 8006052:	009a      	lsls	r2, r3, #2
 8006054:	441a      	add	r2, r3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006060:	4b0c      	ldr	r3, [pc, #48]	; (8006094 <UART_SetConfig+0x118>)
 8006062:	fba3 0302 	umull	r0, r3, r3, r2
 8006066:	095b      	lsrs	r3, r3, #5
 8006068:	2064      	movs	r0, #100	; 0x64
 800606a:	fb00 f303 	mul.w	r3, r0, r3
 800606e:	1ad3      	subs	r3, r2, r3
 8006070:	011b      	lsls	r3, r3, #4
 8006072:	3332      	adds	r3, #50	; 0x32
 8006074:	4a07      	ldr	r2, [pc, #28]	; (8006094 <UART_SetConfig+0x118>)
 8006076:	fba2 2303 	umull	r2, r3, r2, r3
 800607a:	095b      	lsrs	r3, r3, #5
 800607c:	f003 020f 	and.w	r2, r3, #15
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	440a      	add	r2, r1
 8006086:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006088:	bf00      	nop
 800608a:	3710      	adds	r7, #16
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	40013800 	.word	0x40013800
 8006094:	51eb851f 	.word	0x51eb851f

08006098 <__cvt>:
 8006098:	2b00      	cmp	r3, #0
 800609a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800609e:	461f      	mov	r7, r3
 80060a0:	bfbb      	ittet	lt
 80060a2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80060a6:	461f      	movlt	r7, r3
 80060a8:	2300      	movge	r3, #0
 80060aa:	232d      	movlt	r3, #45	; 0x2d
 80060ac:	b088      	sub	sp, #32
 80060ae:	4614      	mov	r4, r2
 80060b0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80060b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80060b4:	7013      	strb	r3, [r2, #0]
 80060b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060b8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80060bc:	f023 0820 	bic.w	r8, r3, #32
 80060c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060c4:	d005      	beq.n	80060d2 <__cvt+0x3a>
 80060c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80060ca:	d100      	bne.n	80060ce <__cvt+0x36>
 80060cc:	3501      	adds	r5, #1
 80060ce:	2302      	movs	r3, #2
 80060d0:	e000      	b.n	80060d4 <__cvt+0x3c>
 80060d2:	2303      	movs	r3, #3
 80060d4:	aa07      	add	r2, sp, #28
 80060d6:	9204      	str	r2, [sp, #16]
 80060d8:	aa06      	add	r2, sp, #24
 80060da:	e9cd a202 	strd	sl, r2, [sp, #8]
 80060de:	e9cd 3500 	strd	r3, r5, [sp]
 80060e2:	4622      	mov	r2, r4
 80060e4:	463b      	mov	r3, r7
 80060e6:	f000 fe73 	bl	8006dd0 <_dtoa_r>
 80060ea:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060ee:	4606      	mov	r6, r0
 80060f0:	d102      	bne.n	80060f8 <__cvt+0x60>
 80060f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80060f4:	07db      	lsls	r3, r3, #31
 80060f6:	d522      	bpl.n	800613e <__cvt+0xa6>
 80060f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060fc:	eb06 0905 	add.w	r9, r6, r5
 8006100:	d110      	bne.n	8006124 <__cvt+0x8c>
 8006102:	7833      	ldrb	r3, [r6, #0]
 8006104:	2b30      	cmp	r3, #48	; 0x30
 8006106:	d10a      	bne.n	800611e <__cvt+0x86>
 8006108:	2200      	movs	r2, #0
 800610a:	2300      	movs	r3, #0
 800610c:	4620      	mov	r0, r4
 800610e:	4639      	mov	r1, r7
 8006110:	f7fa fc4a 	bl	80009a8 <__aeabi_dcmpeq>
 8006114:	b918      	cbnz	r0, 800611e <__cvt+0x86>
 8006116:	f1c5 0501 	rsb	r5, r5, #1
 800611a:	f8ca 5000 	str.w	r5, [sl]
 800611e:	f8da 3000 	ldr.w	r3, [sl]
 8006122:	4499      	add	r9, r3
 8006124:	2200      	movs	r2, #0
 8006126:	2300      	movs	r3, #0
 8006128:	4620      	mov	r0, r4
 800612a:	4639      	mov	r1, r7
 800612c:	f7fa fc3c 	bl	80009a8 <__aeabi_dcmpeq>
 8006130:	b108      	cbz	r0, 8006136 <__cvt+0x9e>
 8006132:	f8cd 901c 	str.w	r9, [sp, #28]
 8006136:	2230      	movs	r2, #48	; 0x30
 8006138:	9b07      	ldr	r3, [sp, #28]
 800613a:	454b      	cmp	r3, r9
 800613c:	d307      	bcc.n	800614e <__cvt+0xb6>
 800613e:	4630      	mov	r0, r6
 8006140:	9b07      	ldr	r3, [sp, #28]
 8006142:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006144:	1b9b      	subs	r3, r3, r6
 8006146:	6013      	str	r3, [r2, #0]
 8006148:	b008      	add	sp, #32
 800614a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800614e:	1c59      	adds	r1, r3, #1
 8006150:	9107      	str	r1, [sp, #28]
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	e7f0      	b.n	8006138 <__cvt+0xa0>

08006156 <__exponent>:
 8006156:	4603      	mov	r3, r0
 8006158:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800615a:	2900      	cmp	r1, #0
 800615c:	f803 2b02 	strb.w	r2, [r3], #2
 8006160:	bfb6      	itet	lt
 8006162:	222d      	movlt	r2, #45	; 0x2d
 8006164:	222b      	movge	r2, #43	; 0x2b
 8006166:	4249      	neglt	r1, r1
 8006168:	2909      	cmp	r1, #9
 800616a:	7042      	strb	r2, [r0, #1]
 800616c:	dd2a      	ble.n	80061c4 <__exponent+0x6e>
 800616e:	f10d 0207 	add.w	r2, sp, #7
 8006172:	4617      	mov	r7, r2
 8006174:	260a      	movs	r6, #10
 8006176:	fb91 f5f6 	sdiv	r5, r1, r6
 800617a:	4694      	mov	ip, r2
 800617c:	fb06 1415 	mls	r4, r6, r5, r1
 8006180:	3430      	adds	r4, #48	; 0x30
 8006182:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006186:	460c      	mov	r4, r1
 8006188:	2c63      	cmp	r4, #99	; 0x63
 800618a:	4629      	mov	r1, r5
 800618c:	f102 32ff 	add.w	r2, r2, #4294967295
 8006190:	dcf1      	bgt.n	8006176 <__exponent+0x20>
 8006192:	3130      	adds	r1, #48	; 0x30
 8006194:	f1ac 0402 	sub.w	r4, ip, #2
 8006198:	f802 1c01 	strb.w	r1, [r2, #-1]
 800619c:	4622      	mov	r2, r4
 800619e:	1c41      	adds	r1, r0, #1
 80061a0:	42ba      	cmp	r2, r7
 80061a2:	d30a      	bcc.n	80061ba <__exponent+0x64>
 80061a4:	f10d 0209 	add.w	r2, sp, #9
 80061a8:	eba2 020c 	sub.w	r2, r2, ip
 80061ac:	42bc      	cmp	r4, r7
 80061ae:	bf88      	it	hi
 80061b0:	2200      	movhi	r2, #0
 80061b2:	4413      	add	r3, r2
 80061b4:	1a18      	subs	r0, r3, r0
 80061b6:	b003      	add	sp, #12
 80061b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ba:	f812 5b01 	ldrb.w	r5, [r2], #1
 80061be:	f801 5f01 	strb.w	r5, [r1, #1]!
 80061c2:	e7ed      	b.n	80061a0 <__exponent+0x4a>
 80061c4:	2330      	movs	r3, #48	; 0x30
 80061c6:	3130      	adds	r1, #48	; 0x30
 80061c8:	7083      	strb	r3, [r0, #2]
 80061ca:	70c1      	strb	r1, [r0, #3]
 80061cc:	1d03      	adds	r3, r0, #4
 80061ce:	e7f1      	b.n	80061b4 <__exponent+0x5e>

080061d0 <_printf_float>:
 80061d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d4:	b091      	sub	sp, #68	; 0x44
 80061d6:	460c      	mov	r4, r1
 80061d8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80061dc:	4616      	mov	r6, r2
 80061de:	461f      	mov	r7, r3
 80061e0:	4605      	mov	r5, r0
 80061e2:	f000 fce5 	bl	8006bb0 <_localeconv_r>
 80061e6:	6803      	ldr	r3, [r0, #0]
 80061e8:	4618      	mov	r0, r3
 80061ea:	9309      	str	r3, [sp, #36]	; 0x24
 80061ec:	f7f9 ffb0 	bl	8000150 <strlen>
 80061f0:	2300      	movs	r3, #0
 80061f2:	930e      	str	r3, [sp, #56]	; 0x38
 80061f4:	f8d8 3000 	ldr.w	r3, [r8]
 80061f8:	900a      	str	r0, [sp, #40]	; 0x28
 80061fa:	3307      	adds	r3, #7
 80061fc:	f023 0307 	bic.w	r3, r3, #7
 8006200:	f103 0208 	add.w	r2, r3, #8
 8006204:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006208:	f8d4 b000 	ldr.w	fp, [r4]
 800620c:	f8c8 2000 	str.w	r2, [r8]
 8006210:	e9d3 a800 	ldrd	sl, r8, [r3]
 8006214:	4652      	mov	r2, sl
 8006216:	4643      	mov	r3, r8
 8006218:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800621c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006220:	930b      	str	r3, [sp, #44]	; 0x2c
 8006222:	f04f 32ff 	mov.w	r2, #4294967295
 8006226:	4650      	mov	r0, sl
 8006228:	4b9c      	ldr	r3, [pc, #624]	; (800649c <_printf_float+0x2cc>)
 800622a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800622c:	f7fa fbee 	bl	8000a0c <__aeabi_dcmpun>
 8006230:	bb70      	cbnz	r0, 8006290 <_printf_float+0xc0>
 8006232:	f04f 32ff 	mov.w	r2, #4294967295
 8006236:	4650      	mov	r0, sl
 8006238:	4b98      	ldr	r3, [pc, #608]	; (800649c <_printf_float+0x2cc>)
 800623a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800623c:	f7fa fbc8 	bl	80009d0 <__aeabi_dcmple>
 8006240:	bb30      	cbnz	r0, 8006290 <_printf_float+0xc0>
 8006242:	2200      	movs	r2, #0
 8006244:	2300      	movs	r3, #0
 8006246:	4650      	mov	r0, sl
 8006248:	4641      	mov	r1, r8
 800624a:	f7fa fbb7 	bl	80009bc <__aeabi_dcmplt>
 800624e:	b110      	cbz	r0, 8006256 <_printf_float+0x86>
 8006250:	232d      	movs	r3, #45	; 0x2d
 8006252:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006256:	4a92      	ldr	r2, [pc, #584]	; (80064a0 <_printf_float+0x2d0>)
 8006258:	4b92      	ldr	r3, [pc, #584]	; (80064a4 <_printf_float+0x2d4>)
 800625a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800625e:	bf94      	ite	ls
 8006260:	4690      	movls	r8, r2
 8006262:	4698      	movhi	r8, r3
 8006264:	2303      	movs	r3, #3
 8006266:	f04f 0a00 	mov.w	sl, #0
 800626a:	6123      	str	r3, [r4, #16]
 800626c:	f02b 0304 	bic.w	r3, fp, #4
 8006270:	6023      	str	r3, [r4, #0]
 8006272:	4633      	mov	r3, r6
 8006274:	4621      	mov	r1, r4
 8006276:	4628      	mov	r0, r5
 8006278:	9700      	str	r7, [sp, #0]
 800627a:	aa0f      	add	r2, sp, #60	; 0x3c
 800627c:	f000 f9d6 	bl	800662c <_printf_common>
 8006280:	3001      	adds	r0, #1
 8006282:	f040 8090 	bne.w	80063a6 <_printf_float+0x1d6>
 8006286:	f04f 30ff 	mov.w	r0, #4294967295
 800628a:	b011      	add	sp, #68	; 0x44
 800628c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006290:	4652      	mov	r2, sl
 8006292:	4643      	mov	r3, r8
 8006294:	4650      	mov	r0, sl
 8006296:	4641      	mov	r1, r8
 8006298:	f7fa fbb8 	bl	8000a0c <__aeabi_dcmpun>
 800629c:	b148      	cbz	r0, 80062b2 <_printf_float+0xe2>
 800629e:	f1b8 0f00 	cmp.w	r8, #0
 80062a2:	bfb8      	it	lt
 80062a4:	232d      	movlt	r3, #45	; 0x2d
 80062a6:	4a80      	ldr	r2, [pc, #512]	; (80064a8 <_printf_float+0x2d8>)
 80062a8:	bfb8      	it	lt
 80062aa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062ae:	4b7f      	ldr	r3, [pc, #508]	; (80064ac <_printf_float+0x2dc>)
 80062b0:	e7d3      	b.n	800625a <_printf_float+0x8a>
 80062b2:	6863      	ldr	r3, [r4, #4]
 80062b4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80062b8:	1c5a      	adds	r2, r3, #1
 80062ba:	d142      	bne.n	8006342 <_printf_float+0x172>
 80062bc:	2306      	movs	r3, #6
 80062be:	6063      	str	r3, [r4, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	9206      	str	r2, [sp, #24]
 80062c4:	aa0e      	add	r2, sp, #56	; 0x38
 80062c6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80062ca:	aa0d      	add	r2, sp, #52	; 0x34
 80062cc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80062d0:	9203      	str	r2, [sp, #12]
 80062d2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80062d6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80062da:	6023      	str	r3, [r4, #0]
 80062dc:	6863      	ldr	r3, [r4, #4]
 80062de:	4652      	mov	r2, sl
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	4628      	mov	r0, r5
 80062e4:	4643      	mov	r3, r8
 80062e6:	910b      	str	r1, [sp, #44]	; 0x2c
 80062e8:	f7ff fed6 	bl	8006098 <__cvt>
 80062ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80062ee:	4680      	mov	r8, r0
 80062f0:	2947      	cmp	r1, #71	; 0x47
 80062f2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80062f4:	d108      	bne.n	8006308 <_printf_float+0x138>
 80062f6:	1cc8      	adds	r0, r1, #3
 80062f8:	db02      	blt.n	8006300 <_printf_float+0x130>
 80062fa:	6863      	ldr	r3, [r4, #4]
 80062fc:	4299      	cmp	r1, r3
 80062fe:	dd40      	ble.n	8006382 <_printf_float+0x1b2>
 8006300:	f1a9 0902 	sub.w	r9, r9, #2
 8006304:	fa5f f989 	uxtb.w	r9, r9
 8006308:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800630c:	d81f      	bhi.n	800634e <_printf_float+0x17e>
 800630e:	464a      	mov	r2, r9
 8006310:	3901      	subs	r1, #1
 8006312:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006316:	910d      	str	r1, [sp, #52]	; 0x34
 8006318:	f7ff ff1d 	bl	8006156 <__exponent>
 800631c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800631e:	4682      	mov	sl, r0
 8006320:	1813      	adds	r3, r2, r0
 8006322:	2a01      	cmp	r2, #1
 8006324:	6123      	str	r3, [r4, #16]
 8006326:	dc02      	bgt.n	800632e <_printf_float+0x15e>
 8006328:	6822      	ldr	r2, [r4, #0]
 800632a:	07d2      	lsls	r2, r2, #31
 800632c:	d501      	bpl.n	8006332 <_printf_float+0x162>
 800632e:	3301      	adds	r3, #1
 8006330:	6123      	str	r3, [r4, #16]
 8006332:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006336:	2b00      	cmp	r3, #0
 8006338:	d09b      	beq.n	8006272 <_printf_float+0xa2>
 800633a:	232d      	movs	r3, #45	; 0x2d
 800633c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006340:	e797      	b.n	8006272 <_printf_float+0xa2>
 8006342:	2947      	cmp	r1, #71	; 0x47
 8006344:	d1bc      	bne.n	80062c0 <_printf_float+0xf0>
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1ba      	bne.n	80062c0 <_printf_float+0xf0>
 800634a:	2301      	movs	r3, #1
 800634c:	e7b7      	b.n	80062be <_printf_float+0xee>
 800634e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006352:	d118      	bne.n	8006386 <_printf_float+0x1b6>
 8006354:	2900      	cmp	r1, #0
 8006356:	6863      	ldr	r3, [r4, #4]
 8006358:	dd0b      	ble.n	8006372 <_printf_float+0x1a2>
 800635a:	6121      	str	r1, [r4, #16]
 800635c:	b913      	cbnz	r3, 8006364 <_printf_float+0x194>
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	07d0      	lsls	r0, r2, #31
 8006362:	d502      	bpl.n	800636a <_printf_float+0x19a>
 8006364:	3301      	adds	r3, #1
 8006366:	440b      	add	r3, r1
 8006368:	6123      	str	r3, [r4, #16]
 800636a:	f04f 0a00 	mov.w	sl, #0
 800636e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006370:	e7df      	b.n	8006332 <_printf_float+0x162>
 8006372:	b913      	cbnz	r3, 800637a <_printf_float+0x1aa>
 8006374:	6822      	ldr	r2, [r4, #0]
 8006376:	07d2      	lsls	r2, r2, #31
 8006378:	d501      	bpl.n	800637e <_printf_float+0x1ae>
 800637a:	3302      	adds	r3, #2
 800637c:	e7f4      	b.n	8006368 <_printf_float+0x198>
 800637e:	2301      	movs	r3, #1
 8006380:	e7f2      	b.n	8006368 <_printf_float+0x198>
 8006382:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006386:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006388:	4299      	cmp	r1, r3
 800638a:	db05      	blt.n	8006398 <_printf_float+0x1c8>
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	6121      	str	r1, [r4, #16]
 8006390:	07d8      	lsls	r0, r3, #31
 8006392:	d5ea      	bpl.n	800636a <_printf_float+0x19a>
 8006394:	1c4b      	adds	r3, r1, #1
 8006396:	e7e7      	b.n	8006368 <_printf_float+0x198>
 8006398:	2900      	cmp	r1, #0
 800639a:	bfcc      	ite	gt
 800639c:	2201      	movgt	r2, #1
 800639e:	f1c1 0202 	rsble	r2, r1, #2
 80063a2:	4413      	add	r3, r2
 80063a4:	e7e0      	b.n	8006368 <_printf_float+0x198>
 80063a6:	6823      	ldr	r3, [r4, #0]
 80063a8:	055a      	lsls	r2, r3, #21
 80063aa:	d407      	bmi.n	80063bc <_printf_float+0x1ec>
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	4642      	mov	r2, r8
 80063b0:	4631      	mov	r1, r6
 80063b2:	4628      	mov	r0, r5
 80063b4:	47b8      	blx	r7
 80063b6:	3001      	adds	r0, #1
 80063b8:	d12b      	bne.n	8006412 <_printf_float+0x242>
 80063ba:	e764      	b.n	8006286 <_printf_float+0xb6>
 80063bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80063c0:	f240 80dd 	bls.w	800657e <_printf_float+0x3ae>
 80063c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063c8:	2200      	movs	r2, #0
 80063ca:	2300      	movs	r3, #0
 80063cc:	f7fa faec 	bl	80009a8 <__aeabi_dcmpeq>
 80063d0:	2800      	cmp	r0, #0
 80063d2:	d033      	beq.n	800643c <_printf_float+0x26c>
 80063d4:	2301      	movs	r3, #1
 80063d6:	4631      	mov	r1, r6
 80063d8:	4628      	mov	r0, r5
 80063da:	4a35      	ldr	r2, [pc, #212]	; (80064b0 <_printf_float+0x2e0>)
 80063dc:	47b8      	blx	r7
 80063de:	3001      	adds	r0, #1
 80063e0:	f43f af51 	beq.w	8006286 <_printf_float+0xb6>
 80063e4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063e8:	429a      	cmp	r2, r3
 80063ea:	db02      	blt.n	80063f2 <_printf_float+0x222>
 80063ec:	6823      	ldr	r3, [r4, #0]
 80063ee:	07d8      	lsls	r0, r3, #31
 80063f0:	d50f      	bpl.n	8006412 <_printf_float+0x242>
 80063f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063f6:	4631      	mov	r1, r6
 80063f8:	4628      	mov	r0, r5
 80063fa:	47b8      	blx	r7
 80063fc:	3001      	adds	r0, #1
 80063fe:	f43f af42 	beq.w	8006286 <_printf_float+0xb6>
 8006402:	f04f 0800 	mov.w	r8, #0
 8006406:	f104 091a 	add.w	r9, r4, #26
 800640a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800640c:	3b01      	subs	r3, #1
 800640e:	4543      	cmp	r3, r8
 8006410:	dc09      	bgt.n	8006426 <_printf_float+0x256>
 8006412:	6823      	ldr	r3, [r4, #0]
 8006414:	079b      	lsls	r3, r3, #30
 8006416:	f100 8104 	bmi.w	8006622 <_printf_float+0x452>
 800641a:	68e0      	ldr	r0, [r4, #12]
 800641c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800641e:	4298      	cmp	r0, r3
 8006420:	bfb8      	it	lt
 8006422:	4618      	movlt	r0, r3
 8006424:	e731      	b.n	800628a <_printf_float+0xba>
 8006426:	2301      	movs	r3, #1
 8006428:	464a      	mov	r2, r9
 800642a:	4631      	mov	r1, r6
 800642c:	4628      	mov	r0, r5
 800642e:	47b8      	blx	r7
 8006430:	3001      	adds	r0, #1
 8006432:	f43f af28 	beq.w	8006286 <_printf_float+0xb6>
 8006436:	f108 0801 	add.w	r8, r8, #1
 800643a:	e7e6      	b.n	800640a <_printf_float+0x23a>
 800643c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800643e:	2b00      	cmp	r3, #0
 8006440:	dc38      	bgt.n	80064b4 <_printf_float+0x2e4>
 8006442:	2301      	movs	r3, #1
 8006444:	4631      	mov	r1, r6
 8006446:	4628      	mov	r0, r5
 8006448:	4a19      	ldr	r2, [pc, #100]	; (80064b0 <_printf_float+0x2e0>)
 800644a:	47b8      	blx	r7
 800644c:	3001      	adds	r0, #1
 800644e:	f43f af1a 	beq.w	8006286 <_printf_float+0xb6>
 8006452:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006456:	4313      	orrs	r3, r2
 8006458:	d102      	bne.n	8006460 <_printf_float+0x290>
 800645a:	6823      	ldr	r3, [r4, #0]
 800645c:	07d9      	lsls	r1, r3, #31
 800645e:	d5d8      	bpl.n	8006412 <_printf_float+0x242>
 8006460:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f af0b 	beq.w	8006286 <_printf_float+0xb6>
 8006470:	f04f 0900 	mov.w	r9, #0
 8006474:	f104 0a1a 	add.w	sl, r4, #26
 8006478:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800647a:	425b      	negs	r3, r3
 800647c:	454b      	cmp	r3, r9
 800647e:	dc01      	bgt.n	8006484 <_printf_float+0x2b4>
 8006480:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006482:	e794      	b.n	80063ae <_printf_float+0x1de>
 8006484:	2301      	movs	r3, #1
 8006486:	4652      	mov	r2, sl
 8006488:	4631      	mov	r1, r6
 800648a:	4628      	mov	r0, r5
 800648c:	47b8      	blx	r7
 800648e:	3001      	adds	r0, #1
 8006490:	f43f aef9 	beq.w	8006286 <_printf_float+0xb6>
 8006494:	f109 0901 	add.w	r9, r9, #1
 8006498:	e7ee      	b.n	8006478 <_printf_float+0x2a8>
 800649a:	bf00      	nop
 800649c:	7fefffff 	.word	0x7fefffff
 80064a0:	08008f38 	.word	0x08008f38
 80064a4:	08008f3c 	.word	0x08008f3c
 80064a8:	08008f40 	.word	0x08008f40
 80064ac:	08008f44 	.word	0x08008f44
 80064b0:	08008f48 	.word	0x08008f48
 80064b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064b8:	429a      	cmp	r2, r3
 80064ba:	bfa8      	it	ge
 80064bc:	461a      	movge	r2, r3
 80064be:	2a00      	cmp	r2, #0
 80064c0:	4691      	mov	r9, r2
 80064c2:	dc37      	bgt.n	8006534 <_printf_float+0x364>
 80064c4:	f04f 0b00 	mov.w	fp, #0
 80064c8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064cc:	f104 021a 	add.w	r2, r4, #26
 80064d0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80064d4:	ebaa 0309 	sub.w	r3, sl, r9
 80064d8:	455b      	cmp	r3, fp
 80064da:	dc33      	bgt.n	8006544 <_printf_float+0x374>
 80064dc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80064e0:	429a      	cmp	r2, r3
 80064e2:	db3b      	blt.n	800655c <_printf_float+0x38c>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	07da      	lsls	r2, r3, #31
 80064e8:	d438      	bmi.n	800655c <_printf_float+0x38c>
 80064ea:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80064ee:	eba2 0903 	sub.w	r9, r2, r3
 80064f2:	eba2 020a 	sub.w	r2, r2, sl
 80064f6:	4591      	cmp	r9, r2
 80064f8:	bfa8      	it	ge
 80064fa:	4691      	movge	r9, r2
 80064fc:	f1b9 0f00 	cmp.w	r9, #0
 8006500:	dc34      	bgt.n	800656c <_printf_float+0x39c>
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800650a:	f104 0a1a 	add.w	sl, r4, #26
 800650e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006512:	1a9b      	subs	r3, r3, r2
 8006514:	eba3 0309 	sub.w	r3, r3, r9
 8006518:	4543      	cmp	r3, r8
 800651a:	f77f af7a 	ble.w	8006412 <_printf_float+0x242>
 800651e:	2301      	movs	r3, #1
 8006520:	4652      	mov	r2, sl
 8006522:	4631      	mov	r1, r6
 8006524:	4628      	mov	r0, r5
 8006526:	47b8      	blx	r7
 8006528:	3001      	adds	r0, #1
 800652a:	f43f aeac 	beq.w	8006286 <_printf_float+0xb6>
 800652e:	f108 0801 	add.w	r8, r8, #1
 8006532:	e7ec      	b.n	800650e <_printf_float+0x33e>
 8006534:	4613      	mov	r3, r2
 8006536:	4631      	mov	r1, r6
 8006538:	4642      	mov	r2, r8
 800653a:	4628      	mov	r0, r5
 800653c:	47b8      	blx	r7
 800653e:	3001      	adds	r0, #1
 8006540:	d1c0      	bne.n	80064c4 <_printf_float+0x2f4>
 8006542:	e6a0      	b.n	8006286 <_printf_float+0xb6>
 8006544:	2301      	movs	r3, #1
 8006546:	4631      	mov	r1, r6
 8006548:	4628      	mov	r0, r5
 800654a:	920b      	str	r2, [sp, #44]	; 0x2c
 800654c:	47b8      	blx	r7
 800654e:	3001      	adds	r0, #1
 8006550:	f43f ae99 	beq.w	8006286 <_printf_float+0xb6>
 8006554:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006556:	f10b 0b01 	add.w	fp, fp, #1
 800655a:	e7b9      	b.n	80064d0 <_printf_float+0x300>
 800655c:	4631      	mov	r1, r6
 800655e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006562:	4628      	mov	r0, r5
 8006564:	47b8      	blx	r7
 8006566:	3001      	adds	r0, #1
 8006568:	d1bf      	bne.n	80064ea <_printf_float+0x31a>
 800656a:	e68c      	b.n	8006286 <_printf_float+0xb6>
 800656c:	464b      	mov	r3, r9
 800656e:	4631      	mov	r1, r6
 8006570:	4628      	mov	r0, r5
 8006572:	eb08 020a 	add.w	r2, r8, sl
 8006576:	47b8      	blx	r7
 8006578:	3001      	adds	r0, #1
 800657a:	d1c2      	bne.n	8006502 <_printf_float+0x332>
 800657c:	e683      	b.n	8006286 <_printf_float+0xb6>
 800657e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006580:	2a01      	cmp	r2, #1
 8006582:	dc01      	bgt.n	8006588 <_printf_float+0x3b8>
 8006584:	07db      	lsls	r3, r3, #31
 8006586:	d539      	bpl.n	80065fc <_printf_float+0x42c>
 8006588:	2301      	movs	r3, #1
 800658a:	4642      	mov	r2, r8
 800658c:	4631      	mov	r1, r6
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	f43f ae77 	beq.w	8006286 <_printf_float+0xb6>
 8006598:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800659c:	4631      	mov	r1, r6
 800659e:	4628      	mov	r0, r5
 80065a0:	47b8      	blx	r7
 80065a2:	3001      	adds	r0, #1
 80065a4:	f43f ae6f 	beq.w	8006286 <_printf_float+0xb6>
 80065a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065ac:	2200      	movs	r2, #0
 80065ae:	2300      	movs	r3, #0
 80065b0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80065b4:	f7fa f9f8 	bl	80009a8 <__aeabi_dcmpeq>
 80065b8:	b9d8      	cbnz	r0, 80065f2 <_printf_float+0x422>
 80065ba:	f109 33ff 	add.w	r3, r9, #4294967295
 80065be:	f108 0201 	add.w	r2, r8, #1
 80065c2:	4631      	mov	r1, r6
 80065c4:	4628      	mov	r0, r5
 80065c6:	47b8      	blx	r7
 80065c8:	3001      	adds	r0, #1
 80065ca:	d10e      	bne.n	80065ea <_printf_float+0x41a>
 80065cc:	e65b      	b.n	8006286 <_printf_float+0xb6>
 80065ce:	2301      	movs	r3, #1
 80065d0:	464a      	mov	r2, r9
 80065d2:	4631      	mov	r1, r6
 80065d4:	4628      	mov	r0, r5
 80065d6:	47b8      	blx	r7
 80065d8:	3001      	adds	r0, #1
 80065da:	f43f ae54 	beq.w	8006286 <_printf_float+0xb6>
 80065de:	f108 0801 	add.w	r8, r8, #1
 80065e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065e4:	3b01      	subs	r3, #1
 80065e6:	4543      	cmp	r3, r8
 80065e8:	dcf1      	bgt.n	80065ce <_printf_float+0x3fe>
 80065ea:	4653      	mov	r3, sl
 80065ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80065f0:	e6de      	b.n	80063b0 <_printf_float+0x1e0>
 80065f2:	f04f 0800 	mov.w	r8, #0
 80065f6:	f104 091a 	add.w	r9, r4, #26
 80065fa:	e7f2      	b.n	80065e2 <_printf_float+0x412>
 80065fc:	2301      	movs	r3, #1
 80065fe:	4642      	mov	r2, r8
 8006600:	e7df      	b.n	80065c2 <_printf_float+0x3f2>
 8006602:	2301      	movs	r3, #1
 8006604:	464a      	mov	r2, r9
 8006606:	4631      	mov	r1, r6
 8006608:	4628      	mov	r0, r5
 800660a:	47b8      	blx	r7
 800660c:	3001      	adds	r0, #1
 800660e:	f43f ae3a 	beq.w	8006286 <_printf_float+0xb6>
 8006612:	f108 0801 	add.w	r8, r8, #1
 8006616:	68e3      	ldr	r3, [r4, #12]
 8006618:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800661a:	1a5b      	subs	r3, r3, r1
 800661c:	4543      	cmp	r3, r8
 800661e:	dcf0      	bgt.n	8006602 <_printf_float+0x432>
 8006620:	e6fb      	b.n	800641a <_printf_float+0x24a>
 8006622:	f04f 0800 	mov.w	r8, #0
 8006626:	f104 0919 	add.w	r9, r4, #25
 800662a:	e7f4      	b.n	8006616 <_printf_float+0x446>

0800662c <_printf_common>:
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006630:	4616      	mov	r6, r2
 8006632:	4699      	mov	r9, r3
 8006634:	688a      	ldr	r2, [r1, #8]
 8006636:	690b      	ldr	r3, [r1, #16]
 8006638:	4607      	mov	r7, r0
 800663a:	4293      	cmp	r3, r2
 800663c:	bfb8      	it	lt
 800663e:	4613      	movlt	r3, r2
 8006640:	6033      	str	r3, [r6, #0]
 8006642:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006646:	460c      	mov	r4, r1
 8006648:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800664c:	b10a      	cbz	r2, 8006652 <_printf_common+0x26>
 800664e:	3301      	adds	r3, #1
 8006650:	6033      	str	r3, [r6, #0]
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	0699      	lsls	r1, r3, #26
 8006656:	bf42      	ittt	mi
 8006658:	6833      	ldrmi	r3, [r6, #0]
 800665a:	3302      	addmi	r3, #2
 800665c:	6033      	strmi	r3, [r6, #0]
 800665e:	6825      	ldr	r5, [r4, #0]
 8006660:	f015 0506 	ands.w	r5, r5, #6
 8006664:	d106      	bne.n	8006674 <_printf_common+0x48>
 8006666:	f104 0a19 	add.w	sl, r4, #25
 800666a:	68e3      	ldr	r3, [r4, #12]
 800666c:	6832      	ldr	r2, [r6, #0]
 800666e:	1a9b      	subs	r3, r3, r2
 8006670:	42ab      	cmp	r3, r5
 8006672:	dc2b      	bgt.n	80066cc <_printf_common+0xa0>
 8006674:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006678:	1e13      	subs	r3, r2, #0
 800667a:	6822      	ldr	r2, [r4, #0]
 800667c:	bf18      	it	ne
 800667e:	2301      	movne	r3, #1
 8006680:	0692      	lsls	r2, r2, #26
 8006682:	d430      	bmi.n	80066e6 <_printf_common+0xba>
 8006684:	4649      	mov	r1, r9
 8006686:	4638      	mov	r0, r7
 8006688:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800668c:	47c0      	blx	r8
 800668e:	3001      	adds	r0, #1
 8006690:	d023      	beq.n	80066da <_printf_common+0xae>
 8006692:	6823      	ldr	r3, [r4, #0]
 8006694:	6922      	ldr	r2, [r4, #16]
 8006696:	f003 0306 	and.w	r3, r3, #6
 800669a:	2b04      	cmp	r3, #4
 800669c:	bf14      	ite	ne
 800669e:	2500      	movne	r5, #0
 80066a0:	6833      	ldreq	r3, [r6, #0]
 80066a2:	f04f 0600 	mov.w	r6, #0
 80066a6:	bf08      	it	eq
 80066a8:	68e5      	ldreq	r5, [r4, #12]
 80066aa:	f104 041a 	add.w	r4, r4, #26
 80066ae:	bf08      	it	eq
 80066b0:	1aed      	subeq	r5, r5, r3
 80066b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80066b6:	bf08      	it	eq
 80066b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066bc:	4293      	cmp	r3, r2
 80066be:	bfc4      	itt	gt
 80066c0:	1a9b      	subgt	r3, r3, r2
 80066c2:	18ed      	addgt	r5, r5, r3
 80066c4:	42b5      	cmp	r5, r6
 80066c6:	d11a      	bne.n	80066fe <_printf_common+0xd2>
 80066c8:	2000      	movs	r0, #0
 80066ca:	e008      	b.n	80066de <_printf_common+0xb2>
 80066cc:	2301      	movs	r3, #1
 80066ce:	4652      	mov	r2, sl
 80066d0:	4649      	mov	r1, r9
 80066d2:	4638      	mov	r0, r7
 80066d4:	47c0      	blx	r8
 80066d6:	3001      	adds	r0, #1
 80066d8:	d103      	bne.n	80066e2 <_printf_common+0xb6>
 80066da:	f04f 30ff 	mov.w	r0, #4294967295
 80066de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066e2:	3501      	adds	r5, #1
 80066e4:	e7c1      	b.n	800666a <_printf_common+0x3e>
 80066e6:	2030      	movs	r0, #48	; 0x30
 80066e8:	18e1      	adds	r1, r4, r3
 80066ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066ee:	1c5a      	adds	r2, r3, #1
 80066f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066f4:	4422      	add	r2, r4
 80066f6:	3302      	adds	r3, #2
 80066f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066fc:	e7c2      	b.n	8006684 <_printf_common+0x58>
 80066fe:	2301      	movs	r3, #1
 8006700:	4622      	mov	r2, r4
 8006702:	4649      	mov	r1, r9
 8006704:	4638      	mov	r0, r7
 8006706:	47c0      	blx	r8
 8006708:	3001      	adds	r0, #1
 800670a:	d0e6      	beq.n	80066da <_printf_common+0xae>
 800670c:	3601      	adds	r6, #1
 800670e:	e7d9      	b.n	80066c4 <_printf_common+0x98>

08006710 <_printf_i>:
 8006710:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006714:	7e0f      	ldrb	r7, [r1, #24]
 8006716:	4691      	mov	r9, r2
 8006718:	2f78      	cmp	r7, #120	; 0x78
 800671a:	4680      	mov	r8, r0
 800671c:	460c      	mov	r4, r1
 800671e:	469a      	mov	sl, r3
 8006720:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006722:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006726:	d807      	bhi.n	8006738 <_printf_i+0x28>
 8006728:	2f62      	cmp	r7, #98	; 0x62
 800672a:	d80a      	bhi.n	8006742 <_printf_i+0x32>
 800672c:	2f00      	cmp	r7, #0
 800672e:	f000 80d5 	beq.w	80068dc <_printf_i+0x1cc>
 8006732:	2f58      	cmp	r7, #88	; 0x58
 8006734:	f000 80c1 	beq.w	80068ba <_printf_i+0x1aa>
 8006738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800673c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006740:	e03a      	b.n	80067b8 <_printf_i+0xa8>
 8006742:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006746:	2b15      	cmp	r3, #21
 8006748:	d8f6      	bhi.n	8006738 <_printf_i+0x28>
 800674a:	a101      	add	r1, pc, #4	; (adr r1, 8006750 <_printf_i+0x40>)
 800674c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006750:	080067a9 	.word	0x080067a9
 8006754:	080067bd 	.word	0x080067bd
 8006758:	08006739 	.word	0x08006739
 800675c:	08006739 	.word	0x08006739
 8006760:	08006739 	.word	0x08006739
 8006764:	08006739 	.word	0x08006739
 8006768:	080067bd 	.word	0x080067bd
 800676c:	08006739 	.word	0x08006739
 8006770:	08006739 	.word	0x08006739
 8006774:	08006739 	.word	0x08006739
 8006778:	08006739 	.word	0x08006739
 800677c:	080068c3 	.word	0x080068c3
 8006780:	080067e9 	.word	0x080067e9
 8006784:	0800687d 	.word	0x0800687d
 8006788:	08006739 	.word	0x08006739
 800678c:	08006739 	.word	0x08006739
 8006790:	080068e5 	.word	0x080068e5
 8006794:	08006739 	.word	0x08006739
 8006798:	080067e9 	.word	0x080067e9
 800679c:	08006739 	.word	0x08006739
 80067a0:	08006739 	.word	0x08006739
 80067a4:	08006885 	.word	0x08006885
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	1d1a      	adds	r2, r3, #4
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	602a      	str	r2, [r5, #0]
 80067b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067b8:	2301      	movs	r3, #1
 80067ba:	e0a0      	b.n	80068fe <_printf_i+0x1ee>
 80067bc:	6820      	ldr	r0, [r4, #0]
 80067be:	682b      	ldr	r3, [r5, #0]
 80067c0:	0607      	lsls	r7, r0, #24
 80067c2:	f103 0104 	add.w	r1, r3, #4
 80067c6:	6029      	str	r1, [r5, #0]
 80067c8:	d501      	bpl.n	80067ce <_printf_i+0xbe>
 80067ca:	681e      	ldr	r6, [r3, #0]
 80067cc:	e003      	b.n	80067d6 <_printf_i+0xc6>
 80067ce:	0646      	lsls	r6, r0, #25
 80067d0:	d5fb      	bpl.n	80067ca <_printf_i+0xba>
 80067d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80067d6:	2e00      	cmp	r6, #0
 80067d8:	da03      	bge.n	80067e2 <_printf_i+0xd2>
 80067da:	232d      	movs	r3, #45	; 0x2d
 80067dc:	4276      	negs	r6, r6
 80067de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067e2:	230a      	movs	r3, #10
 80067e4:	4859      	ldr	r0, [pc, #356]	; (800694c <_printf_i+0x23c>)
 80067e6:	e012      	b.n	800680e <_printf_i+0xfe>
 80067e8:	682b      	ldr	r3, [r5, #0]
 80067ea:	6820      	ldr	r0, [r4, #0]
 80067ec:	1d19      	adds	r1, r3, #4
 80067ee:	6029      	str	r1, [r5, #0]
 80067f0:	0605      	lsls	r5, r0, #24
 80067f2:	d501      	bpl.n	80067f8 <_printf_i+0xe8>
 80067f4:	681e      	ldr	r6, [r3, #0]
 80067f6:	e002      	b.n	80067fe <_printf_i+0xee>
 80067f8:	0641      	lsls	r1, r0, #25
 80067fa:	d5fb      	bpl.n	80067f4 <_printf_i+0xe4>
 80067fc:	881e      	ldrh	r6, [r3, #0]
 80067fe:	2f6f      	cmp	r7, #111	; 0x6f
 8006800:	bf0c      	ite	eq
 8006802:	2308      	moveq	r3, #8
 8006804:	230a      	movne	r3, #10
 8006806:	4851      	ldr	r0, [pc, #324]	; (800694c <_printf_i+0x23c>)
 8006808:	2100      	movs	r1, #0
 800680a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800680e:	6865      	ldr	r5, [r4, #4]
 8006810:	2d00      	cmp	r5, #0
 8006812:	bfa8      	it	ge
 8006814:	6821      	ldrge	r1, [r4, #0]
 8006816:	60a5      	str	r5, [r4, #8]
 8006818:	bfa4      	itt	ge
 800681a:	f021 0104 	bicge.w	r1, r1, #4
 800681e:	6021      	strge	r1, [r4, #0]
 8006820:	b90e      	cbnz	r6, 8006826 <_printf_i+0x116>
 8006822:	2d00      	cmp	r5, #0
 8006824:	d04b      	beq.n	80068be <_printf_i+0x1ae>
 8006826:	4615      	mov	r5, r2
 8006828:	fbb6 f1f3 	udiv	r1, r6, r3
 800682c:	fb03 6711 	mls	r7, r3, r1, r6
 8006830:	5dc7      	ldrb	r7, [r0, r7]
 8006832:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006836:	4637      	mov	r7, r6
 8006838:	42bb      	cmp	r3, r7
 800683a:	460e      	mov	r6, r1
 800683c:	d9f4      	bls.n	8006828 <_printf_i+0x118>
 800683e:	2b08      	cmp	r3, #8
 8006840:	d10b      	bne.n	800685a <_printf_i+0x14a>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	07de      	lsls	r6, r3, #31
 8006846:	d508      	bpl.n	800685a <_printf_i+0x14a>
 8006848:	6923      	ldr	r3, [r4, #16]
 800684a:	6861      	ldr	r1, [r4, #4]
 800684c:	4299      	cmp	r1, r3
 800684e:	bfde      	ittt	le
 8006850:	2330      	movle	r3, #48	; 0x30
 8006852:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006856:	f105 35ff 	addle.w	r5, r5, #4294967295
 800685a:	1b52      	subs	r2, r2, r5
 800685c:	6122      	str	r2, [r4, #16]
 800685e:	464b      	mov	r3, r9
 8006860:	4621      	mov	r1, r4
 8006862:	4640      	mov	r0, r8
 8006864:	f8cd a000 	str.w	sl, [sp]
 8006868:	aa03      	add	r2, sp, #12
 800686a:	f7ff fedf 	bl	800662c <_printf_common>
 800686e:	3001      	adds	r0, #1
 8006870:	d14a      	bne.n	8006908 <_printf_i+0x1f8>
 8006872:	f04f 30ff 	mov.w	r0, #4294967295
 8006876:	b004      	add	sp, #16
 8006878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800687c:	6823      	ldr	r3, [r4, #0]
 800687e:	f043 0320 	orr.w	r3, r3, #32
 8006882:	6023      	str	r3, [r4, #0]
 8006884:	2778      	movs	r7, #120	; 0x78
 8006886:	4832      	ldr	r0, [pc, #200]	; (8006950 <_printf_i+0x240>)
 8006888:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800688c:	6823      	ldr	r3, [r4, #0]
 800688e:	6829      	ldr	r1, [r5, #0]
 8006890:	061f      	lsls	r7, r3, #24
 8006892:	f851 6b04 	ldr.w	r6, [r1], #4
 8006896:	d402      	bmi.n	800689e <_printf_i+0x18e>
 8006898:	065f      	lsls	r7, r3, #25
 800689a:	bf48      	it	mi
 800689c:	b2b6      	uxthmi	r6, r6
 800689e:	07df      	lsls	r7, r3, #31
 80068a0:	bf48      	it	mi
 80068a2:	f043 0320 	orrmi.w	r3, r3, #32
 80068a6:	6029      	str	r1, [r5, #0]
 80068a8:	bf48      	it	mi
 80068aa:	6023      	strmi	r3, [r4, #0]
 80068ac:	b91e      	cbnz	r6, 80068b6 <_printf_i+0x1a6>
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	f023 0320 	bic.w	r3, r3, #32
 80068b4:	6023      	str	r3, [r4, #0]
 80068b6:	2310      	movs	r3, #16
 80068b8:	e7a6      	b.n	8006808 <_printf_i+0xf8>
 80068ba:	4824      	ldr	r0, [pc, #144]	; (800694c <_printf_i+0x23c>)
 80068bc:	e7e4      	b.n	8006888 <_printf_i+0x178>
 80068be:	4615      	mov	r5, r2
 80068c0:	e7bd      	b.n	800683e <_printf_i+0x12e>
 80068c2:	682b      	ldr	r3, [r5, #0]
 80068c4:	6826      	ldr	r6, [r4, #0]
 80068c6:	1d18      	adds	r0, r3, #4
 80068c8:	6961      	ldr	r1, [r4, #20]
 80068ca:	6028      	str	r0, [r5, #0]
 80068cc:	0635      	lsls	r5, r6, #24
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	d501      	bpl.n	80068d6 <_printf_i+0x1c6>
 80068d2:	6019      	str	r1, [r3, #0]
 80068d4:	e002      	b.n	80068dc <_printf_i+0x1cc>
 80068d6:	0670      	lsls	r0, r6, #25
 80068d8:	d5fb      	bpl.n	80068d2 <_printf_i+0x1c2>
 80068da:	8019      	strh	r1, [r3, #0]
 80068dc:	2300      	movs	r3, #0
 80068de:	4615      	mov	r5, r2
 80068e0:	6123      	str	r3, [r4, #16]
 80068e2:	e7bc      	b.n	800685e <_printf_i+0x14e>
 80068e4:	682b      	ldr	r3, [r5, #0]
 80068e6:	2100      	movs	r1, #0
 80068e8:	1d1a      	adds	r2, r3, #4
 80068ea:	602a      	str	r2, [r5, #0]
 80068ec:	681d      	ldr	r5, [r3, #0]
 80068ee:	6862      	ldr	r2, [r4, #4]
 80068f0:	4628      	mov	r0, r5
 80068f2:	f000 f9d4 	bl	8006c9e <memchr>
 80068f6:	b108      	cbz	r0, 80068fc <_printf_i+0x1ec>
 80068f8:	1b40      	subs	r0, r0, r5
 80068fa:	6060      	str	r0, [r4, #4]
 80068fc:	6863      	ldr	r3, [r4, #4]
 80068fe:	6123      	str	r3, [r4, #16]
 8006900:	2300      	movs	r3, #0
 8006902:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006906:	e7aa      	b.n	800685e <_printf_i+0x14e>
 8006908:	462a      	mov	r2, r5
 800690a:	4649      	mov	r1, r9
 800690c:	4640      	mov	r0, r8
 800690e:	6923      	ldr	r3, [r4, #16]
 8006910:	47d0      	blx	sl
 8006912:	3001      	adds	r0, #1
 8006914:	d0ad      	beq.n	8006872 <_printf_i+0x162>
 8006916:	6823      	ldr	r3, [r4, #0]
 8006918:	079b      	lsls	r3, r3, #30
 800691a:	d413      	bmi.n	8006944 <_printf_i+0x234>
 800691c:	68e0      	ldr	r0, [r4, #12]
 800691e:	9b03      	ldr	r3, [sp, #12]
 8006920:	4298      	cmp	r0, r3
 8006922:	bfb8      	it	lt
 8006924:	4618      	movlt	r0, r3
 8006926:	e7a6      	b.n	8006876 <_printf_i+0x166>
 8006928:	2301      	movs	r3, #1
 800692a:	4632      	mov	r2, r6
 800692c:	4649      	mov	r1, r9
 800692e:	4640      	mov	r0, r8
 8006930:	47d0      	blx	sl
 8006932:	3001      	adds	r0, #1
 8006934:	d09d      	beq.n	8006872 <_printf_i+0x162>
 8006936:	3501      	adds	r5, #1
 8006938:	68e3      	ldr	r3, [r4, #12]
 800693a:	9903      	ldr	r1, [sp, #12]
 800693c:	1a5b      	subs	r3, r3, r1
 800693e:	42ab      	cmp	r3, r5
 8006940:	dcf2      	bgt.n	8006928 <_printf_i+0x218>
 8006942:	e7eb      	b.n	800691c <_printf_i+0x20c>
 8006944:	2500      	movs	r5, #0
 8006946:	f104 0619 	add.w	r6, r4, #25
 800694a:	e7f5      	b.n	8006938 <_printf_i+0x228>
 800694c:	08008f4a 	.word	0x08008f4a
 8006950:	08008f5b 	.word	0x08008f5b

08006954 <std>:
 8006954:	2300      	movs	r3, #0
 8006956:	b510      	push	{r4, lr}
 8006958:	4604      	mov	r4, r0
 800695a:	e9c0 3300 	strd	r3, r3, [r0]
 800695e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006962:	6083      	str	r3, [r0, #8]
 8006964:	8181      	strh	r1, [r0, #12]
 8006966:	6643      	str	r3, [r0, #100]	; 0x64
 8006968:	81c2      	strh	r2, [r0, #14]
 800696a:	6183      	str	r3, [r0, #24]
 800696c:	4619      	mov	r1, r3
 800696e:	2208      	movs	r2, #8
 8006970:	305c      	adds	r0, #92	; 0x5c
 8006972:	f000 f914 	bl	8006b9e <memset>
 8006976:	4b0d      	ldr	r3, [pc, #52]	; (80069ac <std+0x58>)
 8006978:	6224      	str	r4, [r4, #32]
 800697a:	6263      	str	r3, [r4, #36]	; 0x24
 800697c:	4b0c      	ldr	r3, [pc, #48]	; (80069b0 <std+0x5c>)
 800697e:	62a3      	str	r3, [r4, #40]	; 0x28
 8006980:	4b0c      	ldr	r3, [pc, #48]	; (80069b4 <std+0x60>)
 8006982:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006984:	4b0c      	ldr	r3, [pc, #48]	; (80069b8 <std+0x64>)
 8006986:	6323      	str	r3, [r4, #48]	; 0x30
 8006988:	4b0c      	ldr	r3, [pc, #48]	; (80069bc <std+0x68>)
 800698a:	429c      	cmp	r4, r3
 800698c:	d006      	beq.n	800699c <std+0x48>
 800698e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006992:	4294      	cmp	r4, r2
 8006994:	d002      	beq.n	800699c <std+0x48>
 8006996:	33d0      	adds	r3, #208	; 0xd0
 8006998:	429c      	cmp	r4, r3
 800699a:	d105      	bne.n	80069a8 <std+0x54>
 800699c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80069a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069a4:	f000 b978 	b.w	8006c98 <__retarget_lock_init_recursive>
 80069a8:	bd10      	pop	{r4, pc}
 80069aa:	bf00      	nop
 80069ac:	08006b19 	.word	0x08006b19
 80069b0:	08006b3b 	.word	0x08006b3b
 80069b4:	08006b73 	.word	0x08006b73
 80069b8:	08006b97 	.word	0x08006b97
 80069bc:	20000398 	.word	0x20000398

080069c0 <stdio_exit_handler>:
 80069c0:	4a02      	ldr	r2, [pc, #8]	; (80069cc <stdio_exit_handler+0xc>)
 80069c2:	4903      	ldr	r1, [pc, #12]	; (80069d0 <stdio_exit_handler+0x10>)
 80069c4:	4803      	ldr	r0, [pc, #12]	; (80069d4 <stdio_exit_handler+0x14>)
 80069c6:	f000 b869 	b.w	8006a9c <_fwalk_sglue>
 80069ca:	bf00      	nop
 80069cc:	20000010 	.word	0x20000010
 80069d0:	08008635 	.word	0x08008635
 80069d4:	2000001c 	.word	0x2000001c

080069d8 <cleanup_stdio>:
 80069d8:	6841      	ldr	r1, [r0, #4]
 80069da:	4b0c      	ldr	r3, [pc, #48]	; (8006a0c <cleanup_stdio+0x34>)
 80069dc:	b510      	push	{r4, lr}
 80069de:	4299      	cmp	r1, r3
 80069e0:	4604      	mov	r4, r0
 80069e2:	d001      	beq.n	80069e8 <cleanup_stdio+0x10>
 80069e4:	f001 fe26 	bl	8008634 <_fflush_r>
 80069e8:	68a1      	ldr	r1, [r4, #8]
 80069ea:	4b09      	ldr	r3, [pc, #36]	; (8006a10 <cleanup_stdio+0x38>)
 80069ec:	4299      	cmp	r1, r3
 80069ee:	d002      	beq.n	80069f6 <cleanup_stdio+0x1e>
 80069f0:	4620      	mov	r0, r4
 80069f2:	f001 fe1f 	bl	8008634 <_fflush_r>
 80069f6:	68e1      	ldr	r1, [r4, #12]
 80069f8:	4b06      	ldr	r3, [pc, #24]	; (8006a14 <cleanup_stdio+0x3c>)
 80069fa:	4299      	cmp	r1, r3
 80069fc:	d004      	beq.n	8006a08 <cleanup_stdio+0x30>
 80069fe:	4620      	mov	r0, r4
 8006a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a04:	f001 be16 	b.w	8008634 <_fflush_r>
 8006a08:	bd10      	pop	{r4, pc}
 8006a0a:	bf00      	nop
 8006a0c:	20000398 	.word	0x20000398
 8006a10:	20000400 	.word	0x20000400
 8006a14:	20000468 	.word	0x20000468

08006a18 <global_stdio_init.part.0>:
 8006a18:	b510      	push	{r4, lr}
 8006a1a:	4b0b      	ldr	r3, [pc, #44]	; (8006a48 <global_stdio_init.part.0+0x30>)
 8006a1c:	4c0b      	ldr	r4, [pc, #44]	; (8006a4c <global_stdio_init.part.0+0x34>)
 8006a1e:	4a0c      	ldr	r2, [pc, #48]	; (8006a50 <global_stdio_init.part.0+0x38>)
 8006a20:	4620      	mov	r0, r4
 8006a22:	601a      	str	r2, [r3, #0]
 8006a24:	2104      	movs	r1, #4
 8006a26:	2200      	movs	r2, #0
 8006a28:	f7ff ff94 	bl	8006954 <std>
 8006a2c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006a30:	2201      	movs	r2, #1
 8006a32:	2109      	movs	r1, #9
 8006a34:	f7ff ff8e 	bl	8006954 <std>
 8006a38:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006a3c:	2202      	movs	r2, #2
 8006a3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a42:	2112      	movs	r1, #18
 8006a44:	f7ff bf86 	b.w	8006954 <std>
 8006a48:	200004d0 	.word	0x200004d0
 8006a4c:	20000398 	.word	0x20000398
 8006a50:	080069c1 	.word	0x080069c1

08006a54 <__sfp_lock_acquire>:
 8006a54:	4801      	ldr	r0, [pc, #4]	; (8006a5c <__sfp_lock_acquire+0x8>)
 8006a56:	f000 b920 	b.w	8006c9a <__retarget_lock_acquire_recursive>
 8006a5a:	bf00      	nop
 8006a5c:	200004d9 	.word	0x200004d9

08006a60 <__sfp_lock_release>:
 8006a60:	4801      	ldr	r0, [pc, #4]	; (8006a68 <__sfp_lock_release+0x8>)
 8006a62:	f000 b91b 	b.w	8006c9c <__retarget_lock_release_recursive>
 8006a66:	bf00      	nop
 8006a68:	200004d9 	.word	0x200004d9

08006a6c <__sinit>:
 8006a6c:	b510      	push	{r4, lr}
 8006a6e:	4604      	mov	r4, r0
 8006a70:	f7ff fff0 	bl	8006a54 <__sfp_lock_acquire>
 8006a74:	6a23      	ldr	r3, [r4, #32]
 8006a76:	b11b      	cbz	r3, 8006a80 <__sinit+0x14>
 8006a78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a7c:	f7ff bff0 	b.w	8006a60 <__sfp_lock_release>
 8006a80:	4b04      	ldr	r3, [pc, #16]	; (8006a94 <__sinit+0x28>)
 8006a82:	6223      	str	r3, [r4, #32]
 8006a84:	4b04      	ldr	r3, [pc, #16]	; (8006a98 <__sinit+0x2c>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1f5      	bne.n	8006a78 <__sinit+0xc>
 8006a8c:	f7ff ffc4 	bl	8006a18 <global_stdio_init.part.0>
 8006a90:	e7f2      	b.n	8006a78 <__sinit+0xc>
 8006a92:	bf00      	nop
 8006a94:	080069d9 	.word	0x080069d9
 8006a98:	200004d0 	.word	0x200004d0

08006a9c <_fwalk_sglue>:
 8006a9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006aa0:	4607      	mov	r7, r0
 8006aa2:	4688      	mov	r8, r1
 8006aa4:	4614      	mov	r4, r2
 8006aa6:	2600      	movs	r6, #0
 8006aa8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006aac:	f1b9 0901 	subs.w	r9, r9, #1
 8006ab0:	d505      	bpl.n	8006abe <_fwalk_sglue+0x22>
 8006ab2:	6824      	ldr	r4, [r4, #0]
 8006ab4:	2c00      	cmp	r4, #0
 8006ab6:	d1f7      	bne.n	8006aa8 <_fwalk_sglue+0xc>
 8006ab8:	4630      	mov	r0, r6
 8006aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006abe:	89ab      	ldrh	r3, [r5, #12]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d907      	bls.n	8006ad4 <_fwalk_sglue+0x38>
 8006ac4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ac8:	3301      	adds	r3, #1
 8006aca:	d003      	beq.n	8006ad4 <_fwalk_sglue+0x38>
 8006acc:	4629      	mov	r1, r5
 8006ace:	4638      	mov	r0, r7
 8006ad0:	47c0      	blx	r8
 8006ad2:	4306      	orrs	r6, r0
 8006ad4:	3568      	adds	r5, #104	; 0x68
 8006ad6:	e7e9      	b.n	8006aac <_fwalk_sglue+0x10>

08006ad8 <siprintf>:
 8006ad8:	b40e      	push	{r1, r2, r3}
 8006ada:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ade:	b500      	push	{lr}
 8006ae0:	b09c      	sub	sp, #112	; 0x70
 8006ae2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ae4:	9002      	str	r0, [sp, #8]
 8006ae6:	9006      	str	r0, [sp, #24]
 8006ae8:	9107      	str	r1, [sp, #28]
 8006aea:	9104      	str	r1, [sp, #16]
 8006aec:	4808      	ldr	r0, [pc, #32]	; (8006b10 <siprintf+0x38>)
 8006aee:	4909      	ldr	r1, [pc, #36]	; (8006b14 <siprintf+0x3c>)
 8006af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006af4:	9105      	str	r1, [sp, #20]
 8006af6:	6800      	ldr	r0, [r0, #0]
 8006af8:	a902      	add	r1, sp, #8
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	f001 fc1a 	bl	8008334 <_svfiprintf_r>
 8006b00:	2200      	movs	r2, #0
 8006b02:	9b02      	ldr	r3, [sp, #8]
 8006b04:	701a      	strb	r2, [r3, #0]
 8006b06:	b01c      	add	sp, #112	; 0x70
 8006b08:	f85d eb04 	ldr.w	lr, [sp], #4
 8006b0c:	b003      	add	sp, #12
 8006b0e:	4770      	bx	lr
 8006b10:	20000068 	.word	0x20000068
 8006b14:	ffff0208 	.word	0xffff0208

08006b18 <__sread>:
 8006b18:	b510      	push	{r4, lr}
 8006b1a:	460c      	mov	r4, r1
 8006b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b20:	f000 f86c 	bl	8006bfc <_read_r>
 8006b24:	2800      	cmp	r0, #0
 8006b26:	bfab      	itete	ge
 8006b28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b2a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b2c:	181b      	addge	r3, r3, r0
 8006b2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b32:	bfac      	ite	ge
 8006b34:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b36:	81a3      	strhlt	r3, [r4, #12]
 8006b38:	bd10      	pop	{r4, pc}

08006b3a <__swrite>:
 8006b3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b3e:	461f      	mov	r7, r3
 8006b40:	898b      	ldrh	r3, [r1, #12]
 8006b42:	4605      	mov	r5, r0
 8006b44:	05db      	lsls	r3, r3, #23
 8006b46:	460c      	mov	r4, r1
 8006b48:	4616      	mov	r6, r2
 8006b4a:	d505      	bpl.n	8006b58 <__swrite+0x1e>
 8006b4c:	2302      	movs	r3, #2
 8006b4e:	2200      	movs	r2, #0
 8006b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b54:	f000 f840 	bl	8006bd8 <_lseek_r>
 8006b58:	89a3      	ldrh	r3, [r4, #12]
 8006b5a:	4632      	mov	r2, r6
 8006b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b60:	81a3      	strh	r3, [r4, #12]
 8006b62:	4628      	mov	r0, r5
 8006b64:	463b      	mov	r3, r7
 8006b66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b6e:	f000 b857 	b.w	8006c20 <_write_r>

08006b72 <__sseek>:
 8006b72:	b510      	push	{r4, lr}
 8006b74:	460c      	mov	r4, r1
 8006b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b7a:	f000 f82d 	bl	8006bd8 <_lseek_r>
 8006b7e:	1c43      	adds	r3, r0, #1
 8006b80:	89a3      	ldrh	r3, [r4, #12]
 8006b82:	bf15      	itete	ne
 8006b84:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b8e:	81a3      	strheq	r3, [r4, #12]
 8006b90:	bf18      	it	ne
 8006b92:	81a3      	strhne	r3, [r4, #12]
 8006b94:	bd10      	pop	{r4, pc}

08006b96 <__sclose>:
 8006b96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b9a:	f000 b80d 	b.w	8006bb8 <_close_r>

08006b9e <memset>:
 8006b9e:	4603      	mov	r3, r0
 8006ba0:	4402      	add	r2, r0
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d100      	bne.n	8006ba8 <memset+0xa>
 8006ba6:	4770      	bx	lr
 8006ba8:	f803 1b01 	strb.w	r1, [r3], #1
 8006bac:	e7f9      	b.n	8006ba2 <memset+0x4>
	...

08006bb0 <_localeconv_r>:
 8006bb0:	4800      	ldr	r0, [pc, #0]	; (8006bb4 <_localeconv_r+0x4>)
 8006bb2:	4770      	bx	lr
 8006bb4:	2000015c 	.word	0x2000015c

08006bb8 <_close_r>:
 8006bb8:	b538      	push	{r3, r4, r5, lr}
 8006bba:	2300      	movs	r3, #0
 8006bbc:	4d05      	ldr	r5, [pc, #20]	; (8006bd4 <_close_r+0x1c>)
 8006bbe:	4604      	mov	r4, r0
 8006bc0:	4608      	mov	r0, r1
 8006bc2:	602b      	str	r3, [r5, #0]
 8006bc4:	f7fc f8cc 	bl	8002d60 <_close>
 8006bc8:	1c43      	adds	r3, r0, #1
 8006bca:	d102      	bne.n	8006bd2 <_close_r+0x1a>
 8006bcc:	682b      	ldr	r3, [r5, #0]
 8006bce:	b103      	cbz	r3, 8006bd2 <_close_r+0x1a>
 8006bd0:	6023      	str	r3, [r4, #0]
 8006bd2:	bd38      	pop	{r3, r4, r5, pc}
 8006bd4:	200004d4 	.word	0x200004d4

08006bd8 <_lseek_r>:
 8006bd8:	b538      	push	{r3, r4, r5, lr}
 8006bda:	4604      	mov	r4, r0
 8006bdc:	4608      	mov	r0, r1
 8006bde:	4611      	mov	r1, r2
 8006be0:	2200      	movs	r2, #0
 8006be2:	4d05      	ldr	r5, [pc, #20]	; (8006bf8 <_lseek_r+0x20>)
 8006be4:	602a      	str	r2, [r5, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	f7fc f8de 	bl	8002da8 <_lseek>
 8006bec:	1c43      	adds	r3, r0, #1
 8006bee:	d102      	bne.n	8006bf6 <_lseek_r+0x1e>
 8006bf0:	682b      	ldr	r3, [r5, #0]
 8006bf2:	b103      	cbz	r3, 8006bf6 <_lseek_r+0x1e>
 8006bf4:	6023      	str	r3, [r4, #0]
 8006bf6:	bd38      	pop	{r3, r4, r5, pc}
 8006bf8:	200004d4 	.word	0x200004d4

08006bfc <_read_r>:
 8006bfc:	b538      	push	{r3, r4, r5, lr}
 8006bfe:	4604      	mov	r4, r0
 8006c00:	4608      	mov	r0, r1
 8006c02:	4611      	mov	r1, r2
 8006c04:	2200      	movs	r2, #0
 8006c06:	4d05      	ldr	r5, [pc, #20]	; (8006c1c <_read_r+0x20>)
 8006c08:	602a      	str	r2, [r5, #0]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	f7fc f86f 	bl	8002cee <_read>
 8006c10:	1c43      	adds	r3, r0, #1
 8006c12:	d102      	bne.n	8006c1a <_read_r+0x1e>
 8006c14:	682b      	ldr	r3, [r5, #0]
 8006c16:	b103      	cbz	r3, 8006c1a <_read_r+0x1e>
 8006c18:	6023      	str	r3, [r4, #0]
 8006c1a:	bd38      	pop	{r3, r4, r5, pc}
 8006c1c:	200004d4 	.word	0x200004d4

08006c20 <_write_r>:
 8006c20:	b538      	push	{r3, r4, r5, lr}
 8006c22:	4604      	mov	r4, r0
 8006c24:	4608      	mov	r0, r1
 8006c26:	4611      	mov	r1, r2
 8006c28:	2200      	movs	r2, #0
 8006c2a:	4d05      	ldr	r5, [pc, #20]	; (8006c40 <_write_r+0x20>)
 8006c2c:	602a      	str	r2, [r5, #0]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	f7fc f87a 	bl	8002d28 <_write>
 8006c34:	1c43      	adds	r3, r0, #1
 8006c36:	d102      	bne.n	8006c3e <_write_r+0x1e>
 8006c38:	682b      	ldr	r3, [r5, #0]
 8006c3a:	b103      	cbz	r3, 8006c3e <_write_r+0x1e>
 8006c3c:	6023      	str	r3, [r4, #0]
 8006c3e:	bd38      	pop	{r3, r4, r5, pc}
 8006c40:	200004d4 	.word	0x200004d4

08006c44 <__errno>:
 8006c44:	4b01      	ldr	r3, [pc, #4]	; (8006c4c <__errno+0x8>)
 8006c46:	6818      	ldr	r0, [r3, #0]
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	20000068 	.word	0x20000068

08006c50 <__libc_init_array>:
 8006c50:	b570      	push	{r4, r5, r6, lr}
 8006c52:	2600      	movs	r6, #0
 8006c54:	4d0c      	ldr	r5, [pc, #48]	; (8006c88 <__libc_init_array+0x38>)
 8006c56:	4c0d      	ldr	r4, [pc, #52]	; (8006c8c <__libc_init_array+0x3c>)
 8006c58:	1b64      	subs	r4, r4, r5
 8006c5a:	10a4      	asrs	r4, r4, #2
 8006c5c:	42a6      	cmp	r6, r4
 8006c5e:	d109      	bne.n	8006c74 <__libc_init_array+0x24>
 8006c60:	f002 f888 	bl	8008d74 <_init>
 8006c64:	2600      	movs	r6, #0
 8006c66:	4d0a      	ldr	r5, [pc, #40]	; (8006c90 <__libc_init_array+0x40>)
 8006c68:	4c0a      	ldr	r4, [pc, #40]	; (8006c94 <__libc_init_array+0x44>)
 8006c6a:	1b64      	subs	r4, r4, r5
 8006c6c:	10a4      	asrs	r4, r4, #2
 8006c6e:	42a6      	cmp	r6, r4
 8006c70:	d105      	bne.n	8006c7e <__libc_init_array+0x2e>
 8006c72:	bd70      	pop	{r4, r5, r6, pc}
 8006c74:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c78:	4798      	blx	r3
 8006c7a:	3601      	adds	r6, #1
 8006c7c:	e7ee      	b.n	8006c5c <__libc_init_array+0xc>
 8006c7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c82:	4798      	blx	r3
 8006c84:	3601      	adds	r6, #1
 8006c86:	e7f2      	b.n	8006c6e <__libc_init_array+0x1e>
 8006c88:	080092ac 	.word	0x080092ac
 8006c8c:	080092ac 	.word	0x080092ac
 8006c90:	080092ac 	.word	0x080092ac
 8006c94:	080092b0 	.word	0x080092b0

08006c98 <__retarget_lock_init_recursive>:
 8006c98:	4770      	bx	lr

08006c9a <__retarget_lock_acquire_recursive>:
 8006c9a:	4770      	bx	lr

08006c9c <__retarget_lock_release_recursive>:
 8006c9c:	4770      	bx	lr

08006c9e <memchr>:
 8006c9e:	4603      	mov	r3, r0
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	b2c9      	uxtb	r1, r1
 8006ca4:	4402      	add	r2, r0
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	4618      	mov	r0, r3
 8006caa:	d101      	bne.n	8006cb0 <memchr+0x12>
 8006cac:	2000      	movs	r0, #0
 8006cae:	e003      	b.n	8006cb8 <memchr+0x1a>
 8006cb0:	7804      	ldrb	r4, [r0, #0]
 8006cb2:	3301      	adds	r3, #1
 8006cb4:	428c      	cmp	r4, r1
 8006cb6:	d1f6      	bne.n	8006ca6 <memchr+0x8>
 8006cb8:	bd10      	pop	{r4, pc}

08006cba <quorem>:
 8006cba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cbe:	6903      	ldr	r3, [r0, #16]
 8006cc0:	690c      	ldr	r4, [r1, #16]
 8006cc2:	4607      	mov	r7, r0
 8006cc4:	42a3      	cmp	r3, r4
 8006cc6:	db7f      	blt.n	8006dc8 <quorem+0x10e>
 8006cc8:	3c01      	subs	r4, #1
 8006cca:	f100 0514 	add.w	r5, r0, #20
 8006cce:	f101 0814 	add.w	r8, r1, #20
 8006cd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006cd6:	9301      	str	r3, [sp, #4]
 8006cd8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006cdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ce8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006cec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006cf0:	d331      	bcc.n	8006d56 <quorem+0x9c>
 8006cf2:	f04f 0e00 	mov.w	lr, #0
 8006cf6:	4640      	mov	r0, r8
 8006cf8:	46ac      	mov	ip, r5
 8006cfa:	46f2      	mov	sl, lr
 8006cfc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d00:	b293      	uxth	r3, r2
 8006d02:	fb06 e303 	mla	r3, r6, r3, lr
 8006d06:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d0a:	0c1a      	lsrs	r2, r3, #16
 8006d0c:	b29b      	uxth	r3, r3
 8006d0e:	fb06 220e 	mla	r2, r6, lr, r2
 8006d12:	ebaa 0303 	sub.w	r3, sl, r3
 8006d16:	f8dc a000 	ldr.w	sl, [ip]
 8006d1a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d1e:	fa1f fa8a 	uxth.w	sl, sl
 8006d22:	4453      	add	r3, sl
 8006d24:	f8dc a000 	ldr.w	sl, [ip]
 8006d28:	b292      	uxth	r2, r2
 8006d2a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d2e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d38:	4581      	cmp	r9, r0
 8006d3a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d3e:	f84c 3b04 	str.w	r3, [ip], #4
 8006d42:	d2db      	bcs.n	8006cfc <quorem+0x42>
 8006d44:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d48:	b92b      	cbnz	r3, 8006d56 <quorem+0x9c>
 8006d4a:	9b01      	ldr	r3, [sp, #4]
 8006d4c:	3b04      	subs	r3, #4
 8006d4e:	429d      	cmp	r5, r3
 8006d50:	461a      	mov	r2, r3
 8006d52:	d32d      	bcc.n	8006db0 <quorem+0xf6>
 8006d54:	613c      	str	r4, [r7, #16]
 8006d56:	4638      	mov	r0, r7
 8006d58:	f001 f994 	bl	8008084 <__mcmp>
 8006d5c:	2800      	cmp	r0, #0
 8006d5e:	db23      	blt.n	8006da8 <quorem+0xee>
 8006d60:	4629      	mov	r1, r5
 8006d62:	2000      	movs	r0, #0
 8006d64:	3601      	adds	r6, #1
 8006d66:	f858 2b04 	ldr.w	r2, [r8], #4
 8006d6a:	f8d1 c000 	ldr.w	ip, [r1]
 8006d6e:	b293      	uxth	r3, r2
 8006d70:	1ac3      	subs	r3, r0, r3
 8006d72:	0c12      	lsrs	r2, r2, #16
 8006d74:	fa1f f08c 	uxth.w	r0, ip
 8006d78:	4403      	add	r3, r0
 8006d7a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006d7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d88:	45c1      	cmp	r9, r8
 8006d8a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006d8e:	f841 3b04 	str.w	r3, [r1], #4
 8006d92:	d2e8      	bcs.n	8006d66 <quorem+0xac>
 8006d94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d9c:	b922      	cbnz	r2, 8006da8 <quorem+0xee>
 8006d9e:	3b04      	subs	r3, #4
 8006da0:	429d      	cmp	r5, r3
 8006da2:	461a      	mov	r2, r3
 8006da4:	d30a      	bcc.n	8006dbc <quorem+0x102>
 8006da6:	613c      	str	r4, [r7, #16]
 8006da8:	4630      	mov	r0, r6
 8006daa:	b003      	add	sp, #12
 8006dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db0:	6812      	ldr	r2, [r2, #0]
 8006db2:	3b04      	subs	r3, #4
 8006db4:	2a00      	cmp	r2, #0
 8006db6:	d1cd      	bne.n	8006d54 <quorem+0x9a>
 8006db8:	3c01      	subs	r4, #1
 8006dba:	e7c8      	b.n	8006d4e <quorem+0x94>
 8006dbc:	6812      	ldr	r2, [r2, #0]
 8006dbe:	3b04      	subs	r3, #4
 8006dc0:	2a00      	cmp	r2, #0
 8006dc2:	d1f0      	bne.n	8006da6 <quorem+0xec>
 8006dc4:	3c01      	subs	r4, #1
 8006dc6:	e7eb      	b.n	8006da0 <quorem+0xe6>
 8006dc8:	2000      	movs	r0, #0
 8006dca:	e7ee      	b.n	8006daa <quorem+0xf0>
 8006dcc:	0000      	movs	r0, r0
	...

08006dd0 <_dtoa_r>:
 8006dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dd4:	4616      	mov	r6, r2
 8006dd6:	461f      	mov	r7, r3
 8006dd8:	69c4      	ldr	r4, [r0, #28]
 8006dda:	b099      	sub	sp, #100	; 0x64
 8006ddc:	4605      	mov	r5, r0
 8006dde:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006de2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006de6:	b974      	cbnz	r4, 8006e06 <_dtoa_r+0x36>
 8006de8:	2010      	movs	r0, #16
 8006dea:	f000 fe1d 	bl	8007a28 <malloc>
 8006dee:	4602      	mov	r2, r0
 8006df0:	61e8      	str	r0, [r5, #28]
 8006df2:	b920      	cbnz	r0, 8006dfe <_dtoa_r+0x2e>
 8006df4:	21ef      	movs	r1, #239	; 0xef
 8006df6:	4bac      	ldr	r3, [pc, #688]	; (80070a8 <_dtoa_r+0x2d8>)
 8006df8:	48ac      	ldr	r0, [pc, #688]	; (80070ac <_dtoa_r+0x2dc>)
 8006dfa:	f001 fc7b 	bl	80086f4 <__assert_func>
 8006dfe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e02:	6004      	str	r4, [r0, #0]
 8006e04:	60c4      	str	r4, [r0, #12]
 8006e06:	69eb      	ldr	r3, [r5, #28]
 8006e08:	6819      	ldr	r1, [r3, #0]
 8006e0a:	b151      	cbz	r1, 8006e22 <_dtoa_r+0x52>
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	2301      	movs	r3, #1
 8006e10:	4093      	lsls	r3, r2
 8006e12:	604a      	str	r2, [r1, #4]
 8006e14:	608b      	str	r3, [r1, #8]
 8006e16:	4628      	mov	r0, r5
 8006e18:	f000 fefa 	bl	8007c10 <_Bfree>
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	69eb      	ldr	r3, [r5, #28]
 8006e20:	601a      	str	r2, [r3, #0]
 8006e22:	1e3b      	subs	r3, r7, #0
 8006e24:	bfaf      	iteee	ge
 8006e26:	2300      	movge	r3, #0
 8006e28:	2201      	movlt	r2, #1
 8006e2a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e2e:	9305      	strlt	r3, [sp, #20]
 8006e30:	bfa8      	it	ge
 8006e32:	f8c8 3000 	strge.w	r3, [r8]
 8006e36:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006e3a:	4b9d      	ldr	r3, [pc, #628]	; (80070b0 <_dtoa_r+0x2e0>)
 8006e3c:	bfb8      	it	lt
 8006e3e:	f8c8 2000 	strlt.w	r2, [r8]
 8006e42:	ea33 0309 	bics.w	r3, r3, r9
 8006e46:	d119      	bne.n	8006e7c <_dtoa_r+0xac>
 8006e48:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e4c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e4e:	6013      	str	r3, [r2, #0]
 8006e50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e54:	4333      	orrs	r3, r6
 8006e56:	f000 8589 	beq.w	800796c <_dtoa_r+0xb9c>
 8006e5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e5c:	b953      	cbnz	r3, 8006e74 <_dtoa_r+0xa4>
 8006e5e:	4b95      	ldr	r3, [pc, #596]	; (80070b4 <_dtoa_r+0x2e4>)
 8006e60:	e023      	b.n	8006eaa <_dtoa_r+0xda>
 8006e62:	4b95      	ldr	r3, [pc, #596]	; (80070b8 <_dtoa_r+0x2e8>)
 8006e64:	9303      	str	r3, [sp, #12]
 8006e66:	3308      	adds	r3, #8
 8006e68:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006e6a:	6013      	str	r3, [r2, #0]
 8006e6c:	9803      	ldr	r0, [sp, #12]
 8006e6e:	b019      	add	sp, #100	; 0x64
 8006e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e74:	4b8f      	ldr	r3, [pc, #572]	; (80070b4 <_dtoa_r+0x2e4>)
 8006e76:	9303      	str	r3, [sp, #12]
 8006e78:	3303      	adds	r3, #3
 8006e7a:	e7f5      	b.n	8006e68 <_dtoa_r+0x98>
 8006e7c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006e80:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006e84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006e88:	2200      	movs	r2, #0
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	f7f9 fd8c 	bl	80009a8 <__aeabi_dcmpeq>
 8006e90:	4680      	mov	r8, r0
 8006e92:	b160      	cbz	r0, 8006eae <_dtoa_r+0xde>
 8006e94:	2301      	movs	r3, #1
 8006e96:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006e98:	6013      	str	r3, [r2, #0]
 8006e9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f000 8562 	beq.w	8007966 <_dtoa_r+0xb96>
 8006ea2:	4b86      	ldr	r3, [pc, #536]	; (80070bc <_dtoa_r+0x2ec>)
 8006ea4:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006ea6:	6013      	str	r3, [r2, #0]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	9303      	str	r3, [sp, #12]
 8006eac:	e7de      	b.n	8006e6c <_dtoa_r+0x9c>
 8006eae:	ab16      	add	r3, sp, #88	; 0x58
 8006eb0:	9301      	str	r3, [sp, #4]
 8006eb2:	ab17      	add	r3, sp, #92	; 0x5c
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006ebc:	f001 f98a 	bl	80081d4 <__d2b>
 8006ec0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006ec4:	4682      	mov	sl, r0
 8006ec6:	2c00      	cmp	r4, #0
 8006ec8:	d07e      	beq.n	8006fc8 <_dtoa_r+0x1f8>
 8006eca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ed0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ed8:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006edc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006ee0:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	4b75      	ldr	r3, [pc, #468]	; (80070c0 <_dtoa_r+0x2f0>)
 8006eea:	f7f9 f93d 	bl	8000168 <__aeabi_dsub>
 8006eee:	a368      	add	r3, pc, #416	; (adr r3, 8007090 <_dtoa_r+0x2c0>)
 8006ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef4:	f7f9 faf0 	bl	80004d8 <__aeabi_dmul>
 8006ef8:	a367      	add	r3, pc, #412	; (adr r3, 8007098 <_dtoa_r+0x2c8>)
 8006efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006efe:	f7f9 f935 	bl	800016c <__adddf3>
 8006f02:	4606      	mov	r6, r0
 8006f04:	4620      	mov	r0, r4
 8006f06:	460f      	mov	r7, r1
 8006f08:	f7f9 fa7c 	bl	8000404 <__aeabi_i2d>
 8006f0c:	a364      	add	r3, pc, #400	; (adr r3, 80070a0 <_dtoa_r+0x2d0>)
 8006f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f12:	f7f9 fae1 	bl	80004d8 <__aeabi_dmul>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	4630      	mov	r0, r6
 8006f1c:	4639      	mov	r1, r7
 8006f1e:	f7f9 f925 	bl	800016c <__adddf3>
 8006f22:	4606      	mov	r6, r0
 8006f24:	460f      	mov	r7, r1
 8006f26:	f7f9 fd87 	bl	8000a38 <__aeabi_d2iz>
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	4683      	mov	fp, r0
 8006f2e:	2300      	movs	r3, #0
 8006f30:	4630      	mov	r0, r6
 8006f32:	4639      	mov	r1, r7
 8006f34:	f7f9 fd42 	bl	80009bc <__aeabi_dcmplt>
 8006f38:	b148      	cbz	r0, 8006f4e <_dtoa_r+0x17e>
 8006f3a:	4658      	mov	r0, fp
 8006f3c:	f7f9 fa62 	bl	8000404 <__aeabi_i2d>
 8006f40:	4632      	mov	r2, r6
 8006f42:	463b      	mov	r3, r7
 8006f44:	f7f9 fd30 	bl	80009a8 <__aeabi_dcmpeq>
 8006f48:	b908      	cbnz	r0, 8006f4e <_dtoa_r+0x17e>
 8006f4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f4e:	f1bb 0f16 	cmp.w	fp, #22
 8006f52:	d857      	bhi.n	8007004 <_dtoa_r+0x234>
 8006f54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f58:	4b5a      	ldr	r3, [pc, #360]	; (80070c4 <_dtoa_r+0x2f4>)
 8006f5a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f62:	f7f9 fd2b 	bl	80009bc <__aeabi_dcmplt>
 8006f66:	2800      	cmp	r0, #0
 8006f68:	d04e      	beq.n	8007008 <_dtoa_r+0x238>
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006f70:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f72:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006f74:	1b1b      	subs	r3, r3, r4
 8006f76:	1e5a      	subs	r2, r3, #1
 8006f78:	bf46      	itte	mi
 8006f7a:	f1c3 0901 	rsbmi	r9, r3, #1
 8006f7e:	2300      	movmi	r3, #0
 8006f80:	f04f 0900 	movpl.w	r9, #0
 8006f84:	9209      	str	r2, [sp, #36]	; 0x24
 8006f86:	bf48      	it	mi
 8006f88:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006f8a:	f1bb 0f00 	cmp.w	fp, #0
 8006f8e:	db3d      	blt.n	800700c <_dtoa_r+0x23c>
 8006f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f92:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8006f96:	445b      	add	r3, fp
 8006f98:	9309      	str	r3, [sp, #36]	; 0x24
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	930a      	str	r3, [sp, #40]	; 0x28
 8006f9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fa0:	2b09      	cmp	r3, #9
 8006fa2:	d867      	bhi.n	8007074 <_dtoa_r+0x2a4>
 8006fa4:	2b05      	cmp	r3, #5
 8006fa6:	bfc4      	itt	gt
 8006fa8:	3b04      	subgt	r3, #4
 8006faa:	9322      	strgt	r3, [sp, #136]	; 0x88
 8006fac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fae:	bfc8      	it	gt
 8006fb0:	2400      	movgt	r4, #0
 8006fb2:	f1a3 0302 	sub.w	r3, r3, #2
 8006fb6:	bfd8      	it	le
 8006fb8:	2401      	movle	r4, #1
 8006fba:	2b03      	cmp	r3, #3
 8006fbc:	f200 8086 	bhi.w	80070cc <_dtoa_r+0x2fc>
 8006fc0:	e8df f003 	tbb	[pc, r3]
 8006fc4:	5637392c 	.word	0x5637392c
 8006fc8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8006fcc:	441c      	add	r4, r3
 8006fce:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8006fd2:	2b20      	cmp	r3, #32
 8006fd4:	bfc1      	itttt	gt
 8006fd6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006fda:	fa09 f903 	lslgt.w	r9, r9, r3
 8006fde:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8006fe2:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006fe6:	bfd6      	itet	le
 8006fe8:	f1c3 0320 	rsble	r3, r3, #32
 8006fec:	ea49 0003 	orrgt.w	r0, r9, r3
 8006ff0:	fa06 f003 	lslle.w	r0, r6, r3
 8006ff4:	f7f9 f9f6 	bl	80003e4 <__aeabi_ui2d>
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006ffe:	3c01      	subs	r4, #1
 8007000:	9213      	str	r2, [sp, #76]	; 0x4c
 8007002:	e76f      	b.n	8006ee4 <_dtoa_r+0x114>
 8007004:	2301      	movs	r3, #1
 8007006:	e7b3      	b.n	8006f70 <_dtoa_r+0x1a0>
 8007008:	900f      	str	r0, [sp, #60]	; 0x3c
 800700a:	e7b2      	b.n	8006f72 <_dtoa_r+0x1a2>
 800700c:	f1cb 0300 	rsb	r3, fp, #0
 8007010:	930a      	str	r3, [sp, #40]	; 0x28
 8007012:	2300      	movs	r3, #0
 8007014:	eba9 090b 	sub.w	r9, r9, fp
 8007018:	930e      	str	r3, [sp, #56]	; 0x38
 800701a:	e7c0      	b.n	8006f9e <_dtoa_r+0x1ce>
 800701c:	2300      	movs	r3, #0
 800701e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007020:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007022:	2b00      	cmp	r3, #0
 8007024:	dc55      	bgt.n	80070d2 <_dtoa_r+0x302>
 8007026:	2301      	movs	r3, #1
 8007028:	461a      	mov	r2, r3
 800702a:	9306      	str	r3, [sp, #24]
 800702c:	9308      	str	r3, [sp, #32]
 800702e:	9223      	str	r2, [sp, #140]	; 0x8c
 8007030:	e00b      	b.n	800704a <_dtoa_r+0x27a>
 8007032:	2301      	movs	r3, #1
 8007034:	e7f3      	b.n	800701e <_dtoa_r+0x24e>
 8007036:	2300      	movs	r3, #0
 8007038:	930b      	str	r3, [sp, #44]	; 0x2c
 800703a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800703c:	445b      	add	r3, fp
 800703e:	9306      	str	r3, [sp, #24]
 8007040:	3301      	adds	r3, #1
 8007042:	2b01      	cmp	r3, #1
 8007044:	9308      	str	r3, [sp, #32]
 8007046:	bfb8      	it	lt
 8007048:	2301      	movlt	r3, #1
 800704a:	2100      	movs	r1, #0
 800704c:	2204      	movs	r2, #4
 800704e:	69e8      	ldr	r0, [r5, #28]
 8007050:	f102 0614 	add.w	r6, r2, #20
 8007054:	429e      	cmp	r6, r3
 8007056:	d940      	bls.n	80070da <_dtoa_r+0x30a>
 8007058:	6041      	str	r1, [r0, #4]
 800705a:	4628      	mov	r0, r5
 800705c:	f000 fd98 	bl	8007b90 <_Balloc>
 8007060:	9003      	str	r0, [sp, #12]
 8007062:	2800      	cmp	r0, #0
 8007064:	d13c      	bne.n	80070e0 <_dtoa_r+0x310>
 8007066:	4602      	mov	r2, r0
 8007068:	f240 11af 	movw	r1, #431	; 0x1af
 800706c:	4b16      	ldr	r3, [pc, #88]	; (80070c8 <_dtoa_r+0x2f8>)
 800706e:	e6c3      	b.n	8006df8 <_dtoa_r+0x28>
 8007070:	2301      	movs	r3, #1
 8007072:	e7e1      	b.n	8007038 <_dtoa_r+0x268>
 8007074:	2401      	movs	r4, #1
 8007076:	2300      	movs	r3, #0
 8007078:	940b      	str	r4, [sp, #44]	; 0x2c
 800707a:	9322      	str	r3, [sp, #136]	; 0x88
 800707c:	f04f 33ff 	mov.w	r3, #4294967295
 8007080:	2200      	movs	r2, #0
 8007082:	9306      	str	r3, [sp, #24]
 8007084:	9308      	str	r3, [sp, #32]
 8007086:	2312      	movs	r3, #18
 8007088:	e7d1      	b.n	800702e <_dtoa_r+0x25e>
 800708a:	bf00      	nop
 800708c:	f3af 8000 	nop.w
 8007090:	636f4361 	.word	0x636f4361
 8007094:	3fd287a7 	.word	0x3fd287a7
 8007098:	8b60c8b3 	.word	0x8b60c8b3
 800709c:	3fc68a28 	.word	0x3fc68a28
 80070a0:	509f79fb 	.word	0x509f79fb
 80070a4:	3fd34413 	.word	0x3fd34413
 80070a8:	08008f79 	.word	0x08008f79
 80070ac:	08008f90 	.word	0x08008f90
 80070b0:	7ff00000 	.word	0x7ff00000
 80070b4:	08008f75 	.word	0x08008f75
 80070b8:	08008f6c 	.word	0x08008f6c
 80070bc:	08008f49 	.word	0x08008f49
 80070c0:	3ff80000 	.word	0x3ff80000
 80070c4:	08009080 	.word	0x08009080
 80070c8:	08008fe8 	.word	0x08008fe8
 80070cc:	2301      	movs	r3, #1
 80070ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80070d0:	e7d4      	b.n	800707c <_dtoa_r+0x2ac>
 80070d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070d4:	9306      	str	r3, [sp, #24]
 80070d6:	9308      	str	r3, [sp, #32]
 80070d8:	e7b7      	b.n	800704a <_dtoa_r+0x27a>
 80070da:	3101      	adds	r1, #1
 80070dc:	0052      	lsls	r2, r2, #1
 80070de:	e7b7      	b.n	8007050 <_dtoa_r+0x280>
 80070e0:	69eb      	ldr	r3, [r5, #28]
 80070e2:	9a03      	ldr	r2, [sp, #12]
 80070e4:	601a      	str	r2, [r3, #0]
 80070e6:	9b08      	ldr	r3, [sp, #32]
 80070e8:	2b0e      	cmp	r3, #14
 80070ea:	f200 80a8 	bhi.w	800723e <_dtoa_r+0x46e>
 80070ee:	2c00      	cmp	r4, #0
 80070f0:	f000 80a5 	beq.w	800723e <_dtoa_r+0x46e>
 80070f4:	f1bb 0f00 	cmp.w	fp, #0
 80070f8:	dd34      	ble.n	8007164 <_dtoa_r+0x394>
 80070fa:	4b9a      	ldr	r3, [pc, #616]	; (8007364 <_dtoa_r+0x594>)
 80070fc:	f00b 020f 	and.w	r2, fp, #15
 8007100:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007104:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007108:	e9d3 3400 	ldrd	r3, r4, [r3]
 800710c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007110:	ea4f 142b 	mov.w	r4, fp, asr #4
 8007114:	d016      	beq.n	8007144 <_dtoa_r+0x374>
 8007116:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800711a:	4b93      	ldr	r3, [pc, #588]	; (8007368 <_dtoa_r+0x598>)
 800711c:	2703      	movs	r7, #3
 800711e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007122:	f7f9 fb03 	bl	800072c <__aeabi_ddiv>
 8007126:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800712a:	f004 040f 	and.w	r4, r4, #15
 800712e:	4e8e      	ldr	r6, [pc, #568]	; (8007368 <_dtoa_r+0x598>)
 8007130:	b954      	cbnz	r4, 8007148 <_dtoa_r+0x378>
 8007132:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007136:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800713a:	f7f9 faf7 	bl	800072c <__aeabi_ddiv>
 800713e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007142:	e029      	b.n	8007198 <_dtoa_r+0x3c8>
 8007144:	2702      	movs	r7, #2
 8007146:	e7f2      	b.n	800712e <_dtoa_r+0x35e>
 8007148:	07e1      	lsls	r1, r4, #31
 800714a:	d508      	bpl.n	800715e <_dtoa_r+0x38e>
 800714c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007150:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007154:	f7f9 f9c0 	bl	80004d8 <__aeabi_dmul>
 8007158:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800715c:	3701      	adds	r7, #1
 800715e:	1064      	asrs	r4, r4, #1
 8007160:	3608      	adds	r6, #8
 8007162:	e7e5      	b.n	8007130 <_dtoa_r+0x360>
 8007164:	f000 80a5 	beq.w	80072b2 <_dtoa_r+0x4e2>
 8007168:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800716c:	f1cb 0400 	rsb	r4, fp, #0
 8007170:	4b7c      	ldr	r3, [pc, #496]	; (8007364 <_dtoa_r+0x594>)
 8007172:	f004 020f 	and.w	r2, r4, #15
 8007176:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800717e:	f7f9 f9ab 	bl	80004d8 <__aeabi_dmul>
 8007182:	2702      	movs	r7, #2
 8007184:	2300      	movs	r3, #0
 8007186:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800718a:	4e77      	ldr	r6, [pc, #476]	; (8007368 <_dtoa_r+0x598>)
 800718c:	1124      	asrs	r4, r4, #4
 800718e:	2c00      	cmp	r4, #0
 8007190:	f040 8084 	bne.w	800729c <_dtoa_r+0x4cc>
 8007194:	2b00      	cmp	r3, #0
 8007196:	d1d2      	bne.n	800713e <_dtoa_r+0x36e>
 8007198:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800719c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	f000 8087 	beq.w	80072b6 <_dtoa_r+0x4e6>
 80071a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071ac:	2200      	movs	r2, #0
 80071ae:	4b6f      	ldr	r3, [pc, #444]	; (800736c <_dtoa_r+0x59c>)
 80071b0:	f7f9 fc04 	bl	80009bc <__aeabi_dcmplt>
 80071b4:	2800      	cmp	r0, #0
 80071b6:	d07e      	beq.n	80072b6 <_dtoa_r+0x4e6>
 80071b8:	9b08      	ldr	r3, [sp, #32]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d07b      	beq.n	80072b6 <_dtoa_r+0x4e6>
 80071be:	9b06      	ldr	r3, [sp, #24]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	dd38      	ble.n	8007236 <_dtoa_r+0x466>
 80071c4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071c8:	2200      	movs	r2, #0
 80071ca:	4b69      	ldr	r3, [pc, #420]	; (8007370 <_dtoa_r+0x5a0>)
 80071cc:	f7f9 f984 	bl	80004d8 <__aeabi_dmul>
 80071d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071d4:	9c06      	ldr	r4, [sp, #24]
 80071d6:	f10b 38ff 	add.w	r8, fp, #4294967295
 80071da:	3701      	adds	r7, #1
 80071dc:	4638      	mov	r0, r7
 80071de:	f7f9 f911 	bl	8000404 <__aeabi_i2d>
 80071e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071e6:	f7f9 f977 	bl	80004d8 <__aeabi_dmul>
 80071ea:	2200      	movs	r2, #0
 80071ec:	4b61      	ldr	r3, [pc, #388]	; (8007374 <_dtoa_r+0x5a4>)
 80071ee:	f7f8 ffbd 	bl	800016c <__adddf3>
 80071f2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80071f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80071fa:	9611      	str	r6, [sp, #68]	; 0x44
 80071fc:	2c00      	cmp	r4, #0
 80071fe:	d15d      	bne.n	80072bc <_dtoa_r+0x4ec>
 8007200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007204:	2200      	movs	r2, #0
 8007206:	4b5c      	ldr	r3, [pc, #368]	; (8007378 <_dtoa_r+0x5a8>)
 8007208:	f7f8 ffae 	bl	8000168 <__aeabi_dsub>
 800720c:	4602      	mov	r2, r0
 800720e:	460b      	mov	r3, r1
 8007210:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007214:	4633      	mov	r3, r6
 8007216:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007218:	f7f9 fbee 	bl	80009f8 <__aeabi_dcmpgt>
 800721c:	2800      	cmp	r0, #0
 800721e:	f040 8295 	bne.w	800774c <_dtoa_r+0x97c>
 8007222:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007226:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007228:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800722c:	f7f9 fbc6 	bl	80009bc <__aeabi_dcmplt>
 8007230:	2800      	cmp	r0, #0
 8007232:	f040 8289 	bne.w	8007748 <_dtoa_r+0x978>
 8007236:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800723a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800723e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007240:	2b00      	cmp	r3, #0
 8007242:	f2c0 8151 	blt.w	80074e8 <_dtoa_r+0x718>
 8007246:	f1bb 0f0e 	cmp.w	fp, #14
 800724a:	f300 814d 	bgt.w	80074e8 <_dtoa_r+0x718>
 800724e:	4b45      	ldr	r3, [pc, #276]	; (8007364 <_dtoa_r+0x594>)
 8007250:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007254:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007258:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800725c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800725e:	2b00      	cmp	r3, #0
 8007260:	f280 80da 	bge.w	8007418 <_dtoa_r+0x648>
 8007264:	9b08      	ldr	r3, [sp, #32]
 8007266:	2b00      	cmp	r3, #0
 8007268:	f300 80d6 	bgt.w	8007418 <_dtoa_r+0x648>
 800726c:	f040 826b 	bne.w	8007746 <_dtoa_r+0x976>
 8007270:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007274:	2200      	movs	r2, #0
 8007276:	4b40      	ldr	r3, [pc, #256]	; (8007378 <_dtoa_r+0x5a8>)
 8007278:	f7f9 f92e 	bl	80004d8 <__aeabi_dmul>
 800727c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007280:	f7f9 fbb0 	bl	80009e4 <__aeabi_dcmpge>
 8007284:	9c08      	ldr	r4, [sp, #32]
 8007286:	4626      	mov	r6, r4
 8007288:	2800      	cmp	r0, #0
 800728a:	f040 8241 	bne.w	8007710 <_dtoa_r+0x940>
 800728e:	2331      	movs	r3, #49	; 0x31
 8007290:	9f03      	ldr	r7, [sp, #12]
 8007292:	f10b 0b01 	add.w	fp, fp, #1
 8007296:	f807 3b01 	strb.w	r3, [r7], #1
 800729a:	e23d      	b.n	8007718 <_dtoa_r+0x948>
 800729c:	07e2      	lsls	r2, r4, #31
 800729e:	d505      	bpl.n	80072ac <_dtoa_r+0x4dc>
 80072a0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072a4:	f7f9 f918 	bl	80004d8 <__aeabi_dmul>
 80072a8:	2301      	movs	r3, #1
 80072aa:	3701      	adds	r7, #1
 80072ac:	1064      	asrs	r4, r4, #1
 80072ae:	3608      	adds	r6, #8
 80072b0:	e76d      	b.n	800718e <_dtoa_r+0x3be>
 80072b2:	2702      	movs	r7, #2
 80072b4:	e770      	b.n	8007198 <_dtoa_r+0x3c8>
 80072b6:	46d8      	mov	r8, fp
 80072b8:	9c08      	ldr	r4, [sp, #32]
 80072ba:	e78f      	b.n	80071dc <_dtoa_r+0x40c>
 80072bc:	9903      	ldr	r1, [sp, #12]
 80072be:	4b29      	ldr	r3, [pc, #164]	; (8007364 <_dtoa_r+0x594>)
 80072c0:	4421      	add	r1, r4
 80072c2:	9112      	str	r1, [sp, #72]	; 0x48
 80072c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80072c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80072ca:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80072ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80072d2:	2900      	cmp	r1, #0
 80072d4:	d054      	beq.n	8007380 <_dtoa_r+0x5b0>
 80072d6:	2000      	movs	r0, #0
 80072d8:	4928      	ldr	r1, [pc, #160]	; (800737c <_dtoa_r+0x5ac>)
 80072da:	f7f9 fa27 	bl	800072c <__aeabi_ddiv>
 80072de:	463b      	mov	r3, r7
 80072e0:	4632      	mov	r2, r6
 80072e2:	f7f8 ff41 	bl	8000168 <__aeabi_dsub>
 80072e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072ea:	9f03      	ldr	r7, [sp, #12]
 80072ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072f0:	f7f9 fba2 	bl	8000a38 <__aeabi_d2iz>
 80072f4:	4604      	mov	r4, r0
 80072f6:	f7f9 f885 	bl	8000404 <__aeabi_i2d>
 80072fa:	4602      	mov	r2, r0
 80072fc:	460b      	mov	r3, r1
 80072fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007302:	f7f8 ff31 	bl	8000168 <__aeabi_dsub>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	3430      	adds	r4, #48	; 0x30
 800730c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007310:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007314:	f807 4b01 	strb.w	r4, [r7], #1
 8007318:	f7f9 fb50 	bl	80009bc <__aeabi_dcmplt>
 800731c:	2800      	cmp	r0, #0
 800731e:	d173      	bne.n	8007408 <_dtoa_r+0x638>
 8007320:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007324:	2000      	movs	r0, #0
 8007326:	4911      	ldr	r1, [pc, #68]	; (800736c <_dtoa_r+0x59c>)
 8007328:	f7f8 ff1e 	bl	8000168 <__aeabi_dsub>
 800732c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007330:	f7f9 fb44 	bl	80009bc <__aeabi_dcmplt>
 8007334:	2800      	cmp	r0, #0
 8007336:	f040 80b6 	bne.w	80074a6 <_dtoa_r+0x6d6>
 800733a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800733c:	429f      	cmp	r7, r3
 800733e:	f43f af7a 	beq.w	8007236 <_dtoa_r+0x466>
 8007342:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007346:	2200      	movs	r2, #0
 8007348:	4b09      	ldr	r3, [pc, #36]	; (8007370 <_dtoa_r+0x5a0>)
 800734a:	f7f9 f8c5 	bl	80004d8 <__aeabi_dmul>
 800734e:	2200      	movs	r2, #0
 8007350:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007354:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007358:	4b05      	ldr	r3, [pc, #20]	; (8007370 <_dtoa_r+0x5a0>)
 800735a:	f7f9 f8bd 	bl	80004d8 <__aeabi_dmul>
 800735e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007362:	e7c3      	b.n	80072ec <_dtoa_r+0x51c>
 8007364:	08009080 	.word	0x08009080
 8007368:	08009058 	.word	0x08009058
 800736c:	3ff00000 	.word	0x3ff00000
 8007370:	40240000 	.word	0x40240000
 8007374:	401c0000 	.word	0x401c0000
 8007378:	40140000 	.word	0x40140000
 800737c:	3fe00000 	.word	0x3fe00000
 8007380:	4630      	mov	r0, r6
 8007382:	4639      	mov	r1, r7
 8007384:	f7f9 f8a8 	bl	80004d8 <__aeabi_dmul>
 8007388:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800738a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800738e:	9c03      	ldr	r4, [sp, #12]
 8007390:	9314      	str	r3, [sp, #80]	; 0x50
 8007392:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007396:	f7f9 fb4f 	bl	8000a38 <__aeabi_d2iz>
 800739a:	9015      	str	r0, [sp, #84]	; 0x54
 800739c:	f7f9 f832 	bl	8000404 <__aeabi_i2d>
 80073a0:	4602      	mov	r2, r0
 80073a2:	460b      	mov	r3, r1
 80073a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073a8:	f7f8 fede 	bl	8000168 <__aeabi_dsub>
 80073ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073ae:	4606      	mov	r6, r0
 80073b0:	3330      	adds	r3, #48	; 0x30
 80073b2:	f804 3b01 	strb.w	r3, [r4], #1
 80073b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80073b8:	460f      	mov	r7, r1
 80073ba:	429c      	cmp	r4, r3
 80073bc:	f04f 0200 	mov.w	r2, #0
 80073c0:	d124      	bne.n	800740c <_dtoa_r+0x63c>
 80073c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80073c6:	4baf      	ldr	r3, [pc, #700]	; (8007684 <_dtoa_r+0x8b4>)
 80073c8:	f7f8 fed0 	bl	800016c <__adddf3>
 80073cc:	4602      	mov	r2, r0
 80073ce:	460b      	mov	r3, r1
 80073d0:	4630      	mov	r0, r6
 80073d2:	4639      	mov	r1, r7
 80073d4:	f7f9 fb10 	bl	80009f8 <__aeabi_dcmpgt>
 80073d8:	2800      	cmp	r0, #0
 80073da:	d163      	bne.n	80074a4 <_dtoa_r+0x6d4>
 80073dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073e0:	2000      	movs	r0, #0
 80073e2:	49a8      	ldr	r1, [pc, #672]	; (8007684 <_dtoa_r+0x8b4>)
 80073e4:	f7f8 fec0 	bl	8000168 <__aeabi_dsub>
 80073e8:	4602      	mov	r2, r0
 80073ea:	460b      	mov	r3, r1
 80073ec:	4630      	mov	r0, r6
 80073ee:	4639      	mov	r1, r7
 80073f0:	f7f9 fae4 	bl	80009bc <__aeabi_dcmplt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	f43f af1e 	beq.w	8007236 <_dtoa_r+0x466>
 80073fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80073fc:	1e7b      	subs	r3, r7, #1
 80073fe:	9314      	str	r3, [sp, #80]	; 0x50
 8007400:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007404:	2b30      	cmp	r3, #48	; 0x30
 8007406:	d0f8      	beq.n	80073fa <_dtoa_r+0x62a>
 8007408:	46c3      	mov	fp, r8
 800740a:	e03b      	b.n	8007484 <_dtoa_r+0x6b4>
 800740c:	4b9e      	ldr	r3, [pc, #632]	; (8007688 <_dtoa_r+0x8b8>)
 800740e:	f7f9 f863 	bl	80004d8 <__aeabi_dmul>
 8007412:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007416:	e7bc      	b.n	8007392 <_dtoa_r+0x5c2>
 8007418:	9f03      	ldr	r7, [sp, #12]
 800741a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800741e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007422:	4640      	mov	r0, r8
 8007424:	4649      	mov	r1, r9
 8007426:	f7f9 f981 	bl	800072c <__aeabi_ddiv>
 800742a:	f7f9 fb05 	bl	8000a38 <__aeabi_d2iz>
 800742e:	4604      	mov	r4, r0
 8007430:	f7f8 ffe8 	bl	8000404 <__aeabi_i2d>
 8007434:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007438:	f7f9 f84e 	bl	80004d8 <__aeabi_dmul>
 800743c:	4602      	mov	r2, r0
 800743e:	460b      	mov	r3, r1
 8007440:	4640      	mov	r0, r8
 8007442:	4649      	mov	r1, r9
 8007444:	f7f8 fe90 	bl	8000168 <__aeabi_dsub>
 8007448:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800744c:	f807 6b01 	strb.w	r6, [r7], #1
 8007450:	9e03      	ldr	r6, [sp, #12]
 8007452:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007456:	1bbe      	subs	r6, r7, r6
 8007458:	45b4      	cmp	ip, r6
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	d136      	bne.n	80074ce <_dtoa_r+0x6fe>
 8007460:	f7f8 fe84 	bl	800016c <__adddf3>
 8007464:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007468:	4680      	mov	r8, r0
 800746a:	4689      	mov	r9, r1
 800746c:	f7f9 fac4 	bl	80009f8 <__aeabi_dcmpgt>
 8007470:	bb58      	cbnz	r0, 80074ca <_dtoa_r+0x6fa>
 8007472:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007476:	4640      	mov	r0, r8
 8007478:	4649      	mov	r1, r9
 800747a:	f7f9 fa95 	bl	80009a8 <__aeabi_dcmpeq>
 800747e:	b108      	cbz	r0, 8007484 <_dtoa_r+0x6b4>
 8007480:	07e3      	lsls	r3, r4, #31
 8007482:	d422      	bmi.n	80074ca <_dtoa_r+0x6fa>
 8007484:	4651      	mov	r1, sl
 8007486:	4628      	mov	r0, r5
 8007488:	f000 fbc2 	bl	8007c10 <_Bfree>
 800748c:	2300      	movs	r3, #0
 800748e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007490:	703b      	strb	r3, [r7, #0]
 8007492:	f10b 0301 	add.w	r3, fp, #1
 8007496:	6013      	str	r3, [r2, #0]
 8007498:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800749a:	2b00      	cmp	r3, #0
 800749c:	f43f ace6 	beq.w	8006e6c <_dtoa_r+0x9c>
 80074a0:	601f      	str	r7, [r3, #0]
 80074a2:	e4e3      	b.n	8006e6c <_dtoa_r+0x9c>
 80074a4:	4627      	mov	r7, r4
 80074a6:	463b      	mov	r3, r7
 80074a8:	461f      	mov	r7, r3
 80074aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ae:	2a39      	cmp	r2, #57	; 0x39
 80074b0:	d107      	bne.n	80074c2 <_dtoa_r+0x6f2>
 80074b2:	9a03      	ldr	r2, [sp, #12]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d1f7      	bne.n	80074a8 <_dtoa_r+0x6d8>
 80074b8:	2230      	movs	r2, #48	; 0x30
 80074ba:	9903      	ldr	r1, [sp, #12]
 80074bc:	f108 0801 	add.w	r8, r8, #1
 80074c0:	700a      	strb	r2, [r1, #0]
 80074c2:	781a      	ldrb	r2, [r3, #0]
 80074c4:	3201      	adds	r2, #1
 80074c6:	701a      	strb	r2, [r3, #0]
 80074c8:	e79e      	b.n	8007408 <_dtoa_r+0x638>
 80074ca:	46d8      	mov	r8, fp
 80074cc:	e7eb      	b.n	80074a6 <_dtoa_r+0x6d6>
 80074ce:	2200      	movs	r2, #0
 80074d0:	4b6d      	ldr	r3, [pc, #436]	; (8007688 <_dtoa_r+0x8b8>)
 80074d2:	f7f9 f801 	bl	80004d8 <__aeabi_dmul>
 80074d6:	2200      	movs	r2, #0
 80074d8:	2300      	movs	r3, #0
 80074da:	4680      	mov	r8, r0
 80074dc:	4689      	mov	r9, r1
 80074de:	f7f9 fa63 	bl	80009a8 <__aeabi_dcmpeq>
 80074e2:	2800      	cmp	r0, #0
 80074e4:	d09b      	beq.n	800741e <_dtoa_r+0x64e>
 80074e6:	e7cd      	b.n	8007484 <_dtoa_r+0x6b4>
 80074e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074ea:	2a00      	cmp	r2, #0
 80074ec:	f000 80c4 	beq.w	8007678 <_dtoa_r+0x8a8>
 80074f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80074f2:	2a01      	cmp	r2, #1
 80074f4:	f300 80a8 	bgt.w	8007648 <_dtoa_r+0x878>
 80074f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80074fa:	2a00      	cmp	r2, #0
 80074fc:	f000 80a0 	beq.w	8007640 <_dtoa_r+0x870>
 8007500:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007504:	464f      	mov	r7, r9
 8007506:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007508:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800750a:	2101      	movs	r1, #1
 800750c:	441a      	add	r2, r3
 800750e:	4628      	mov	r0, r5
 8007510:	4499      	add	r9, r3
 8007512:	9209      	str	r2, [sp, #36]	; 0x24
 8007514:	f000 fc32 	bl	8007d7c <__i2b>
 8007518:	4606      	mov	r6, r0
 800751a:	b15f      	cbz	r7, 8007534 <_dtoa_r+0x764>
 800751c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751e:	2b00      	cmp	r3, #0
 8007520:	dd08      	ble.n	8007534 <_dtoa_r+0x764>
 8007522:	42bb      	cmp	r3, r7
 8007524:	bfa8      	it	ge
 8007526:	463b      	movge	r3, r7
 8007528:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800752a:	eba9 0903 	sub.w	r9, r9, r3
 800752e:	1aff      	subs	r7, r7, r3
 8007530:	1ad3      	subs	r3, r2, r3
 8007532:	9309      	str	r3, [sp, #36]	; 0x24
 8007534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007536:	b1f3      	cbz	r3, 8007576 <_dtoa_r+0x7a6>
 8007538:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800753a:	2b00      	cmp	r3, #0
 800753c:	f000 80a0 	beq.w	8007680 <_dtoa_r+0x8b0>
 8007540:	2c00      	cmp	r4, #0
 8007542:	dd10      	ble.n	8007566 <_dtoa_r+0x796>
 8007544:	4631      	mov	r1, r6
 8007546:	4622      	mov	r2, r4
 8007548:	4628      	mov	r0, r5
 800754a:	f000 fcd5 	bl	8007ef8 <__pow5mult>
 800754e:	4652      	mov	r2, sl
 8007550:	4601      	mov	r1, r0
 8007552:	4606      	mov	r6, r0
 8007554:	4628      	mov	r0, r5
 8007556:	f000 fc27 	bl	8007da8 <__multiply>
 800755a:	4680      	mov	r8, r0
 800755c:	4651      	mov	r1, sl
 800755e:	4628      	mov	r0, r5
 8007560:	f000 fb56 	bl	8007c10 <_Bfree>
 8007564:	46c2      	mov	sl, r8
 8007566:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007568:	1b1a      	subs	r2, r3, r4
 800756a:	d004      	beq.n	8007576 <_dtoa_r+0x7a6>
 800756c:	4651      	mov	r1, sl
 800756e:	4628      	mov	r0, r5
 8007570:	f000 fcc2 	bl	8007ef8 <__pow5mult>
 8007574:	4682      	mov	sl, r0
 8007576:	2101      	movs	r1, #1
 8007578:	4628      	mov	r0, r5
 800757a:	f000 fbff 	bl	8007d7c <__i2b>
 800757e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007580:	4604      	mov	r4, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	f340 8082 	ble.w	800768c <_dtoa_r+0x8bc>
 8007588:	461a      	mov	r2, r3
 800758a:	4601      	mov	r1, r0
 800758c:	4628      	mov	r0, r5
 800758e:	f000 fcb3 	bl	8007ef8 <__pow5mult>
 8007592:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007594:	4604      	mov	r4, r0
 8007596:	2b01      	cmp	r3, #1
 8007598:	dd7b      	ble.n	8007692 <_dtoa_r+0x8c2>
 800759a:	f04f 0800 	mov.w	r8, #0
 800759e:	6923      	ldr	r3, [r4, #16]
 80075a0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80075a4:	6918      	ldr	r0, [r3, #16]
 80075a6:	f000 fb9b 	bl	8007ce0 <__hi0bits>
 80075aa:	f1c0 0020 	rsb	r0, r0, #32
 80075ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075b0:	4418      	add	r0, r3
 80075b2:	f010 001f 	ands.w	r0, r0, #31
 80075b6:	f000 8092 	beq.w	80076de <_dtoa_r+0x90e>
 80075ba:	f1c0 0320 	rsb	r3, r0, #32
 80075be:	2b04      	cmp	r3, #4
 80075c0:	f340 8085 	ble.w	80076ce <_dtoa_r+0x8fe>
 80075c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075c6:	f1c0 001c 	rsb	r0, r0, #28
 80075ca:	4403      	add	r3, r0
 80075cc:	4481      	add	r9, r0
 80075ce:	4407      	add	r7, r0
 80075d0:	9309      	str	r3, [sp, #36]	; 0x24
 80075d2:	f1b9 0f00 	cmp.w	r9, #0
 80075d6:	dd05      	ble.n	80075e4 <_dtoa_r+0x814>
 80075d8:	4651      	mov	r1, sl
 80075da:	464a      	mov	r2, r9
 80075dc:	4628      	mov	r0, r5
 80075de:	f000 fce5 	bl	8007fac <__lshift>
 80075e2:	4682      	mov	sl, r0
 80075e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	dd05      	ble.n	80075f6 <_dtoa_r+0x826>
 80075ea:	4621      	mov	r1, r4
 80075ec:	461a      	mov	r2, r3
 80075ee:	4628      	mov	r0, r5
 80075f0:	f000 fcdc 	bl	8007fac <__lshift>
 80075f4:	4604      	mov	r4, r0
 80075f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d072      	beq.n	80076e2 <_dtoa_r+0x912>
 80075fc:	4621      	mov	r1, r4
 80075fe:	4650      	mov	r0, sl
 8007600:	f000 fd40 	bl	8008084 <__mcmp>
 8007604:	2800      	cmp	r0, #0
 8007606:	da6c      	bge.n	80076e2 <_dtoa_r+0x912>
 8007608:	2300      	movs	r3, #0
 800760a:	4651      	mov	r1, sl
 800760c:	220a      	movs	r2, #10
 800760e:	4628      	mov	r0, r5
 8007610:	f000 fb20 	bl	8007c54 <__multadd>
 8007614:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007616:	4682      	mov	sl, r0
 8007618:	f10b 3bff 	add.w	fp, fp, #4294967295
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 81ac 	beq.w	800797a <_dtoa_r+0xbaa>
 8007622:	2300      	movs	r3, #0
 8007624:	4631      	mov	r1, r6
 8007626:	220a      	movs	r2, #10
 8007628:	4628      	mov	r0, r5
 800762a:	f000 fb13 	bl	8007c54 <__multadd>
 800762e:	9b06      	ldr	r3, [sp, #24]
 8007630:	4606      	mov	r6, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	f300 8093 	bgt.w	800775e <_dtoa_r+0x98e>
 8007638:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800763a:	2b02      	cmp	r3, #2
 800763c:	dc59      	bgt.n	80076f2 <_dtoa_r+0x922>
 800763e:	e08e      	b.n	800775e <_dtoa_r+0x98e>
 8007640:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007642:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007646:	e75d      	b.n	8007504 <_dtoa_r+0x734>
 8007648:	9b08      	ldr	r3, [sp, #32]
 800764a:	1e5c      	subs	r4, r3, #1
 800764c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800764e:	42a3      	cmp	r3, r4
 8007650:	bfbf      	itttt	lt
 8007652:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007654:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8007656:	1ae3      	sublt	r3, r4, r3
 8007658:	18d2      	addlt	r2, r2, r3
 800765a:	bfa8      	it	ge
 800765c:	1b1c      	subge	r4, r3, r4
 800765e:	9b08      	ldr	r3, [sp, #32]
 8007660:	bfbe      	ittt	lt
 8007662:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007664:	920e      	strlt	r2, [sp, #56]	; 0x38
 8007666:	2400      	movlt	r4, #0
 8007668:	2b00      	cmp	r3, #0
 800766a:	bfb5      	itete	lt
 800766c:	eba9 0703 	sublt.w	r7, r9, r3
 8007670:	464f      	movge	r7, r9
 8007672:	2300      	movlt	r3, #0
 8007674:	9b08      	ldrge	r3, [sp, #32]
 8007676:	e747      	b.n	8007508 <_dtoa_r+0x738>
 8007678:	464f      	mov	r7, r9
 800767a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800767c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800767e:	e74c      	b.n	800751a <_dtoa_r+0x74a>
 8007680:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007682:	e773      	b.n	800756c <_dtoa_r+0x79c>
 8007684:	3fe00000 	.word	0x3fe00000
 8007688:	40240000 	.word	0x40240000
 800768c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800768e:	2b01      	cmp	r3, #1
 8007690:	dc18      	bgt.n	80076c4 <_dtoa_r+0x8f4>
 8007692:	9b04      	ldr	r3, [sp, #16]
 8007694:	b9b3      	cbnz	r3, 80076c4 <_dtoa_r+0x8f4>
 8007696:	9b05      	ldr	r3, [sp, #20]
 8007698:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800769c:	b993      	cbnz	r3, 80076c4 <_dtoa_r+0x8f4>
 800769e:	9b05      	ldr	r3, [sp, #20]
 80076a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076a4:	0d1b      	lsrs	r3, r3, #20
 80076a6:	051b      	lsls	r3, r3, #20
 80076a8:	b17b      	cbz	r3, 80076ca <_dtoa_r+0x8fa>
 80076aa:	f04f 0801 	mov.w	r8, #1
 80076ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076b0:	f109 0901 	add.w	r9, r9, #1
 80076b4:	3301      	adds	r3, #1
 80076b6:	9309      	str	r3, [sp, #36]	; 0x24
 80076b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f47f af6f 	bne.w	800759e <_dtoa_r+0x7ce>
 80076c0:	2001      	movs	r0, #1
 80076c2:	e774      	b.n	80075ae <_dtoa_r+0x7de>
 80076c4:	f04f 0800 	mov.w	r8, #0
 80076c8:	e7f6      	b.n	80076b8 <_dtoa_r+0x8e8>
 80076ca:	4698      	mov	r8, r3
 80076cc:	e7f4      	b.n	80076b8 <_dtoa_r+0x8e8>
 80076ce:	d080      	beq.n	80075d2 <_dtoa_r+0x802>
 80076d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076d2:	331c      	adds	r3, #28
 80076d4:	441a      	add	r2, r3
 80076d6:	4499      	add	r9, r3
 80076d8:	441f      	add	r7, r3
 80076da:	9209      	str	r2, [sp, #36]	; 0x24
 80076dc:	e779      	b.n	80075d2 <_dtoa_r+0x802>
 80076de:	4603      	mov	r3, r0
 80076e0:	e7f6      	b.n	80076d0 <_dtoa_r+0x900>
 80076e2:	9b08      	ldr	r3, [sp, #32]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	dc34      	bgt.n	8007752 <_dtoa_r+0x982>
 80076e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	dd31      	ble.n	8007752 <_dtoa_r+0x982>
 80076ee:	9b08      	ldr	r3, [sp, #32]
 80076f0:	9306      	str	r3, [sp, #24]
 80076f2:	9b06      	ldr	r3, [sp, #24]
 80076f4:	b963      	cbnz	r3, 8007710 <_dtoa_r+0x940>
 80076f6:	4621      	mov	r1, r4
 80076f8:	2205      	movs	r2, #5
 80076fa:	4628      	mov	r0, r5
 80076fc:	f000 faaa 	bl	8007c54 <__multadd>
 8007700:	4601      	mov	r1, r0
 8007702:	4604      	mov	r4, r0
 8007704:	4650      	mov	r0, sl
 8007706:	f000 fcbd 	bl	8008084 <__mcmp>
 800770a:	2800      	cmp	r0, #0
 800770c:	f73f adbf 	bgt.w	800728e <_dtoa_r+0x4be>
 8007710:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007712:	9f03      	ldr	r7, [sp, #12]
 8007714:	ea6f 0b03 	mvn.w	fp, r3
 8007718:	f04f 0800 	mov.w	r8, #0
 800771c:	4621      	mov	r1, r4
 800771e:	4628      	mov	r0, r5
 8007720:	f000 fa76 	bl	8007c10 <_Bfree>
 8007724:	2e00      	cmp	r6, #0
 8007726:	f43f aead 	beq.w	8007484 <_dtoa_r+0x6b4>
 800772a:	f1b8 0f00 	cmp.w	r8, #0
 800772e:	d005      	beq.n	800773c <_dtoa_r+0x96c>
 8007730:	45b0      	cmp	r8, r6
 8007732:	d003      	beq.n	800773c <_dtoa_r+0x96c>
 8007734:	4641      	mov	r1, r8
 8007736:	4628      	mov	r0, r5
 8007738:	f000 fa6a 	bl	8007c10 <_Bfree>
 800773c:	4631      	mov	r1, r6
 800773e:	4628      	mov	r0, r5
 8007740:	f000 fa66 	bl	8007c10 <_Bfree>
 8007744:	e69e      	b.n	8007484 <_dtoa_r+0x6b4>
 8007746:	2400      	movs	r4, #0
 8007748:	4626      	mov	r6, r4
 800774a:	e7e1      	b.n	8007710 <_dtoa_r+0x940>
 800774c:	46c3      	mov	fp, r8
 800774e:	4626      	mov	r6, r4
 8007750:	e59d      	b.n	800728e <_dtoa_r+0x4be>
 8007752:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007754:	2b00      	cmp	r3, #0
 8007756:	f000 80c8 	beq.w	80078ea <_dtoa_r+0xb1a>
 800775a:	9b08      	ldr	r3, [sp, #32]
 800775c:	9306      	str	r3, [sp, #24]
 800775e:	2f00      	cmp	r7, #0
 8007760:	dd05      	ble.n	800776e <_dtoa_r+0x99e>
 8007762:	4631      	mov	r1, r6
 8007764:	463a      	mov	r2, r7
 8007766:	4628      	mov	r0, r5
 8007768:	f000 fc20 	bl	8007fac <__lshift>
 800776c:	4606      	mov	r6, r0
 800776e:	f1b8 0f00 	cmp.w	r8, #0
 8007772:	d05b      	beq.n	800782c <_dtoa_r+0xa5c>
 8007774:	4628      	mov	r0, r5
 8007776:	6871      	ldr	r1, [r6, #4]
 8007778:	f000 fa0a 	bl	8007b90 <_Balloc>
 800777c:	4607      	mov	r7, r0
 800777e:	b928      	cbnz	r0, 800778c <_dtoa_r+0x9bc>
 8007780:	4602      	mov	r2, r0
 8007782:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007786:	4b81      	ldr	r3, [pc, #516]	; (800798c <_dtoa_r+0xbbc>)
 8007788:	f7ff bb36 	b.w	8006df8 <_dtoa_r+0x28>
 800778c:	6932      	ldr	r2, [r6, #16]
 800778e:	f106 010c 	add.w	r1, r6, #12
 8007792:	3202      	adds	r2, #2
 8007794:	0092      	lsls	r2, r2, #2
 8007796:	300c      	adds	r0, #12
 8007798:	f000 ff9e 	bl	80086d8 <memcpy>
 800779c:	2201      	movs	r2, #1
 800779e:	4639      	mov	r1, r7
 80077a0:	4628      	mov	r0, r5
 80077a2:	f000 fc03 	bl	8007fac <__lshift>
 80077a6:	46b0      	mov	r8, r6
 80077a8:	4606      	mov	r6, r0
 80077aa:	9b03      	ldr	r3, [sp, #12]
 80077ac:	9a03      	ldr	r2, [sp, #12]
 80077ae:	3301      	adds	r3, #1
 80077b0:	9308      	str	r3, [sp, #32]
 80077b2:	9b06      	ldr	r3, [sp, #24]
 80077b4:	4413      	add	r3, r2
 80077b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80077b8:	9b04      	ldr	r3, [sp, #16]
 80077ba:	f003 0301 	and.w	r3, r3, #1
 80077be:	930a      	str	r3, [sp, #40]	; 0x28
 80077c0:	9b08      	ldr	r3, [sp, #32]
 80077c2:	4621      	mov	r1, r4
 80077c4:	3b01      	subs	r3, #1
 80077c6:	4650      	mov	r0, sl
 80077c8:	9304      	str	r3, [sp, #16]
 80077ca:	f7ff fa76 	bl	8006cba <quorem>
 80077ce:	4641      	mov	r1, r8
 80077d0:	9006      	str	r0, [sp, #24]
 80077d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80077d6:	4650      	mov	r0, sl
 80077d8:	f000 fc54 	bl	8008084 <__mcmp>
 80077dc:	4632      	mov	r2, r6
 80077de:	9009      	str	r0, [sp, #36]	; 0x24
 80077e0:	4621      	mov	r1, r4
 80077e2:	4628      	mov	r0, r5
 80077e4:	f000 fc6a 	bl	80080bc <__mdiff>
 80077e8:	68c2      	ldr	r2, [r0, #12]
 80077ea:	4607      	mov	r7, r0
 80077ec:	bb02      	cbnz	r2, 8007830 <_dtoa_r+0xa60>
 80077ee:	4601      	mov	r1, r0
 80077f0:	4650      	mov	r0, sl
 80077f2:	f000 fc47 	bl	8008084 <__mcmp>
 80077f6:	4602      	mov	r2, r0
 80077f8:	4639      	mov	r1, r7
 80077fa:	4628      	mov	r0, r5
 80077fc:	920c      	str	r2, [sp, #48]	; 0x30
 80077fe:	f000 fa07 	bl	8007c10 <_Bfree>
 8007802:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007806:	9f08      	ldr	r7, [sp, #32]
 8007808:	ea43 0102 	orr.w	r1, r3, r2
 800780c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800780e:	4319      	orrs	r1, r3
 8007810:	d110      	bne.n	8007834 <_dtoa_r+0xa64>
 8007812:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007816:	d029      	beq.n	800786c <_dtoa_r+0xa9c>
 8007818:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800781a:	2b00      	cmp	r3, #0
 800781c:	dd02      	ble.n	8007824 <_dtoa_r+0xa54>
 800781e:	9b06      	ldr	r3, [sp, #24]
 8007820:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007824:	9b04      	ldr	r3, [sp, #16]
 8007826:	f883 9000 	strb.w	r9, [r3]
 800782a:	e777      	b.n	800771c <_dtoa_r+0x94c>
 800782c:	4630      	mov	r0, r6
 800782e:	e7ba      	b.n	80077a6 <_dtoa_r+0x9d6>
 8007830:	2201      	movs	r2, #1
 8007832:	e7e1      	b.n	80077f8 <_dtoa_r+0xa28>
 8007834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007836:	2b00      	cmp	r3, #0
 8007838:	db04      	blt.n	8007844 <_dtoa_r+0xa74>
 800783a:	9922      	ldr	r1, [sp, #136]	; 0x88
 800783c:	430b      	orrs	r3, r1
 800783e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007840:	430b      	orrs	r3, r1
 8007842:	d120      	bne.n	8007886 <_dtoa_r+0xab6>
 8007844:	2a00      	cmp	r2, #0
 8007846:	dded      	ble.n	8007824 <_dtoa_r+0xa54>
 8007848:	4651      	mov	r1, sl
 800784a:	2201      	movs	r2, #1
 800784c:	4628      	mov	r0, r5
 800784e:	f000 fbad 	bl	8007fac <__lshift>
 8007852:	4621      	mov	r1, r4
 8007854:	4682      	mov	sl, r0
 8007856:	f000 fc15 	bl	8008084 <__mcmp>
 800785a:	2800      	cmp	r0, #0
 800785c:	dc03      	bgt.n	8007866 <_dtoa_r+0xa96>
 800785e:	d1e1      	bne.n	8007824 <_dtoa_r+0xa54>
 8007860:	f019 0f01 	tst.w	r9, #1
 8007864:	d0de      	beq.n	8007824 <_dtoa_r+0xa54>
 8007866:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800786a:	d1d8      	bne.n	800781e <_dtoa_r+0xa4e>
 800786c:	2339      	movs	r3, #57	; 0x39
 800786e:	9a04      	ldr	r2, [sp, #16]
 8007870:	7013      	strb	r3, [r2, #0]
 8007872:	463b      	mov	r3, r7
 8007874:	461f      	mov	r7, r3
 8007876:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800787a:	3b01      	subs	r3, #1
 800787c:	2a39      	cmp	r2, #57	; 0x39
 800787e:	d06b      	beq.n	8007958 <_dtoa_r+0xb88>
 8007880:	3201      	adds	r2, #1
 8007882:	701a      	strb	r2, [r3, #0]
 8007884:	e74a      	b.n	800771c <_dtoa_r+0x94c>
 8007886:	2a00      	cmp	r2, #0
 8007888:	dd07      	ble.n	800789a <_dtoa_r+0xaca>
 800788a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800788e:	d0ed      	beq.n	800786c <_dtoa_r+0xa9c>
 8007890:	9a04      	ldr	r2, [sp, #16]
 8007892:	f109 0301 	add.w	r3, r9, #1
 8007896:	7013      	strb	r3, [r2, #0]
 8007898:	e740      	b.n	800771c <_dtoa_r+0x94c>
 800789a:	9b08      	ldr	r3, [sp, #32]
 800789c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800789e:	f803 9c01 	strb.w	r9, [r3, #-1]
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d042      	beq.n	800792c <_dtoa_r+0xb5c>
 80078a6:	4651      	mov	r1, sl
 80078a8:	2300      	movs	r3, #0
 80078aa:	220a      	movs	r2, #10
 80078ac:	4628      	mov	r0, r5
 80078ae:	f000 f9d1 	bl	8007c54 <__multadd>
 80078b2:	45b0      	cmp	r8, r6
 80078b4:	4682      	mov	sl, r0
 80078b6:	f04f 0300 	mov.w	r3, #0
 80078ba:	f04f 020a 	mov.w	r2, #10
 80078be:	4641      	mov	r1, r8
 80078c0:	4628      	mov	r0, r5
 80078c2:	d107      	bne.n	80078d4 <_dtoa_r+0xb04>
 80078c4:	f000 f9c6 	bl	8007c54 <__multadd>
 80078c8:	4680      	mov	r8, r0
 80078ca:	4606      	mov	r6, r0
 80078cc:	9b08      	ldr	r3, [sp, #32]
 80078ce:	3301      	adds	r3, #1
 80078d0:	9308      	str	r3, [sp, #32]
 80078d2:	e775      	b.n	80077c0 <_dtoa_r+0x9f0>
 80078d4:	f000 f9be 	bl	8007c54 <__multadd>
 80078d8:	4631      	mov	r1, r6
 80078da:	4680      	mov	r8, r0
 80078dc:	2300      	movs	r3, #0
 80078de:	220a      	movs	r2, #10
 80078e0:	4628      	mov	r0, r5
 80078e2:	f000 f9b7 	bl	8007c54 <__multadd>
 80078e6:	4606      	mov	r6, r0
 80078e8:	e7f0      	b.n	80078cc <_dtoa_r+0xafc>
 80078ea:	9b08      	ldr	r3, [sp, #32]
 80078ec:	9306      	str	r3, [sp, #24]
 80078ee:	9f03      	ldr	r7, [sp, #12]
 80078f0:	4621      	mov	r1, r4
 80078f2:	4650      	mov	r0, sl
 80078f4:	f7ff f9e1 	bl	8006cba <quorem>
 80078f8:	9b03      	ldr	r3, [sp, #12]
 80078fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80078fe:	f807 9b01 	strb.w	r9, [r7], #1
 8007902:	1afa      	subs	r2, r7, r3
 8007904:	9b06      	ldr	r3, [sp, #24]
 8007906:	4293      	cmp	r3, r2
 8007908:	dd07      	ble.n	800791a <_dtoa_r+0xb4a>
 800790a:	4651      	mov	r1, sl
 800790c:	2300      	movs	r3, #0
 800790e:	220a      	movs	r2, #10
 8007910:	4628      	mov	r0, r5
 8007912:	f000 f99f 	bl	8007c54 <__multadd>
 8007916:	4682      	mov	sl, r0
 8007918:	e7ea      	b.n	80078f0 <_dtoa_r+0xb20>
 800791a:	9b06      	ldr	r3, [sp, #24]
 800791c:	f04f 0800 	mov.w	r8, #0
 8007920:	2b00      	cmp	r3, #0
 8007922:	bfcc      	ite	gt
 8007924:	461f      	movgt	r7, r3
 8007926:	2701      	movle	r7, #1
 8007928:	9b03      	ldr	r3, [sp, #12]
 800792a:	441f      	add	r7, r3
 800792c:	4651      	mov	r1, sl
 800792e:	2201      	movs	r2, #1
 8007930:	4628      	mov	r0, r5
 8007932:	f000 fb3b 	bl	8007fac <__lshift>
 8007936:	4621      	mov	r1, r4
 8007938:	4682      	mov	sl, r0
 800793a:	f000 fba3 	bl	8008084 <__mcmp>
 800793e:	2800      	cmp	r0, #0
 8007940:	dc97      	bgt.n	8007872 <_dtoa_r+0xaa2>
 8007942:	d102      	bne.n	800794a <_dtoa_r+0xb7a>
 8007944:	f019 0f01 	tst.w	r9, #1
 8007948:	d193      	bne.n	8007872 <_dtoa_r+0xaa2>
 800794a:	463b      	mov	r3, r7
 800794c:	461f      	mov	r7, r3
 800794e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007952:	2a30      	cmp	r2, #48	; 0x30
 8007954:	d0fa      	beq.n	800794c <_dtoa_r+0xb7c>
 8007956:	e6e1      	b.n	800771c <_dtoa_r+0x94c>
 8007958:	9a03      	ldr	r2, [sp, #12]
 800795a:	429a      	cmp	r2, r3
 800795c:	d18a      	bne.n	8007874 <_dtoa_r+0xaa4>
 800795e:	2331      	movs	r3, #49	; 0x31
 8007960:	f10b 0b01 	add.w	fp, fp, #1
 8007964:	e797      	b.n	8007896 <_dtoa_r+0xac6>
 8007966:	4b0a      	ldr	r3, [pc, #40]	; (8007990 <_dtoa_r+0xbc0>)
 8007968:	f7ff ba9f 	b.w	8006eaa <_dtoa_r+0xda>
 800796c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800796e:	2b00      	cmp	r3, #0
 8007970:	f47f aa77 	bne.w	8006e62 <_dtoa_r+0x92>
 8007974:	4b07      	ldr	r3, [pc, #28]	; (8007994 <_dtoa_r+0xbc4>)
 8007976:	f7ff ba98 	b.w	8006eaa <_dtoa_r+0xda>
 800797a:	9b06      	ldr	r3, [sp, #24]
 800797c:	2b00      	cmp	r3, #0
 800797e:	dcb6      	bgt.n	80078ee <_dtoa_r+0xb1e>
 8007980:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007982:	2b02      	cmp	r3, #2
 8007984:	f73f aeb5 	bgt.w	80076f2 <_dtoa_r+0x922>
 8007988:	e7b1      	b.n	80078ee <_dtoa_r+0xb1e>
 800798a:	bf00      	nop
 800798c:	08008fe8 	.word	0x08008fe8
 8007990:	08008f48 	.word	0x08008f48
 8007994:	08008f6c 	.word	0x08008f6c

08007998 <_free_r>:
 8007998:	b538      	push	{r3, r4, r5, lr}
 800799a:	4605      	mov	r5, r0
 800799c:	2900      	cmp	r1, #0
 800799e:	d040      	beq.n	8007a22 <_free_r+0x8a>
 80079a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079a4:	1f0c      	subs	r4, r1, #4
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	bfb8      	it	lt
 80079aa:	18e4      	addlt	r4, r4, r3
 80079ac:	f000 f8e4 	bl	8007b78 <__malloc_lock>
 80079b0:	4a1c      	ldr	r2, [pc, #112]	; (8007a24 <_free_r+0x8c>)
 80079b2:	6813      	ldr	r3, [r2, #0]
 80079b4:	b933      	cbnz	r3, 80079c4 <_free_r+0x2c>
 80079b6:	6063      	str	r3, [r4, #4]
 80079b8:	6014      	str	r4, [r2, #0]
 80079ba:	4628      	mov	r0, r5
 80079bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80079c0:	f000 b8e0 	b.w	8007b84 <__malloc_unlock>
 80079c4:	42a3      	cmp	r3, r4
 80079c6:	d908      	bls.n	80079da <_free_r+0x42>
 80079c8:	6820      	ldr	r0, [r4, #0]
 80079ca:	1821      	adds	r1, r4, r0
 80079cc:	428b      	cmp	r3, r1
 80079ce:	bf01      	itttt	eq
 80079d0:	6819      	ldreq	r1, [r3, #0]
 80079d2:	685b      	ldreq	r3, [r3, #4]
 80079d4:	1809      	addeq	r1, r1, r0
 80079d6:	6021      	streq	r1, [r4, #0]
 80079d8:	e7ed      	b.n	80079b6 <_free_r+0x1e>
 80079da:	461a      	mov	r2, r3
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	b10b      	cbz	r3, 80079e4 <_free_r+0x4c>
 80079e0:	42a3      	cmp	r3, r4
 80079e2:	d9fa      	bls.n	80079da <_free_r+0x42>
 80079e4:	6811      	ldr	r1, [r2, #0]
 80079e6:	1850      	adds	r0, r2, r1
 80079e8:	42a0      	cmp	r0, r4
 80079ea:	d10b      	bne.n	8007a04 <_free_r+0x6c>
 80079ec:	6820      	ldr	r0, [r4, #0]
 80079ee:	4401      	add	r1, r0
 80079f0:	1850      	adds	r0, r2, r1
 80079f2:	4283      	cmp	r3, r0
 80079f4:	6011      	str	r1, [r2, #0]
 80079f6:	d1e0      	bne.n	80079ba <_free_r+0x22>
 80079f8:	6818      	ldr	r0, [r3, #0]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	4408      	add	r0, r1
 80079fe:	6010      	str	r0, [r2, #0]
 8007a00:	6053      	str	r3, [r2, #4]
 8007a02:	e7da      	b.n	80079ba <_free_r+0x22>
 8007a04:	d902      	bls.n	8007a0c <_free_r+0x74>
 8007a06:	230c      	movs	r3, #12
 8007a08:	602b      	str	r3, [r5, #0]
 8007a0a:	e7d6      	b.n	80079ba <_free_r+0x22>
 8007a0c:	6820      	ldr	r0, [r4, #0]
 8007a0e:	1821      	adds	r1, r4, r0
 8007a10:	428b      	cmp	r3, r1
 8007a12:	bf01      	itttt	eq
 8007a14:	6819      	ldreq	r1, [r3, #0]
 8007a16:	685b      	ldreq	r3, [r3, #4]
 8007a18:	1809      	addeq	r1, r1, r0
 8007a1a:	6021      	streq	r1, [r4, #0]
 8007a1c:	6063      	str	r3, [r4, #4]
 8007a1e:	6054      	str	r4, [r2, #4]
 8007a20:	e7cb      	b.n	80079ba <_free_r+0x22>
 8007a22:	bd38      	pop	{r3, r4, r5, pc}
 8007a24:	200004dc 	.word	0x200004dc

08007a28 <malloc>:
 8007a28:	4b02      	ldr	r3, [pc, #8]	; (8007a34 <malloc+0xc>)
 8007a2a:	4601      	mov	r1, r0
 8007a2c:	6818      	ldr	r0, [r3, #0]
 8007a2e:	f000 b823 	b.w	8007a78 <_malloc_r>
 8007a32:	bf00      	nop
 8007a34:	20000068 	.word	0x20000068

08007a38 <sbrk_aligned>:
 8007a38:	b570      	push	{r4, r5, r6, lr}
 8007a3a:	4e0e      	ldr	r6, [pc, #56]	; (8007a74 <sbrk_aligned+0x3c>)
 8007a3c:	460c      	mov	r4, r1
 8007a3e:	6831      	ldr	r1, [r6, #0]
 8007a40:	4605      	mov	r5, r0
 8007a42:	b911      	cbnz	r1, 8007a4a <sbrk_aligned+0x12>
 8007a44:	f000 fe38 	bl	80086b8 <_sbrk_r>
 8007a48:	6030      	str	r0, [r6, #0]
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 fe33 	bl	80086b8 <_sbrk_r>
 8007a52:	1c43      	adds	r3, r0, #1
 8007a54:	d00a      	beq.n	8007a6c <sbrk_aligned+0x34>
 8007a56:	1cc4      	adds	r4, r0, #3
 8007a58:	f024 0403 	bic.w	r4, r4, #3
 8007a5c:	42a0      	cmp	r0, r4
 8007a5e:	d007      	beq.n	8007a70 <sbrk_aligned+0x38>
 8007a60:	1a21      	subs	r1, r4, r0
 8007a62:	4628      	mov	r0, r5
 8007a64:	f000 fe28 	bl	80086b8 <_sbrk_r>
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d101      	bne.n	8007a70 <sbrk_aligned+0x38>
 8007a6c:	f04f 34ff 	mov.w	r4, #4294967295
 8007a70:	4620      	mov	r0, r4
 8007a72:	bd70      	pop	{r4, r5, r6, pc}
 8007a74:	200004e0 	.word	0x200004e0

08007a78 <_malloc_r>:
 8007a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a7c:	1ccd      	adds	r5, r1, #3
 8007a7e:	f025 0503 	bic.w	r5, r5, #3
 8007a82:	3508      	adds	r5, #8
 8007a84:	2d0c      	cmp	r5, #12
 8007a86:	bf38      	it	cc
 8007a88:	250c      	movcc	r5, #12
 8007a8a:	2d00      	cmp	r5, #0
 8007a8c:	4607      	mov	r7, r0
 8007a8e:	db01      	blt.n	8007a94 <_malloc_r+0x1c>
 8007a90:	42a9      	cmp	r1, r5
 8007a92:	d905      	bls.n	8007aa0 <_malloc_r+0x28>
 8007a94:	230c      	movs	r3, #12
 8007a96:	2600      	movs	r6, #0
 8007a98:	603b      	str	r3, [r7, #0]
 8007a9a:	4630      	mov	r0, r6
 8007a9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007aa0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007b74 <_malloc_r+0xfc>
 8007aa4:	f000 f868 	bl	8007b78 <__malloc_lock>
 8007aa8:	f8d8 3000 	ldr.w	r3, [r8]
 8007aac:	461c      	mov	r4, r3
 8007aae:	bb5c      	cbnz	r4, 8007b08 <_malloc_r+0x90>
 8007ab0:	4629      	mov	r1, r5
 8007ab2:	4638      	mov	r0, r7
 8007ab4:	f7ff ffc0 	bl	8007a38 <sbrk_aligned>
 8007ab8:	1c43      	adds	r3, r0, #1
 8007aba:	4604      	mov	r4, r0
 8007abc:	d155      	bne.n	8007b6a <_malloc_r+0xf2>
 8007abe:	f8d8 4000 	ldr.w	r4, [r8]
 8007ac2:	4626      	mov	r6, r4
 8007ac4:	2e00      	cmp	r6, #0
 8007ac6:	d145      	bne.n	8007b54 <_malloc_r+0xdc>
 8007ac8:	2c00      	cmp	r4, #0
 8007aca:	d048      	beq.n	8007b5e <_malloc_r+0xe6>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	4631      	mov	r1, r6
 8007ad0:	4638      	mov	r0, r7
 8007ad2:	eb04 0903 	add.w	r9, r4, r3
 8007ad6:	f000 fdef 	bl	80086b8 <_sbrk_r>
 8007ada:	4581      	cmp	r9, r0
 8007adc:	d13f      	bne.n	8007b5e <_malloc_r+0xe6>
 8007ade:	6821      	ldr	r1, [r4, #0]
 8007ae0:	4638      	mov	r0, r7
 8007ae2:	1a6d      	subs	r5, r5, r1
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	f7ff ffa7 	bl	8007a38 <sbrk_aligned>
 8007aea:	3001      	adds	r0, #1
 8007aec:	d037      	beq.n	8007b5e <_malloc_r+0xe6>
 8007aee:	6823      	ldr	r3, [r4, #0]
 8007af0:	442b      	add	r3, r5
 8007af2:	6023      	str	r3, [r4, #0]
 8007af4:	f8d8 3000 	ldr.w	r3, [r8]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d038      	beq.n	8007b6e <_malloc_r+0xf6>
 8007afc:	685a      	ldr	r2, [r3, #4]
 8007afe:	42a2      	cmp	r2, r4
 8007b00:	d12b      	bne.n	8007b5a <_malloc_r+0xe2>
 8007b02:	2200      	movs	r2, #0
 8007b04:	605a      	str	r2, [r3, #4]
 8007b06:	e00f      	b.n	8007b28 <_malloc_r+0xb0>
 8007b08:	6822      	ldr	r2, [r4, #0]
 8007b0a:	1b52      	subs	r2, r2, r5
 8007b0c:	d41f      	bmi.n	8007b4e <_malloc_r+0xd6>
 8007b0e:	2a0b      	cmp	r2, #11
 8007b10:	d917      	bls.n	8007b42 <_malloc_r+0xca>
 8007b12:	1961      	adds	r1, r4, r5
 8007b14:	42a3      	cmp	r3, r4
 8007b16:	6025      	str	r5, [r4, #0]
 8007b18:	bf18      	it	ne
 8007b1a:	6059      	strne	r1, [r3, #4]
 8007b1c:	6863      	ldr	r3, [r4, #4]
 8007b1e:	bf08      	it	eq
 8007b20:	f8c8 1000 	streq.w	r1, [r8]
 8007b24:	5162      	str	r2, [r4, r5]
 8007b26:	604b      	str	r3, [r1, #4]
 8007b28:	4638      	mov	r0, r7
 8007b2a:	f104 060b 	add.w	r6, r4, #11
 8007b2e:	f000 f829 	bl	8007b84 <__malloc_unlock>
 8007b32:	f026 0607 	bic.w	r6, r6, #7
 8007b36:	1d23      	adds	r3, r4, #4
 8007b38:	1af2      	subs	r2, r6, r3
 8007b3a:	d0ae      	beq.n	8007a9a <_malloc_r+0x22>
 8007b3c:	1b9b      	subs	r3, r3, r6
 8007b3e:	50a3      	str	r3, [r4, r2]
 8007b40:	e7ab      	b.n	8007a9a <_malloc_r+0x22>
 8007b42:	42a3      	cmp	r3, r4
 8007b44:	6862      	ldr	r2, [r4, #4]
 8007b46:	d1dd      	bne.n	8007b04 <_malloc_r+0x8c>
 8007b48:	f8c8 2000 	str.w	r2, [r8]
 8007b4c:	e7ec      	b.n	8007b28 <_malloc_r+0xb0>
 8007b4e:	4623      	mov	r3, r4
 8007b50:	6864      	ldr	r4, [r4, #4]
 8007b52:	e7ac      	b.n	8007aae <_malloc_r+0x36>
 8007b54:	4634      	mov	r4, r6
 8007b56:	6876      	ldr	r6, [r6, #4]
 8007b58:	e7b4      	b.n	8007ac4 <_malloc_r+0x4c>
 8007b5a:	4613      	mov	r3, r2
 8007b5c:	e7cc      	b.n	8007af8 <_malloc_r+0x80>
 8007b5e:	230c      	movs	r3, #12
 8007b60:	4638      	mov	r0, r7
 8007b62:	603b      	str	r3, [r7, #0]
 8007b64:	f000 f80e 	bl	8007b84 <__malloc_unlock>
 8007b68:	e797      	b.n	8007a9a <_malloc_r+0x22>
 8007b6a:	6025      	str	r5, [r4, #0]
 8007b6c:	e7dc      	b.n	8007b28 <_malloc_r+0xb0>
 8007b6e:	605b      	str	r3, [r3, #4]
 8007b70:	deff      	udf	#255	; 0xff
 8007b72:	bf00      	nop
 8007b74:	200004dc 	.word	0x200004dc

08007b78 <__malloc_lock>:
 8007b78:	4801      	ldr	r0, [pc, #4]	; (8007b80 <__malloc_lock+0x8>)
 8007b7a:	f7ff b88e 	b.w	8006c9a <__retarget_lock_acquire_recursive>
 8007b7e:	bf00      	nop
 8007b80:	200004d8 	.word	0x200004d8

08007b84 <__malloc_unlock>:
 8007b84:	4801      	ldr	r0, [pc, #4]	; (8007b8c <__malloc_unlock+0x8>)
 8007b86:	f7ff b889 	b.w	8006c9c <__retarget_lock_release_recursive>
 8007b8a:	bf00      	nop
 8007b8c:	200004d8 	.word	0x200004d8

08007b90 <_Balloc>:
 8007b90:	b570      	push	{r4, r5, r6, lr}
 8007b92:	69c6      	ldr	r6, [r0, #28]
 8007b94:	4604      	mov	r4, r0
 8007b96:	460d      	mov	r5, r1
 8007b98:	b976      	cbnz	r6, 8007bb8 <_Balloc+0x28>
 8007b9a:	2010      	movs	r0, #16
 8007b9c:	f7ff ff44 	bl	8007a28 <malloc>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	61e0      	str	r0, [r4, #28]
 8007ba4:	b920      	cbnz	r0, 8007bb0 <_Balloc+0x20>
 8007ba6:	216b      	movs	r1, #107	; 0x6b
 8007ba8:	4b17      	ldr	r3, [pc, #92]	; (8007c08 <_Balloc+0x78>)
 8007baa:	4818      	ldr	r0, [pc, #96]	; (8007c0c <_Balloc+0x7c>)
 8007bac:	f000 fda2 	bl	80086f4 <__assert_func>
 8007bb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bb4:	6006      	str	r6, [r0, #0]
 8007bb6:	60c6      	str	r6, [r0, #12]
 8007bb8:	69e6      	ldr	r6, [r4, #28]
 8007bba:	68f3      	ldr	r3, [r6, #12]
 8007bbc:	b183      	cbz	r3, 8007be0 <_Balloc+0x50>
 8007bbe:	69e3      	ldr	r3, [r4, #28]
 8007bc0:	68db      	ldr	r3, [r3, #12]
 8007bc2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007bc6:	b9b8      	cbnz	r0, 8007bf8 <_Balloc+0x68>
 8007bc8:	2101      	movs	r1, #1
 8007bca:	fa01 f605 	lsl.w	r6, r1, r5
 8007bce:	1d72      	adds	r2, r6, #5
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	0092      	lsls	r2, r2, #2
 8007bd4:	f000 fdac 	bl	8008730 <_calloc_r>
 8007bd8:	b160      	cbz	r0, 8007bf4 <_Balloc+0x64>
 8007bda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007bde:	e00e      	b.n	8007bfe <_Balloc+0x6e>
 8007be0:	2221      	movs	r2, #33	; 0x21
 8007be2:	2104      	movs	r1, #4
 8007be4:	4620      	mov	r0, r4
 8007be6:	f000 fda3 	bl	8008730 <_calloc_r>
 8007bea:	69e3      	ldr	r3, [r4, #28]
 8007bec:	60f0      	str	r0, [r6, #12]
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d1e4      	bne.n	8007bbe <_Balloc+0x2e>
 8007bf4:	2000      	movs	r0, #0
 8007bf6:	bd70      	pop	{r4, r5, r6, pc}
 8007bf8:	6802      	ldr	r2, [r0, #0]
 8007bfa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bfe:	2300      	movs	r3, #0
 8007c00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c04:	e7f7      	b.n	8007bf6 <_Balloc+0x66>
 8007c06:	bf00      	nop
 8007c08:	08008f79 	.word	0x08008f79
 8007c0c:	08008ff9 	.word	0x08008ff9

08007c10 <_Bfree>:
 8007c10:	b570      	push	{r4, r5, r6, lr}
 8007c12:	69c6      	ldr	r6, [r0, #28]
 8007c14:	4605      	mov	r5, r0
 8007c16:	460c      	mov	r4, r1
 8007c18:	b976      	cbnz	r6, 8007c38 <_Bfree+0x28>
 8007c1a:	2010      	movs	r0, #16
 8007c1c:	f7ff ff04 	bl	8007a28 <malloc>
 8007c20:	4602      	mov	r2, r0
 8007c22:	61e8      	str	r0, [r5, #28]
 8007c24:	b920      	cbnz	r0, 8007c30 <_Bfree+0x20>
 8007c26:	218f      	movs	r1, #143	; 0x8f
 8007c28:	4b08      	ldr	r3, [pc, #32]	; (8007c4c <_Bfree+0x3c>)
 8007c2a:	4809      	ldr	r0, [pc, #36]	; (8007c50 <_Bfree+0x40>)
 8007c2c:	f000 fd62 	bl	80086f4 <__assert_func>
 8007c30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c34:	6006      	str	r6, [r0, #0]
 8007c36:	60c6      	str	r6, [r0, #12]
 8007c38:	b13c      	cbz	r4, 8007c4a <_Bfree+0x3a>
 8007c3a:	69eb      	ldr	r3, [r5, #28]
 8007c3c:	6862      	ldr	r2, [r4, #4]
 8007c3e:	68db      	ldr	r3, [r3, #12]
 8007c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007c44:	6021      	str	r1, [r4, #0]
 8007c46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c4a:	bd70      	pop	{r4, r5, r6, pc}
 8007c4c:	08008f79 	.word	0x08008f79
 8007c50:	08008ff9 	.word	0x08008ff9

08007c54 <__multadd>:
 8007c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c58:	4607      	mov	r7, r0
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	461e      	mov	r6, r3
 8007c5e:	2000      	movs	r0, #0
 8007c60:	690d      	ldr	r5, [r1, #16]
 8007c62:	f101 0c14 	add.w	ip, r1, #20
 8007c66:	f8dc 3000 	ldr.w	r3, [ip]
 8007c6a:	3001      	adds	r0, #1
 8007c6c:	b299      	uxth	r1, r3
 8007c6e:	fb02 6101 	mla	r1, r2, r1, r6
 8007c72:	0c1e      	lsrs	r6, r3, #16
 8007c74:	0c0b      	lsrs	r3, r1, #16
 8007c76:	fb02 3306 	mla	r3, r2, r6, r3
 8007c7a:	b289      	uxth	r1, r1
 8007c7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c80:	4285      	cmp	r5, r0
 8007c82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c86:	f84c 1b04 	str.w	r1, [ip], #4
 8007c8a:	dcec      	bgt.n	8007c66 <__multadd+0x12>
 8007c8c:	b30e      	cbz	r6, 8007cd2 <__multadd+0x7e>
 8007c8e:	68a3      	ldr	r3, [r4, #8]
 8007c90:	42ab      	cmp	r3, r5
 8007c92:	dc19      	bgt.n	8007cc8 <__multadd+0x74>
 8007c94:	6861      	ldr	r1, [r4, #4]
 8007c96:	4638      	mov	r0, r7
 8007c98:	3101      	adds	r1, #1
 8007c9a:	f7ff ff79 	bl	8007b90 <_Balloc>
 8007c9e:	4680      	mov	r8, r0
 8007ca0:	b928      	cbnz	r0, 8007cae <__multadd+0x5a>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	21ba      	movs	r1, #186	; 0xba
 8007ca6:	4b0c      	ldr	r3, [pc, #48]	; (8007cd8 <__multadd+0x84>)
 8007ca8:	480c      	ldr	r0, [pc, #48]	; (8007cdc <__multadd+0x88>)
 8007caa:	f000 fd23 	bl	80086f4 <__assert_func>
 8007cae:	6922      	ldr	r2, [r4, #16]
 8007cb0:	f104 010c 	add.w	r1, r4, #12
 8007cb4:	3202      	adds	r2, #2
 8007cb6:	0092      	lsls	r2, r2, #2
 8007cb8:	300c      	adds	r0, #12
 8007cba:	f000 fd0d 	bl	80086d8 <memcpy>
 8007cbe:	4621      	mov	r1, r4
 8007cc0:	4638      	mov	r0, r7
 8007cc2:	f7ff ffa5 	bl	8007c10 <_Bfree>
 8007cc6:	4644      	mov	r4, r8
 8007cc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ccc:	3501      	adds	r5, #1
 8007cce:	615e      	str	r6, [r3, #20]
 8007cd0:	6125      	str	r5, [r4, #16]
 8007cd2:	4620      	mov	r0, r4
 8007cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007cd8:	08008fe8 	.word	0x08008fe8
 8007cdc:	08008ff9 	.word	0x08008ff9

08007ce0 <__hi0bits>:
 8007ce0:	0c02      	lsrs	r2, r0, #16
 8007ce2:	0412      	lsls	r2, r2, #16
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	b9ca      	cbnz	r2, 8007d1c <__hi0bits+0x3c>
 8007ce8:	0403      	lsls	r3, r0, #16
 8007cea:	2010      	movs	r0, #16
 8007cec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007cf0:	bf04      	itt	eq
 8007cf2:	021b      	lsleq	r3, r3, #8
 8007cf4:	3008      	addeq	r0, #8
 8007cf6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007cfa:	bf04      	itt	eq
 8007cfc:	011b      	lsleq	r3, r3, #4
 8007cfe:	3004      	addeq	r0, #4
 8007d00:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007d04:	bf04      	itt	eq
 8007d06:	009b      	lsleq	r3, r3, #2
 8007d08:	3002      	addeq	r0, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	db05      	blt.n	8007d1a <__hi0bits+0x3a>
 8007d0e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007d12:	f100 0001 	add.w	r0, r0, #1
 8007d16:	bf08      	it	eq
 8007d18:	2020      	moveq	r0, #32
 8007d1a:	4770      	bx	lr
 8007d1c:	2000      	movs	r0, #0
 8007d1e:	e7e5      	b.n	8007cec <__hi0bits+0xc>

08007d20 <__lo0bits>:
 8007d20:	6803      	ldr	r3, [r0, #0]
 8007d22:	4602      	mov	r2, r0
 8007d24:	f013 0007 	ands.w	r0, r3, #7
 8007d28:	d00b      	beq.n	8007d42 <__lo0bits+0x22>
 8007d2a:	07d9      	lsls	r1, r3, #31
 8007d2c:	d421      	bmi.n	8007d72 <__lo0bits+0x52>
 8007d2e:	0798      	lsls	r0, r3, #30
 8007d30:	bf49      	itett	mi
 8007d32:	085b      	lsrmi	r3, r3, #1
 8007d34:	089b      	lsrpl	r3, r3, #2
 8007d36:	2001      	movmi	r0, #1
 8007d38:	6013      	strmi	r3, [r2, #0]
 8007d3a:	bf5c      	itt	pl
 8007d3c:	2002      	movpl	r0, #2
 8007d3e:	6013      	strpl	r3, [r2, #0]
 8007d40:	4770      	bx	lr
 8007d42:	b299      	uxth	r1, r3
 8007d44:	b909      	cbnz	r1, 8007d4a <__lo0bits+0x2a>
 8007d46:	2010      	movs	r0, #16
 8007d48:	0c1b      	lsrs	r3, r3, #16
 8007d4a:	b2d9      	uxtb	r1, r3
 8007d4c:	b909      	cbnz	r1, 8007d52 <__lo0bits+0x32>
 8007d4e:	3008      	adds	r0, #8
 8007d50:	0a1b      	lsrs	r3, r3, #8
 8007d52:	0719      	lsls	r1, r3, #28
 8007d54:	bf04      	itt	eq
 8007d56:	091b      	lsreq	r3, r3, #4
 8007d58:	3004      	addeq	r0, #4
 8007d5a:	0799      	lsls	r1, r3, #30
 8007d5c:	bf04      	itt	eq
 8007d5e:	089b      	lsreq	r3, r3, #2
 8007d60:	3002      	addeq	r0, #2
 8007d62:	07d9      	lsls	r1, r3, #31
 8007d64:	d403      	bmi.n	8007d6e <__lo0bits+0x4e>
 8007d66:	085b      	lsrs	r3, r3, #1
 8007d68:	f100 0001 	add.w	r0, r0, #1
 8007d6c:	d003      	beq.n	8007d76 <__lo0bits+0x56>
 8007d6e:	6013      	str	r3, [r2, #0]
 8007d70:	4770      	bx	lr
 8007d72:	2000      	movs	r0, #0
 8007d74:	4770      	bx	lr
 8007d76:	2020      	movs	r0, #32
 8007d78:	4770      	bx	lr
	...

08007d7c <__i2b>:
 8007d7c:	b510      	push	{r4, lr}
 8007d7e:	460c      	mov	r4, r1
 8007d80:	2101      	movs	r1, #1
 8007d82:	f7ff ff05 	bl	8007b90 <_Balloc>
 8007d86:	4602      	mov	r2, r0
 8007d88:	b928      	cbnz	r0, 8007d96 <__i2b+0x1a>
 8007d8a:	f240 1145 	movw	r1, #325	; 0x145
 8007d8e:	4b04      	ldr	r3, [pc, #16]	; (8007da0 <__i2b+0x24>)
 8007d90:	4804      	ldr	r0, [pc, #16]	; (8007da4 <__i2b+0x28>)
 8007d92:	f000 fcaf 	bl	80086f4 <__assert_func>
 8007d96:	2301      	movs	r3, #1
 8007d98:	6144      	str	r4, [r0, #20]
 8007d9a:	6103      	str	r3, [r0, #16]
 8007d9c:	bd10      	pop	{r4, pc}
 8007d9e:	bf00      	nop
 8007da0:	08008fe8 	.word	0x08008fe8
 8007da4:	08008ff9 	.word	0x08008ff9

08007da8 <__multiply>:
 8007da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dac:	4691      	mov	r9, r2
 8007dae:	690a      	ldr	r2, [r1, #16]
 8007db0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007db4:	460c      	mov	r4, r1
 8007db6:	429a      	cmp	r2, r3
 8007db8:	bfbe      	ittt	lt
 8007dba:	460b      	movlt	r3, r1
 8007dbc:	464c      	movlt	r4, r9
 8007dbe:	4699      	movlt	r9, r3
 8007dc0:	6927      	ldr	r7, [r4, #16]
 8007dc2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007dc6:	68a3      	ldr	r3, [r4, #8]
 8007dc8:	6861      	ldr	r1, [r4, #4]
 8007dca:	eb07 060a 	add.w	r6, r7, sl
 8007dce:	42b3      	cmp	r3, r6
 8007dd0:	b085      	sub	sp, #20
 8007dd2:	bfb8      	it	lt
 8007dd4:	3101      	addlt	r1, #1
 8007dd6:	f7ff fedb 	bl	8007b90 <_Balloc>
 8007dda:	b930      	cbnz	r0, 8007dea <__multiply+0x42>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007de2:	4b43      	ldr	r3, [pc, #268]	; (8007ef0 <__multiply+0x148>)
 8007de4:	4843      	ldr	r0, [pc, #268]	; (8007ef4 <__multiply+0x14c>)
 8007de6:	f000 fc85 	bl	80086f4 <__assert_func>
 8007dea:	f100 0514 	add.w	r5, r0, #20
 8007dee:	462b      	mov	r3, r5
 8007df0:	2200      	movs	r2, #0
 8007df2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007df6:	4543      	cmp	r3, r8
 8007df8:	d321      	bcc.n	8007e3e <__multiply+0x96>
 8007dfa:	f104 0314 	add.w	r3, r4, #20
 8007dfe:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e02:	f109 0314 	add.w	r3, r9, #20
 8007e06:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e0a:	9202      	str	r2, [sp, #8]
 8007e0c:	1b3a      	subs	r2, r7, r4
 8007e0e:	3a15      	subs	r2, #21
 8007e10:	f022 0203 	bic.w	r2, r2, #3
 8007e14:	3204      	adds	r2, #4
 8007e16:	f104 0115 	add.w	r1, r4, #21
 8007e1a:	428f      	cmp	r7, r1
 8007e1c:	bf38      	it	cc
 8007e1e:	2204      	movcc	r2, #4
 8007e20:	9201      	str	r2, [sp, #4]
 8007e22:	9a02      	ldr	r2, [sp, #8]
 8007e24:	9303      	str	r3, [sp, #12]
 8007e26:	429a      	cmp	r2, r3
 8007e28:	d80c      	bhi.n	8007e44 <__multiply+0x9c>
 8007e2a:	2e00      	cmp	r6, #0
 8007e2c:	dd03      	ble.n	8007e36 <__multiply+0x8e>
 8007e2e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d05a      	beq.n	8007eec <__multiply+0x144>
 8007e36:	6106      	str	r6, [r0, #16]
 8007e38:	b005      	add	sp, #20
 8007e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e3e:	f843 2b04 	str.w	r2, [r3], #4
 8007e42:	e7d8      	b.n	8007df6 <__multiply+0x4e>
 8007e44:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e48:	f1ba 0f00 	cmp.w	sl, #0
 8007e4c:	d023      	beq.n	8007e96 <__multiply+0xee>
 8007e4e:	46a9      	mov	r9, r5
 8007e50:	f04f 0c00 	mov.w	ip, #0
 8007e54:	f104 0e14 	add.w	lr, r4, #20
 8007e58:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e5c:	f8d9 1000 	ldr.w	r1, [r9]
 8007e60:	fa1f fb82 	uxth.w	fp, r2
 8007e64:	b289      	uxth	r1, r1
 8007e66:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e6a:	4461      	add	r1, ip
 8007e6c:	f8d9 c000 	ldr.w	ip, [r9]
 8007e70:	0c12      	lsrs	r2, r2, #16
 8007e72:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007e76:	fb0a c202 	mla	r2, sl, r2, ip
 8007e7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e7e:	b289      	uxth	r1, r1
 8007e80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e84:	4577      	cmp	r7, lr
 8007e86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e8a:	f849 1b04 	str.w	r1, [r9], #4
 8007e8e:	d8e3      	bhi.n	8007e58 <__multiply+0xb0>
 8007e90:	9a01      	ldr	r2, [sp, #4]
 8007e92:	f845 c002 	str.w	ip, [r5, r2]
 8007e96:	9a03      	ldr	r2, [sp, #12]
 8007e98:	3304      	adds	r3, #4
 8007e9a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e9e:	f1b9 0f00 	cmp.w	r9, #0
 8007ea2:	d021      	beq.n	8007ee8 <__multiply+0x140>
 8007ea4:	46ae      	mov	lr, r5
 8007ea6:	f04f 0a00 	mov.w	sl, #0
 8007eaa:	6829      	ldr	r1, [r5, #0]
 8007eac:	f104 0c14 	add.w	ip, r4, #20
 8007eb0:	f8bc b000 	ldrh.w	fp, [ip]
 8007eb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007eb8:	b289      	uxth	r1, r1
 8007eba:	fb09 220b 	mla	r2, r9, fp, r2
 8007ebe:	4452      	add	r2, sl
 8007ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ec4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ec8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ecc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ed0:	f8be 1000 	ldrh.w	r1, [lr]
 8007ed4:	4567      	cmp	r7, ip
 8007ed6:	fb09 110a 	mla	r1, r9, sl, r1
 8007eda:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007ede:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ee2:	d8e5      	bhi.n	8007eb0 <__multiply+0x108>
 8007ee4:	9a01      	ldr	r2, [sp, #4]
 8007ee6:	50a9      	str	r1, [r5, r2]
 8007ee8:	3504      	adds	r5, #4
 8007eea:	e79a      	b.n	8007e22 <__multiply+0x7a>
 8007eec:	3e01      	subs	r6, #1
 8007eee:	e79c      	b.n	8007e2a <__multiply+0x82>
 8007ef0:	08008fe8 	.word	0x08008fe8
 8007ef4:	08008ff9 	.word	0x08008ff9

08007ef8 <__pow5mult>:
 8007ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007efc:	4615      	mov	r5, r2
 8007efe:	f012 0203 	ands.w	r2, r2, #3
 8007f02:	4606      	mov	r6, r0
 8007f04:	460f      	mov	r7, r1
 8007f06:	d007      	beq.n	8007f18 <__pow5mult+0x20>
 8007f08:	4c25      	ldr	r4, [pc, #148]	; (8007fa0 <__pow5mult+0xa8>)
 8007f0a:	3a01      	subs	r2, #1
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f12:	f7ff fe9f 	bl	8007c54 <__multadd>
 8007f16:	4607      	mov	r7, r0
 8007f18:	10ad      	asrs	r5, r5, #2
 8007f1a:	d03d      	beq.n	8007f98 <__pow5mult+0xa0>
 8007f1c:	69f4      	ldr	r4, [r6, #28]
 8007f1e:	b97c      	cbnz	r4, 8007f40 <__pow5mult+0x48>
 8007f20:	2010      	movs	r0, #16
 8007f22:	f7ff fd81 	bl	8007a28 <malloc>
 8007f26:	4602      	mov	r2, r0
 8007f28:	61f0      	str	r0, [r6, #28]
 8007f2a:	b928      	cbnz	r0, 8007f38 <__pow5mult+0x40>
 8007f2c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007f30:	4b1c      	ldr	r3, [pc, #112]	; (8007fa4 <__pow5mult+0xac>)
 8007f32:	481d      	ldr	r0, [pc, #116]	; (8007fa8 <__pow5mult+0xb0>)
 8007f34:	f000 fbde 	bl	80086f4 <__assert_func>
 8007f38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007f3c:	6004      	str	r4, [r0, #0]
 8007f3e:	60c4      	str	r4, [r0, #12]
 8007f40:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007f44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f48:	b94c      	cbnz	r4, 8007f5e <__pow5mult+0x66>
 8007f4a:	f240 2171 	movw	r1, #625	; 0x271
 8007f4e:	4630      	mov	r0, r6
 8007f50:	f7ff ff14 	bl	8007d7c <__i2b>
 8007f54:	2300      	movs	r3, #0
 8007f56:	4604      	mov	r4, r0
 8007f58:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f5c:	6003      	str	r3, [r0, #0]
 8007f5e:	f04f 0900 	mov.w	r9, #0
 8007f62:	07eb      	lsls	r3, r5, #31
 8007f64:	d50a      	bpl.n	8007f7c <__pow5mult+0x84>
 8007f66:	4639      	mov	r1, r7
 8007f68:	4622      	mov	r2, r4
 8007f6a:	4630      	mov	r0, r6
 8007f6c:	f7ff ff1c 	bl	8007da8 <__multiply>
 8007f70:	4680      	mov	r8, r0
 8007f72:	4639      	mov	r1, r7
 8007f74:	4630      	mov	r0, r6
 8007f76:	f7ff fe4b 	bl	8007c10 <_Bfree>
 8007f7a:	4647      	mov	r7, r8
 8007f7c:	106d      	asrs	r5, r5, #1
 8007f7e:	d00b      	beq.n	8007f98 <__pow5mult+0xa0>
 8007f80:	6820      	ldr	r0, [r4, #0]
 8007f82:	b938      	cbnz	r0, 8007f94 <__pow5mult+0x9c>
 8007f84:	4622      	mov	r2, r4
 8007f86:	4621      	mov	r1, r4
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f7ff ff0d 	bl	8007da8 <__multiply>
 8007f8e:	6020      	str	r0, [r4, #0]
 8007f90:	f8c0 9000 	str.w	r9, [r0]
 8007f94:	4604      	mov	r4, r0
 8007f96:	e7e4      	b.n	8007f62 <__pow5mult+0x6a>
 8007f98:	4638      	mov	r0, r7
 8007f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9e:	bf00      	nop
 8007fa0:	08009148 	.word	0x08009148
 8007fa4:	08008f79 	.word	0x08008f79
 8007fa8:	08008ff9 	.word	0x08008ff9

08007fac <__lshift>:
 8007fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	4607      	mov	r7, r0
 8007fb4:	4691      	mov	r9, r2
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	6849      	ldr	r1, [r1, #4]
 8007fba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007fbe:	68a3      	ldr	r3, [r4, #8]
 8007fc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007fc4:	f108 0601 	add.w	r6, r8, #1
 8007fc8:	42b3      	cmp	r3, r6
 8007fca:	db0b      	blt.n	8007fe4 <__lshift+0x38>
 8007fcc:	4638      	mov	r0, r7
 8007fce:	f7ff fddf 	bl	8007b90 <_Balloc>
 8007fd2:	4605      	mov	r5, r0
 8007fd4:	b948      	cbnz	r0, 8007fea <__lshift+0x3e>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007fdc:	4b27      	ldr	r3, [pc, #156]	; (800807c <__lshift+0xd0>)
 8007fde:	4828      	ldr	r0, [pc, #160]	; (8008080 <__lshift+0xd4>)
 8007fe0:	f000 fb88 	bl	80086f4 <__assert_func>
 8007fe4:	3101      	adds	r1, #1
 8007fe6:	005b      	lsls	r3, r3, #1
 8007fe8:	e7ee      	b.n	8007fc8 <__lshift+0x1c>
 8007fea:	2300      	movs	r3, #0
 8007fec:	f100 0114 	add.w	r1, r0, #20
 8007ff0:	f100 0210 	add.w	r2, r0, #16
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	4553      	cmp	r3, sl
 8007ff8:	db33      	blt.n	8008062 <__lshift+0xb6>
 8007ffa:	6920      	ldr	r0, [r4, #16]
 8007ffc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008000:	f104 0314 	add.w	r3, r4, #20
 8008004:	f019 091f 	ands.w	r9, r9, #31
 8008008:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800800c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008010:	d02b      	beq.n	800806a <__lshift+0xbe>
 8008012:	468a      	mov	sl, r1
 8008014:	2200      	movs	r2, #0
 8008016:	f1c9 0e20 	rsb	lr, r9, #32
 800801a:	6818      	ldr	r0, [r3, #0]
 800801c:	fa00 f009 	lsl.w	r0, r0, r9
 8008020:	4310      	orrs	r0, r2
 8008022:	f84a 0b04 	str.w	r0, [sl], #4
 8008026:	f853 2b04 	ldr.w	r2, [r3], #4
 800802a:	459c      	cmp	ip, r3
 800802c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008030:	d8f3      	bhi.n	800801a <__lshift+0x6e>
 8008032:	ebac 0304 	sub.w	r3, ip, r4
 8008036:	3b15      	subs	r3, #21
 8008038:	f023 0303 	bic.w	r3, r3, #3
 800803c:	3304      	adds	r3, #4
 800803e:	f104 0015 	add.w	r0, r4, #21
 8008042:	4584      	cmp	ip, r0
 8008044:	bf38      	it	cc
 8008046:	2304      	movcc	r3, #4
 8008048:	50ca      	str	r2, [r1, r3]
 800804a:	b10a      	cbz	r2, 8008050 <__lshift+0xa4>
 800804c:	f108 0602 	add.w	r6, r8, #2
 8008050:	3e01      	subs	r6, #1
 8008052:	4638      	mov	r0, r7
 8008054:	4621      	mov	r1, r4
 8008056:	612e      	str	r6, [r5, #16]
 8008058:	f7ff fdda 	bl	8007c10 <_Bfree>
 800805c:	4628      	mov	r0, r5
 800805e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008062:	f842 0f04 	str.w	r0, [r2, #4]!
 8008066:	3301      	adds	r3, #1
 8008068:	e7c5      	b.n	8007ff6 <__lshift+0x4a>
 800806a:	3904      	subs	r1, #4
 800806c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008070:	459c      	cmp	ip, r3
 8008072:	f841 2f04 	str.w	r2, [r1, #4]!
 8008076:	d8f9      	bhi.n	800806c <__lshift+0xc0>
 8008078:	e7ea      	b.n	8008050 <__lshift+0xa4>
 800807a:	bf00      	nop
 800807c:	08008fe8 	.word	0x08008fe8
 8008080:	08008ff9 	.word	0x08008ff9

08008084 <__mcmp>:
 8008084:	4603      	mov	r3, r0
 8008086:	690a      	ldr	r2, [r1, #16]
 8008088:	6900      	ldr	r0, [r0, #16]
 800808a:	b530      	push	{r4, r5, lr}
 800808c:	1a80      	subs	r0, r0, r2
 800808e:	d10d      	bne.n	80080ac <__mcmp+0x28>
 8008090:	3314      	adds	r3, #20
 8008092:	3114      	adds	r1, #20
 8008094:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008098:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800809c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080a4:	4295      	cmp	r5, r2
 80080a6:	d002      	beq.n	80080ae <__mcmp+0x2a>
 80080a8:	d304      	bcc.n	80080b4 <__mcmp+0x30>
 80080aa:	2001      	movs	r0, #1
 80080ac:	bd30      	pop	{r4, r5, pc}
 80080ae:	42a3      	cmp	r3, r4
 80080b0:	d3f4      	bcc.n	800809c <__mcmp+0x18>
 80080b2:	e7fb      	b.n	80080ac <__mcmp+0x28>
 80080b4:	f04f 30ff 	mov.w	r0, #4294967295
 80080b8:	e7f8      	b.n	80080ac <__mcmp+0x28>
	...

080080bc <__mdiff>:
 80080bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c0:	460d      	mov	r5, r1
 80080c2:	4607      	mov	r7, r0
 80080c4:	4611      	mov	r1, r2
 80080c6:	4628      	mov	r0, r5
 80080c8:	4614      	mov	r4, r2
 80080ca:	f7ff ffdb 	bl	8008084 <__mcmp>
 80080ce:	1e06      	subs	r6, r0, #0
 80080d0:	d111      	bne.n	80080f6 <__mdiff+0x3a>
 80080d2:	4631      	mov	r1, r6
 80080d4:	4638      	mov	r0, r7
 80080d6:	f7ff fd5b 	bl	8007b90 <_Balloc>
 80080da:	4602      	mov	r2, r0
 80080dc:	b928      	cbnz	r0, 80080ea <__mdiff+0x2e>
 80080de:	f240 2137 	movw	r1, #567	; 0x237
 80080e2:	4b3a      	ldr	r3, [pc, #232]	; (80081cc <__mdiff+0x110>)
 80080e4:	483a      	ldr	r0, [pc, #232]	; (80081d0 <__mdiff+0x114>)
 80080e6:	f000 fb05 	bl	80086f4 <__assert_func>
 80080ea:	2301      	movs	r3, #1
 80080ec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80080f0:	4610      	mov	r0, r2
 80080f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f6:	bfa4      	itt	ge
 80080f8:	4623      	movge	r3, r4
 80080fa:	462c      	movge	r4, r5
 80080fc:	4638      	mov	r0, r7
 80080fe:	6861      	ldr	r1, [r4, #4]
 8008100:	bfa6      	itte	ge
 8008102:	461d      	movge	r5, r3
 8008104:	2600      	movge	r6, #0
 8008106:	2601      	movlt	r6, #1
 8008108:	f7ff fd42 	bl	8007b90 <_Balloc>
 800810c:	4602      	mov	r2, r0
 800810e:	b918      	cbnz	r0, 8008118 <__mdiff+0x5c>
 8008110:	f240 2145 	movw	r1, #581	; 0x245
 8008114:	4b2d      	ldr	r3, [pc, #180]	; (80081cc <__mdiff+0x110>)
 8008116:	e7e5      	b.n	80080e4 <__mdiff+0x28>
 8008118:	f102 0814 	add.w	r8, r2, #20
 800811c:	46c2      	mov	sl, r8
 800811e:	f04f 0c00 	mov.w	ip, #0
 8008122:	6927      	ldr	r7, [r4, #16]
 8008124:	60c6      	str	r6, [r0, #12]
 8008126:	692e      	ldr	r6, [r5, #16]
 8008128:	f104 0014 	add.w	r0, r4, #20
 800812c:	f105 0914 	add.w	r9, r5, #20
 8008130:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008134:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008138:	3410      	adds	r4, #16
 800813a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800813e:	f859 3b04 	ldr.w	r3, [r9], #4
 8008142:	fa1f f18b 	uxth.w	r1, fp
 8008146:	4461      	add	r1, ip
 8008148:	fa1f fc83 	uxth.w	ip, r3
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	eba1 010c 	sub.w	r1, r1, ip
 8008152:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008156:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800815a:	b289      	uxth	r1, r1
 800815c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008160:	454e      	cmp	r6, r9
 8008162:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008166:	f84a 1b04 	str.w	r1, [sl], #4
 800816a:	d8e6      	bhi.n	800813a <__mdiff+0x7e>
 800816c:	1b73      	subs	r3, r6, r5
 800816e:	3b15      	subs	r3, #21
 8008170:	f023 0303 	bic.w	r3, r3, #3
 8008174:	3515      	adds	r5, #21
 8008176:	3304      	adds	r3, #4
 8008178:	42ae      	cmp	r6, r5
 800817a:	bf38      	it	cc
 800817c:	2304      	movcc	r3, #4
 800817e:	4418      	add	r0, r3
 8008180:	4443      	add	r3, r8
 8008182:	461e      	mov	r6, r3
 8008184:	4605      	mov	r5, r0
 8008186:	4575      	cmp	r5, lr
 8008188:	d30e      	bcc.n	80081a8 <__mdiff+0xec>
 800818a:	f10e 0103 	add.w	r1, lr, #3
 800818e:	1a09      	subs	r1, r1, r0
 8008190:	f021 0103 	bic.w	r1, r1, #3
 8008194:	3803      	subs	r0, #3
 8008196:	4586      	cmp	lr, r0
 8008198:	bf38      	it	cc
 800819a:	2100      	movcc	r1, #0
 800819c:	440b      	add	r3, r1
 800819e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80081a2:	b189      	cbz	r1, 80081c8 <__mdiff+0x10c>
 80081a4:	6117      	str	r7, [r2, #16]
 80081a6:	e7a3      	b.n	80080f0 <__mdiff+0x34>
 80081a8:	f855 8b04 	ldr.w	r8, [r5], #4
 80081ac:	fa1f f188 	uxth.w	r1, r8
 80081b0:	4461      	add	r1, ip
 80081b2:	140c      	asrs	r4, r1, #16
 80081b4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80081b8:	b289      	uxth	r1, r1
 80081ba:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80081be:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80081c2:	f846 1b04 	str.w	r1, [r6], #4
 80081c6:	e7de      	b.n	8008186 <__mdiff+0xca>
 80081c8:	3f01      	subs	r7, #1
 80081ca:	e7e8      	b.n	800819e <__mdiff+0xe2>
 80081cc:	08008fe8 	.word	0x08008fe8
 80081d0:	08008ff9 	.word	0x08008ff9

080081d4 <__d2b>:
 80081d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081d6:	2101      	movs	r1, #1
 80081d8:	4617      	mov	r7, r2
 80081da:	461c      	mov	r4, r3
 80081dc:	9e08      	ldr	r6, [sp, #32]
 80081de:	f7ff fcd7 	bl	8007b90 <_Balloc>
 80081e2:	4605      	mov	r5, r0
 80081e4:	b930      	cbnz	r0, 80081f4 <__d2b+0x20>
 80081e6:	4602      	mov	r2, r0
 80081e8:	f240 310f 	movw	r1, #783	; 0x30f
 80081ec:	4b22      	ldr	r3, [pc, #136]	; (8008278 <__d2b+0xa4>)
 80081ee:	4823      	ldr	r0, [pc, #140]	; (800827c <__d2b+0xa8>)
 80081f0:	f000 fa80 	bl	80086f4 <__assert_func>
 80081f4:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80081f8:	f3c4 540a 	ubfx	r4, r4, #20, #11
 80081fc:	bb24      	cbnz	r4, 8008248 <__d2b+0x74>
 80081fe:	2f00      	cmp	r7, #0
 8008200:	9301      	str	r3, [sp, #4]
 8008202:	d026      	beq.n	8008252 <__d2b+0x7e>
 8008204:	4668      	mov	r0, sp
 8008206:	9700      	str	r7, [sp, #0]
 8008208:	f7ff fd8a 	bl	8007d20 <__lo0bits>
 800820c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008210:	b1e8      	cbz	r0, 800824e <__d2b+0x7a>
 8008212:	f1c0 0320 	rsb	r3, r0, #32
 8008216:	fa02 f303 	lsl.w	r3, r2, r3
 800821a:	430b      	orrs	r3, r1
 800821c:	40c2      	lsrs	r2, r0
 800821e:	616b      	str	r3, [r5, #20]
 8008220:	9201      	str	r2, [sp, #4]
 8008222:	9b01      	ldr	r3, [sp, #4]
 8008224:	2b00      	cmp	r3, #0
 8008226:	bf14      	ite	ne
 8008228:	2102      	movne	r1, #2
 800822a:	2101      	moveq	r1, #1
 800822c:	61ab      	str	r3, [r5, #24]
 800822e:	6129      	str	r1, [r5, #16]
 8008230:	b1bc      	cbz	r4, 8008262 <__d2b+0x8e>
 8008232:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008236:	4404      	add	r4, r0
 8008238:	6034      	str	r4, [r6, #0]
 800823a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800823e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008240:	6018      	str	r0, [r3, #0]
 8008242:	4628      	mov	r0, r5
 8008244:	b003      	add	sp, #12
 8008246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008248:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800824c:	e7d7      	b.n	80081fe <__d2b+0x2a>
 800824e:	6169      	str	r1, [r5, #20]
 8008250:	e7e7      	b.n	8008222 <__d2b+0x4e>
 8008252:	a801      	add	r0, sp, #4
 8008254:	f7ff fd64 	bl	8007d20 <__lo0bits>
 8008258:	9b01      	ldr	r3, [sp, #4]
 800825a:	2101      	movs	r1, #1
 800825c:	616b      	str	r3, [r5, #20]
 800825e:	3020      	adds	r0, #32
 8008260:	e7e5      	b.n	800822e <__d2b+0x5a>
 8008262:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008266:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800826a:	6030      	str	r0, [r6, #0]
 800826c:	6918      	ldr	r0, [r3, #16]
 800826e:	f7ff fd37 	bl	8007ce0 <__hi0bits>
 8008272:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008276:	e7e2      	b.n	800823e <__d2b+0x6a>
 8008278:	08008fe8 	.word	0x08008fe8
 800827c:	08008ff9 	.word	0x08008ff9

08008280 <__ssputs_r>:
 8008280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008284:	461f      	mov	r7, r3
 8008286:	688e      	ldr	r6, [r1, #8]
 8008288:	4682      	mov	sl, r0
 800828a:	42be      	cmp	r6, r7
 800828c:	460c      	mov	r4, r1
 800828e:	4690      	mov	r8, r2
 8008290:	680b      	ldr	r3, [r1, #0]
 8008292:	d82c      	bhi.n	80082ee <__ssputs_r+0x6e>
 8008294:	898a      	ldrh	r2, [r1, #12]
 8008296:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800829a:	d026      	beq.n	80082ea <__ssputs_r+0x6a>
 800829c:	6965      	ldr	r5, [r4, #20]
 800829e:	6909      	ldr	r1, [r1, #16]
 80082a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80082a4:	eba3 0901 	sub.w	r9, r3, r1
 80082a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80082ac:	1c7b      	adds	r3, r7, #1
 80082ae:	444b      	add	r3, r9
 80082b0:	106d      	asrs	r5, r5, #1
 80082b2:	429d      	cmp	r5, r3
 80082b4:	bf38      	it	cc
 80082b6:	461d      	movcc	r5, r3
 80082b8:	0553      	lsls	r3, r2, #21
 80082ba:	d527      	bpl.n	800830c <__ssputs_r+0x8c>
 80082bc:	4629      	mov	r1, r5
 80082be:	f7ff fbdb 	bl	8007a78 <_malloc_r>
 80082c2:	4606      	mov	r6, r0
 80082c4:	b360      	cbz	r0, 8008320 <__ssputs_r+0xa0>
 80082c6:	464a      	mov	r2, r9
 80082c8:	6921      	ldr	r1, [r4, #16]
 80082ca:	f000 fa05 	bl	80086d8 <memcpy>
 80082ce:	89a3      	ldrh	r3, [r4, #12]
 80082d0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082d8:	81a3      	strh	r3, [r4, #12]
 80082da:	6126      	str	r6, [r4, #16]
 80082dc:	444e      	add	r6, r9
 80082de:	6026      	str	r6, [r4, #0]
 80082e0:	463e      	mov	r6, r7
 80082e2:	6165      	str	r5, [r4, #20]
 80082e4:	eba5 0509 	sub.w	r5, r5, r9
 80082e8:	60a5      	str	r5, [r4, #8]
 80082ea:	42be      	cmp	r6, r7
 80082ec:	d900      	bls.n	80082f0 <__ssputs_r+0x70>
 80082ee:	463e      	mov	r6, r7
 80082f0:	4632      	mov	r2, r6
 80082f2:	4641      	mov	r1, r8
 80082f4:	6820      	ldr	r0, [r4, #0]
 80082f6:	f000 f9c5 	bl	8008684 <memmove>
 80082fa:	2000      	movs	r0, #0
 80082fc:	68a3      	ldr	r3, [r4, #8]
 80082fe:	1b9b      	subs	r3, r3, r6
 8008300:	60a3      	str	r3, [r4, #8]
 8008302:	6823      	ldr	r3, [r4, #0]
 8008304:	4433      	add	r3, r6
 8008306:	6023      	str	r3, [r4, #0]
 8008308:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800830c:	462a      	mov	r2, r5
 800830e:	f000 fa35 	bl	800877c <_realloc_r>
 8008312:	4606      	mov	r6, r0
 8008314:	2800      	cmp	r0, #0
 8008316:	d1e0      	bne.n	80082da <__ssputs_r+0x5a>
 8008318:	4650      	mov	r0, sl
 800831a:	6921      	ldr	r1, [r4, #16]
 800831c:	f7ff fb3c 	bl	8007998 <_free_r>
 8008320:	230c      	movs	r3, #12
 8008322:	f8ca 3000 	str.w	r3, [sl]
 8008326:	89a3      	ldrh	r3, [r4, #12]
 8008328:	f04f 30ff 	mov.w	r0, #4294967295
 800832c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008330:	81a3      	strh	r3, [r4, #12]
 8008332:	e7e9      	b.n	8008308 <__ssputs_r+0x88>

08008334 <_svfiprintf_r>:
 8008334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008338:	4698      	mov	r8, r3
 800833a:	898b      	ldrh	r3, [r1, #12]
 800833c:	4607      	mov	r7, r0
 800833e:	061b      	lsls	r3, r3, #24
 8008340:	460d      	mov	r5, r1
 8008342:	4614      	mov	r4, r2
 8008344:	b09d      	sub	sp, #116	; 0x74
 8008346:	d50e      	bpl.n	8008366 <_svfiprintf_r+0x32>
 8008348:	690b      	ldr	r3, [r1, #16]
 800834a:	b963      	cbnz	r3, 8008366 <_svfiprintf_r+0x32>
 800834c:	2140      	movs	r1, #64	; 0x40
 800834e:	f7ff fb93 	bl	8007a78 <_malloc_r>
 8008352:	6028      	str	r0, [r5, #0]
 8008354:	6128      	str	r0, [r5, #16]
 8008356:	b920      	cbnz	r0, 8008362 <_svfiprintf_r+0x2e>
 8008358:	230c      	movs	r3, #12
 800835a:	603b      	str	r3, [r7, #0]
 800835c:	f04f 30ff 	mov.w	r0, #4294967295
 8008360:	e0d0      	b.n	8008504 <_svfiprintf_r+0x1d0>
 8008362:	2340      	movs	r3, #64	; 0x40
 8008364:	616b      	str	r3, [r5, #20]
 8008366:	2300      	movs	r3, #0
 8008368:	9309      	str	r3, [sp, #36]	; 0x24
 800836a:	2320      	movs	r3, #32
 800836c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008370:	2330      	movs	r3, #48	; 0x30
 8008372:	f04f 0901 	mov.w	r9, #1
 8008376:	f8cd 800c 	str.w	r8, [sp, #12]
 800837a:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800851c <_svfiprintf_r+0x1e8>
 800837e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008382:	4623      	mov	r3, r4
 8008384:	469a      	mov	sl, r3
 8008386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800838a:	b10a      	cbz	r2, 8008390 <_svfiprintf_r+0x5c>
 800838c:	2a25      	cmp	r2, #37	; 0x25
 800838e:	d1f9      	bne.n	8008384 <_svfiprintf_r+0x50>
 8008390:	ebba 0b04 	subs.w	fp, sl, r4
 8008394:	d00b      	beq.n	80083ae <_svfiprintf_r+0x7a>
 8008396:	465b      	mov	r3, fp
 8008398:	4622      	mov	r2, r4
 800839a:	4629      	mov	r1, r5
 800839c:	4638      	mov	r0, r7
 800839e:	f7ff ff6f 	bl	8008280 <__ssputs_r>
 80083a2:	3001      	adds	r0, #1
 80083a4:	f000 80a9 	beq.w	80084fa <_svfiprintf_r+0x1c6>
 80083a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083aa:	445a      	add	r2, fp
 80083ac:	9209      	str	r2, [sp, #36]	; 0x24
 80083ae:	f89a 3000 	ldrb.w	r3, [sl]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	f000 80a1 	beq.w	80084fa <_svfiprintf_r+0x1c6>
 80083b8:	2300      	movs	r3, #0
 80083ba:	f04f 32ff 	mov.w	r2, #4294967295
 80083be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80083c2:	f10a 0a01 	add.w	sl, sl, #1
 80083c6:	9304      	str	r3, [sp, #16]
 80083c8:	9307      	str	r3, [sp, #28]
 80083ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80083ce:	931a      	str	r3, [sp, #104]	; 0x68
 80083d0:	4654      	mov	r4, sl
 80083d2:	2205      	movs	r2, #5
 80083d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083d8:	4850      	ldr	r0, [pc, #320]	; (800851c <_svfiprintf_r+0x1e8>)
 80083da:	f7fe fc60 	bl	8006c9e <memchr>
 80083de:	9a04      	ldr	r2, [sp, #16]
 80083e0:	b9d8      	cbnz	r0, 800841a <_svfiprintf_r+0xe6>
 80083e2:	06d0      	lsls	r0, r2, #27
 80083e4:	bf44      	itt	mi
 80083e6:	2320      	movmi	r3, #32
 80083e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083ec:	0711      	lsls	r1, r2, #28
 80083ee:	bf44      	itt	mi
 80083f0:	232b      	movmi	r3, #43	; 0x2b
 80083f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80083f6:	f89a 3000 	ldrb.w	r3, [sl]
 80083fa:	2b2a      	cmp	r3, #42	; 0x2a
 80083fc:	d015      	beq.n	800842a <_svfiprintf_r+0xf6>
 80083fe:	4654      	mov	r4, sl
 8008400:	2000      	movs	r0, #0
 8008402:	f04f 0c0a 	mov.w	ip, #10
 8008406:	9a07      	ldr	r2, [sp, #28]
 8008408:	4621      	mov	r1, r4
 800840a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800840e:	3b30      	subs	r3, #48	; 0x30
 8008410:	2b09      	cmp	r3, #9
 8008412:	d94d      	bls.n	80084b0 <_svfiprintf_r+0x17c>
 8008414:	b1b0      	cbz	r0, 8008444 <_svfiprintf_r+0x110>
 8008416:	9207      	str	r2, [sp, #28]
 8008418:	e014      	b.n	8008444 <_svfiprintf_r+0x110>
 800841a:	eba0 0308 	sub.w	r3, r0, r8
 800841e:	fa09 f303 	lsl.w	r3, r9, r3
 8008422:	4313      	orrs	r3, r2
 8008424:	46a2      	mov	sl, r4
 8008426:	9304      	str	r3, [sp, #16]
 8008428:	e7d2      	b.n	80083d0 <_svfiprintf_r+0x9c>
 800842a:	9b03      	ldr	r3, [sp, #12]
 800842c:	1d19      	adds	r1, r3, #4
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	9103      	str	r1, [sp, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	bfbb      	ittet	lt
 8008436:	425b      	neglt	r3, r3
 8008438:	f042 0202 	orrlt.w	r2, r2, #2
 800843c:	9307      	strge	r3, [sp, #28]
 800843e:	9307      	strlt	r3, [sp, #28]
 8008440:	bfb8      	it	lt
 8008442:	9204      	strlt	r2, [sp, #16]
 8008444:	7823      	ldrb	r3, [r4, #0]
 8008446:	2b2e      	cmp	r3, #46	; 0x2e
 8008448:	d10c      	bne.n	8008464 <_svfiprintf_r+0x130>
 800844a:	7863      	ldrb	r3, [r4, #1]
 800844c:	2b2a      	cmp	r3, #42	; 0x2a
 800844e:	d134      	bne.n	80084ba <_svfiprintf_r+0x186>
 8008450:	9b03      	ldr	r3, [sp, #12]
 8008452:	3402      	adds	r4, #2
 8008454:	1d1a      	adds	r2, r3, #4
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	9203      	str	r2, [sp, #12]
 800845a:	2b00      	cmp	r3, #0
 800845c:	bfb8      	it	lt
 800845e:	f04f 33ff 	movlt.w	r3, #4294967295
 8008462:	9305      	str	r3, [sp, #20]
 8008464:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8008520 <_svfiprintf_r+0x1ec>
 8008468:	2203      	movs	r2, #3
 800846a:	4650      	mov	r0, sl
 800846c:	7821      	ldrb	r1, [r4, #0]
 800846e:	f7fe fc16 	bl	8006c9e <memchr>
 8008472:	b138      	cbz	r0, 8008484 <_svfiprintf_r+0x150>
 8008474:	2240      	movs	r2, #64	; 0x40
 8008476:	9b04      	ldr	r3, [sp, #16]
 8008478:	eba0 000a 	sub.w	r0, r0, sl
 800847c:	4082      	lsls	r2, r0
 800847e:	4313      	orrs	r3, r2
 8008480:	3401      	adds	r4, #1
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008488:	2206      	movs	r2, #6
 800848a:	4826      	ldr	r0, [pc, #152]	; (8008524 <_svfiprintf_r+0x1f0>)
 800848c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008490:	f7fe fc05 	bl	8006c9e <memchr>
 8008494:	2800      	cmp	r0, #0
 8008496:	d038      	beq.n	800850a <_svfiprintf_r+0x1d6>
 8008498:	4b23      	ldr	r3, [pc, #140]	; (8008528 <_svfiprintf_r+0x1f4>)
 800849a:	bb1b      	cbnz	r3, 80084e4 <_svfiprintf_r+0x1b0>
 800849c:	9b03      	ldr	r3, [sp, #12]
 800849e:	3307      	adds	r3, #7
 80084a0:	f023 0307 	bic.w	r3, r3, #7
 80084a4:	3308      	adds	r3, #8
 80084a6:	9303      	str	r3, [sp, #12]
 80084a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084aa:	4433      	add	r3, r6
 80084ac:	9309      	str	r3, [sp, #36]	; 0x24
 80084ae:	e768      	b.n	8008382 <_svfiprintf_r+0x4e>
 80084b0:	460c      	mov	r4, r1
 80084b2:	2001      	movs	r0, #1
 80084b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80084b8:	e7a6      	b.n	8008408 <_svfiprintf_r+0xd4>
 80084ba:	2300      	movs	r3, #0
 80084bc:	f04f 0c0a 	mov.w	ip, #10
 80084c0:	4619      	mov	r1, r3
 80084c2:	3401      	adds	r4, #1
 80084c4:	9305      	str	r3, [sp, #20]
 80084c6:	4620      	mov	r0, r4
 80084c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80084cc:	3a30      	subs	r2, #48	; 0x30
 80084ce:	2a09      	cmp	r2, #9
 80084d0:	d903      	bls.n	80084da <_svfiprintf_r+0x1a6>
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d0c6      	beq.n	8008464 <_svfiprintf_r+0x130>
 80084d6:	9105      	str	r1, [sp, #20]
 80084d8:	e7c4      	b.n	8008464 <_svfiprintf_r+0x130>
 80084da:	4604      	mov	r4, r0
 80084dc:	2301      	movs	r3, #1
 80084de:	fb0c 2101 	mla	r1, ip, r1, r2
 80084e2:	e7f0      	b.n	80084c6 <_svfiprintf_r+0x192>
 80084e4:	ab03      	add	r3, sp, #12
 80084e6:	9300      	str	r3, [sp, #0]
 80084e8:	462a      	mov	r2, r5
 80084ea:	4638      	mov	r0, r7
 80084ec:	4b0f      	ldr	r3, [pc, #60]	; (800852c <_svfiprintf_r+0x1f8>)
 80084ee:	a904      	add	r1, sp, #16
 80084f0:	f7fd fe6e 	bl	80061d0 <_printf_float>
 80084f4:	1c42      	adds	r2, r0, #1
 80084f6:	4606      	mov	r6, r0
 80084f8:	d1d6      	bne.n	80084a8 <_svfiprintf_r+0x174>
 80084fa:	89ab      	ldrh	r3, [r5, #12]
 80084fc:	065b      	lsls	r3, r3, #25
 80084fe:	f53f af2d 	bmi.w	800835c <_svfiprintf_r+0x28>
 8008502:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008504:	b01d      	add	sp, #116	; 0x74
 8008506:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800850a:	ab03      	add	r3, sp, #12
 800850c:	9300      	str	r3, [sp, #0]
 800850e:	462a      	mov	r2, r5
 8008510:	4638      	mov	r0, r7
 8008512:	4b06      	ldr	r3, [pc, #24]	; (800852c <_svfiprintf_r+0x1f8>)
 8008514:	a904      	add	r1, sp, #16
 8008516:	f7fe f8fb 	bl	8006710 <_printf_i>
 800851a:	e7eb      	b.n	80084f4 <_svfiprintf_r+0x1c0>
 800851c:	08009154 	.word	0x08009154
 8008520:	0800915a 	.word	0x0800915a
 8008524:	0800915e 	.word	0x0800915e
 8008528:	080061d1 	.word	0x080061d1
 800852c:	08008281 	.word	0x08008281

08008530 <__sflush_r>:
 8008530:	898a      	ldrh	r2, [r1, #12]
 8008532:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008534:	4605      	mov	r5, r0
 8008536:	0710      	lsls	r0, r2, #28
 8008538:	460c      	mov	r4, r1
 800853a:	d457      	bmi.n	80085ec <__sflush_r+0xbc>
 800853c:	684b      	ldr	r3, [r1, #4]
 800853e:	2b00      	cmp	r3, #0
 8008540:	dc04      	bgt.n	800854c <__sflush_r+0x1c>
 8008542:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008544:	2b00      	cmp	r3, #0
 8008546:	dc01      	bgt.n	800854c <__sflush_r+0x1c>
 8008548:	2000      	movs	r0, #0
 800854a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800854c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800854e:	2e00      	cmp	r6, #0
 8008550:	d0fa      	beq.n	8008548 <__sflush_r+0x18>
 8008552:	2300      	movs	r3, #0
 8008554:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008558:	682f      	ldr	r7, [r5, #0]
 800855a:	6a21      	ldr	r1, [r4, #32]
 800855c:	602b      	str	r3, [r5, #0]
 800855e:	d032      	beq.n	80085c6 <__sflush_r+0x96>
 8008560:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	075a      	lsls	r2, r3, #29
 8008566:	d505      	bpl.n	8008574 <__sflush_r+0x44>
 8008568:	6863      	ldr	r3, [r4, #4]
 800856a:	1ac0      	subs	r0, r0, r3
 800856c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800856e:	b10b      	cbz	r3, 8008574 <__sflush_r+0x44>
 8008570:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008572:	1ac0      	subs	r0, r0, r3
 8008574:	2300      	movs	r3, #0
 8008576:	4602      	mov	r2, r0
 8008578:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800857a:	4628      	mov	r0, r5
 800857c:	6a21      	ldr	r1, [r4, #32]
 800857e:	47b0      	blx	r6
 8008580:	1c43      	adds	r3, r0, #1
 8008582:	89a3      	ldrh	r3, [r4, #12]
 8008584:	d106      	bne.n	8008594 <__sflush_r+0x64>
 8008586:	6829      	ldr	r1, [r5, #0]
 8008588:	291d      	cmp	r1, #29
 800858a:	d82b      	bhi.n	80085e4 <__sflush_r+0xb4>
 800858c:	4a28      	ldr	r2, [pc, #160]	; (8008630 <__sflush_r+0x100>)
 800858e:	410a      	asrs	r2, r1
 8008590:	07d6      	lsls	r6, r2, #31
 8008592:	d427      	bmi.n	80085e4 <__sflush_r+0xb4>
 8008594:	2200      	movs	r2, #0
 8008596:	6062      	str	r2, [r4, #4]
 8008598:	6922      	ldr	r2, [r4, #16]
 800859a:	04d9      	lsls	r1, r3, #19
 800859c:	6022      	str	r2, [r4, #0]
 800859e:	d504      	bpl.n	80085aa <__sflush_r+0x7a>
 80085a0:	1c42      	adds	r2, r0, #1
 80085a2:	d101      	bne.n	80085a8 <__sflush_r+0x78>
 80085a4:	682b      	ldr	r3, [r5, #0]
 80085a6:	b903      	cbnz	r3, 80085aa <__sflush_r+0x7a>
 80085a8:	6560      	str	r0, [r4, #84]	; 0x54
 80085aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80085ac:	602f      	str	r7, [r5, #0]
 80085ae:	2900      	cmp	r1, #0
 80085b0:	d0ca      	beq.n	8008548 <__sflush_r+0x18>
 80085b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80085b6:	4299      	cmp	r1, r3
 80085b8:	d002      	beq.n	80085c0 <__sflush_r+0x90>
 80085ba:	4628      	mov	r0, r5
 80085bc:	f7ff f9ec 	bl	8007998 <_free_r>
 80085c0:	2000      	movs	r0, #0
 80085c2:	6360      	str	r0, [r4, #52]	; 0x34
 80085c4:	e7c1      	b.n	800854a <__sflush_r+0x1a>
 80085c6:	2301      	movs	r3, #1
 80085c8:	4628      	mov	r0, r5
 80085ca:	47b0      	blx	r6
 80085cc:	1c41      	adds	r1, r0, #1
 80085ce:	d1c8      	bne.n	8008562 <__sflush_r+0x32>
 80085d0:	682b      	ldr	r3, [r5, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d0c5      	beq.n	8008562 <__sflush_r+0x32>
 80085d6:	2b1d      	cmp	r3, #29
 80085d8:	d001      	beq.n	80085de <__sflush_r+0xae>
 80085da:	2b16      	cmp	r3, #22
 80085dc:	d101      	bne.n	80085e2 <__sflush_r+0xb2>
 80085de:	602f      	str	r7, [r5, #0]
 80085e0:	e7b2      	b.n	8008548 <__sflush_r+0x18>
 80085e2:	89a3      	ldrh	r3, [r4, #12]
 80085e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085e8:	81a3      	strh	r3, [r4, #12]
 80085ea:	e7ae      	b.n	800854a <__sflush_r+0x1a>
 80085ec:	690f      	ldr	r7, [r1, #16]
 80085ee:	2f00      	cmp	r7, #0
 80085f0:	d0aa      	beq.n	8008548 <__sflush_r+0x18>
 80085f2:	0793      	lsls	r3, r2, #30
 80085f4:	bf18      	it	ne
 80085f6:	2300      	movne	r3, #0
 80085f8:	680e      	ldr	r6, [r1, #0]
 80085fa:	bf08      	it	eq
 80085fc:	694b      	ldreq	r3, [r1, #20]
 80085fe:	1bf6      	subs	r6, r6, r7
 8008600:	600f      	str	r7, [r1, #0]
 8008602:	608b      	str	r3, [r1, #8]
 8008604:	2e00      	cmp	r6, #0
 8008606:	dd9f      	ble.n	8008548 <__sflush_r+0x18>
 8008608:	4633      	mov	r3, r6
 800860a:	463a      	mov	r2, r7
 800860c:	4628      	mov	r0, r5
 800860e:	6a21      	ldr	r1, [r4, #32]
 8008610:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008614:	47e0      	blx	ip
 8008616:	2800      	cmp	r0, #0
 8008618:	dc06      	bgt.n	8008628 <__sflush_r+0xf8>
 800861a:	89a3      	ldrh	r3, [r4, #12]
 800861c:	f04f 30ff 	mov.w	r0, #4294967295
 8008620:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008624:	81a3      	strh	r3, [r4, #12]
 8008626:	e790      	b.n	800854a <__sflush_r+0x1a>
 8008628:	4407      	add	r7, r0
 800862a:	1a36      	subs	r6, r6, r0
 800862c:	e7ea      	b.n	8008604 <__sflush_r+0xd4>
 800862e:	bf00      	nop
 8008630:	dfbffffe 	.word	0xdfbffffe

08008634 <_fflush_r>:
 8008634:	b538      	push	{r3, r4, r5, lr}
 8008636:	690b      	ldr	r3, [r1, #16]
 8008638:	4605      	mov	r5, r0
 800863a:	460c      	mov	r4, r1
 800863c:	b913      	cbnz	r3, 8008644 <_fflush_r+0x10>
 800863e:	2500      	movs	r5, #0
 8008640:	4628      	mov	r0, r5
 8008642:	bd38      	pop	{r3, r4, r5, pc}
 8008644:	b118      	cbz	r0, 800864e <_fflush_r+0x1a>
 8008646:	6a03      	ldr	r3, [r0, #32]
 8008648:	b90b      	cbnz	r3, 800864e <_fflush_r+0x1a>
 800864a:	f7fe fa0f 	bl	8006a6c <__sinit>
 800864e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d0f3      	beq.n	800863e <_fflush_r+0xa>
 8008656:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008658:	07d0      	lsls	r0, r2, #31
 800865a:	d404      	bmi.n	8008666 <_fflush_r+0x32>
 800865c:	0599      	lsls	r1, r3, #22
 800865e:	d402      	bmi.n	8008666 <_fflush_r+0x32>
 8008660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008662:	f7fe fb1a 	bl	8006c9a <__retarget_lock_acquire_recursive>
 8008666:	4628      	mov	r0, r5
 8008668:	4621      	mov	r1, r4
 800866a:	f7ff ff61 	bl	8008530 <__sflush_r>
 800866e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008670:	4605      	mov	r5, r0
 8008672:	07da      	lsls	r2, r3, #31
 8008674:	d4e4      	bmi.n	8008640 <_fflush_r+0xc>
 8008676:	89a3      	ldrh	r3, [r4, #12]
 8008678:	059b      	lsls	r3, r3, #22
 800867a:	d4e1      	bmi.n	8008640 <_fflush_r+0xc>
 800867c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800867e:	f7fe fb0d 	bl	8006c9c <__retarget_lock_release_recursive>
 8008682:	e7dd      	b.n	8008640 <_fflush_r+0xc>

08008684 <memmove>:
 8008684:	4288      	cmp	r0, r1
 8008686:	b510      	push	{r4, lr}
 8008688:	eb01 0402 	add.w	r4, r1, r2
 800868c:	d902      	bls.n	8008694 <memmove+0x10>
 800868e:	4284      	cmp	r4, r0
 8008690:	4623      	mov	r3, r4
 8008692:	d807      	bhi.n	80086a4 <memmove+0x20>
 8008694:	1e43      	subs	r3, r0, #1
 8008696:	42a1      	cmp	r1, r4
 8008698:	d008      	beq.n	80086ac <memmove+0x28>
 800869a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800869e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80086a2:	e7f8      	b.n	8008696 <memmove+0x12>
 80086a4:	4601      	mov	r1, r0
 80086a6:	4402      	add	r2, r0
 80086a8:	428a      	cmp	r2, r1
 80086aa:	d100      	bne.n	80086ae <memmove+0x2a>
 80086ac:	bd10      	pop	{r4, pc}
 80086ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80086b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80086b6:	e7f7      	b.n	80086a8 <memmove+0x24>

080086b8 <_sbrk_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	2300      	movs	r3, #0
 80086bc:	4d05      	ldr	r5, [pc, #20]	; (80086d4 <_sbrk_r+0x1c>)
 80086be:	4604      	mov	r4, r0
 80086c0:	4608      	mov	r0, r1
 80086c2:	602b      	str	r3, [r5, #0]
 80086c4:	f7fa fb7c 	bl	8002dc0 <_sbrk>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_sbrk_r+0x1a>
 80086cc:	682b      	ldr	r3, [r5, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_sbrk_r+0x1a>
 80086d0:	6023      	str	r3, [r4, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	200004d4 	.word	0x200004d4

080086d8 <memcpy>:
 80086d8:	440a      	add	r2, r1
 80086da:	4291      	cmp	r1, r2
 80086dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80086e0:	d100      	bne.n	80086e4 <memcpy+0xc>
 80086e2:	4770      	bx	lr
 80086e4:	b510      	push	{r4, lr}
 80086e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80086ea:	4291      	cmp	r1, r2
 80086ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80086f0:	d1f9      	bne.n	80086e6 <memcpy+0xe>
 80086f2:	bd10      	pop	{r4, pc}

080086f4 <__assert_func>:
 80086f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80086f6:	4614      	mov	r4, r2
 80086f8:	461a      	mov	r2, r3
 80086fa:	4b09      	ldr	r3, [pc, #36]	; (8008720 <__assert_func+0x2c>)
 80086fc:	4605      	mov	r5, r0
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	68d8      	ldr	r0, [r3, #12]
 8008702:	b14c      	cbz	r4, 8008718 <__assert_func+0x24>
 8008704:	4b07      	ldr	r3, [pc, #28]	; (8008724 <__assert_func+0x30>)
 8008706:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800870a:	9100      	str	r1, [sp, #0]
 800870c:	462b      	mov	r3, r5
 800870e:	4906      	ldr	r1, [pc, #24]	; (8008728 <__assert_func+0x34>)
 8008710:	f000 f870 	bl	80087f4 <fiprintf>
 8008714:	f000 f880 	bl	8008818 <abort>
 8008718:	4b04      	ldr	r3, [pc, #16]	; (800872c <__assert_func+0x38>)
 800871a:	461c      	mov	r4, r3
 800871c:	e7f3      	b.n	8008706 <__assert_func+0x12>
 800871e:	bf00      	nop
 8008720:	20000068 	.word	0x20000068
 8008724:	0800916f 	.word	0x0800916f
 8008728:	0800917c 	.word	0x0800917c
 800872c:	080091aa 	.word	0x080091aa

08008730 <_calloc_r>:
 8008730:	b570      	push	{r4, r5, r6, lr}
 8008732:	fba1 5402 	umull	r5, r4, r1, r2
 8008736:	b934      	cbnz	r4, 8008746 <_calloc_r+0x16>
 8008738:	4629      	mov	r1, r5
 800873a:	f7ff f99d 	bl	8007a78 <_malloc_r>
 800873e:	4606      	mov	r6, r0
 8008740:	b928      	cbnz	r0, 800874e <_calloc_r+0x1e>
 8008742:	4630      	mov	r0, r6
 8008744:	bd70      	pop	{r4, r5, r6, pc}
 8008746:	220c      	movs	r2, #12
 8008748:	2600      	movs	r6, #0
 800874a:	6002      	str	r2, [r0, #0]
 800874c:	e7f9      	b.n	8008742 <_calloc_r+0x12>
 800874e:	462a      	mov	r2, r5
 8008750:	4621      	mov	r1, r4
 8008752:	f7fe fa24 	bl	8006b9e <memset>
 8008756:	e7f4      	b.n	8008742 <_calloc_r+0x12>

08008758 <__ascii_mbtowc>:
 8008758:	b082      	sub	sp, #8
 800875a:	b901      	cbnz	r1, 800875e <__ascii_mbtowc+0x6>
 800875c:	a901      	add	r1, sp, #4
 800875e:	b142      	cbz	r2, 8008772 <__ascii_mbtowc+0x1a>
 8008760:	b14b      	cbz	r3, 8008776 <__ascii_mbtowc+0x1e>
 8008762:	7813      	ldrb	r3, [r2, #0]
 8008764:	600b      	str	r3, [r1, #0]
 8008766:	7812      	ldrb	r2, [r2, #0]
 8008768:	1e10      	subs	r0, r2, #0
 800876a:	bf18      	it	ne
 800876c:	2001      	movne	r0, #1
 800876e:	b002      	add	sp, #8
 8008770:	4770      	bx	lr
 8008772:	4610      	mov	r0, r2
 8008774:	e7fb      	b.n	800876e <__ascii_mbtowc+0x16>
 8008776:	f06f 0001 	mvn.w	r0, #1
 800877a:	e7f8      	b.n	800876e <__ascii_mbtowc+0x16>

0800877c <_realloc_r>:
 800877c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008780:	4680      	mov	r8, r0
 8008782:	4614      	mov	r4, r2
 8008784:	460e      	mov	r6, r1
 8008786:	b921      	cbnz	r1, 8008792 <_realloc_r+0x16>
 8008788:	4611      	mov	r1, r2
 800878a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800878e:	f7ff b973 	b.w	8007a78 <_malloc_r>
 8008792:	b92a      	cbnz	r2, 80087a0 <_realloc_r+0x24>
 8008794:	f7ff f900 	bl	8007998 <_free_r>
 8008798:	4625      	mov	r5, r4
 800879a:	4628      	mov	r0, r5
 800879c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087a0:	f000 f841 	bl	8008826 <_malloc_usable_size_r>
 80087a4:	4284      	cmp	r4, r0
 80087a6:	4607      	mov	r7, r0
 80087a8:	d802      	bhi.n	80087b0 <_realloc_r+0x34>
 80087aa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80087ae:	d812      	bhi.n	80087d6 <_realloc_r+0x5a>
 80087b0:	4621      	mov	r1, r4
 80087b2:	4640      	mov	r0, r8
 80087b4:	f7ff f960 	bl	8007a78 <_malloc_r>
 80087b8:	4605      	mov	r5, r0
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d0ed      	beq.n	800879a <_realloc_r+0x1e>
 80087be:	42bc      	cmp	r4, r7
 80087c0:	4622      	mov	r2, r4
 80087c2:	4631      	mov	r1, r6
 80087c4:	bf28      	it	cs
 80087c6:	463a      	movcs	r2, r7
 80087c8:	f7ff ff86 	bl	80086d8 <memcpy>
 80087cc:	4631      	mov	r1, r6
 80087ce:	4640      	mov	r0, r8
 80087d0:	f7ff f8e2 	bl	8007998 <_free_r>
 80087d4:	e7e1      	b.n	800879a <_realloc_r+0x1e>
 80087d6:	4635      	mov	r5, r6
 80087d8:	e7df      	b.n	800879a <_realloc_r+0x1e>

080087da <__ascii_wctomb>:
 80087da:	4603      	mov	r3, r0
 80087dc:	4608      	mov	r0, r1
 80087de:	b141      	cbz	r1, 80087f2 <__ascii_wctomb+0x18>
 80087e0:	2aff      	cmp	r2, #255	; 0xff
 80087e2:	d904      	bls.n	80087ee <__ascii_wctomb+0x14>
 80087e4:	228a      	movs	r2, #138	; 0x8a
 80087e6:	f04f 30ff 	mov.w	r0, #4294967295
 80087ea:	601a      	str	r2, [r3, #0]
 80087ec:	4770      	bx	lr
 80087ee:	2001      	movs	r0, #1
 80087f0:	700a      	strb	r2, [r1, #0]
 80087f2:	4770      	bx	lr

080087f4 <fiprintf>:
 80087f4:	b40e      	push	{r1, r2, r3}
 80087f6:	b503      	push	{r0, r1, lr}
 80087f8:	4601      	mov	r1, r0
 80087fa:	ab03      	add	r3, sp, #12
 80087fc:	4805      	ldr	r0, [pc, #20]	; (8008814 <fiprintf+0x20>)
 80087fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008802:	6800      	ldr	r0, [r0, #0]
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	f000 f83d 	bl	8008884 <_vfiprintf_r>
 800880a:	b002      	add	sp, #8
 800880c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008810:	b003      	add	sp, #12
 8008812:	4770      	bx	lr
 8008814:	20000068 	.word	0x20000068

08008818 <abort>:
 8008818:	2006      	movs	r0, #6
 800881a:	b508      	push	{r3, lr}
 800881c:	f000 fa0a 	bl	8008c34 <raise>
 8008820:	2001      	movs	r0, #1
 8008822:	f7fa fa5a 	bl	8002cda <_exit>

08008826 <_malloc_usable_size_r>:
 8008826:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800882a:	1f18      	subs	r0, r3, #4
 800882c:	2b00      	cmp	r3, #0
 800882e:	bfbc      	itt	lt
 8008830:	580b      	ldrlt	r3, [r1, r0]
 8008832:	18c0      	addlt	r0, r0, r3
 8008834:	4770      	bx	lr

08008836 <__sfputc_r>:
 8008836:	6893      	ldr	r3, [r2, #8]
 8008838:	b410      	push	{r4}
 800883a:	3b01      	subs	r3, #1
 800883c:	2b00      	cmp	r3, #0
 800883e:	6093      	str	r3, [r2, #8]
 8008840:	da07      	bge.n	8008852 <__sfputc_r+0x1c>
 8008842:	6994      	ldr	r4, [r2, #24]
 8008844:	42a3      	cmp	r3, r4
 8008846:	db01      	blt.n	800884c <__sfputc_r+0x16>
 8008848:	290a      	cmp	r1, #10
 800884a:	d102      	bne.n	8008852 <__sfputc_r+0x1c>
 800884c:	bc10      	pop	{r4}
 800884e:	f000 b933 	b.w	8008ab8 <__swbuf_r>
 8008852:	6813      	ldr	r3, [r2, #0]
 8008854:	1c58      	adds	r0, r3, #1
 8008856:	6010      	str	r0, [r2, #0]
 8008858:	7019      	strb	r1, [r3, #0]
 800885a:	4608      	mov	r0, r1
 800885c:	bc10      	pop	{r4}
 800885e:	4770      	bx	lr

08008860 <__sfputs_r>:
 8008860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008862:	4606      	mov	r6, r0
 8008864:	460f      	mov	r7, r1
 8008866:	4614      	mov	r4, r2
 8008868:	18d5      	adds	r5, r2, r3
 800886a:	42ac      	cmp	r4, r5
 800886c:	d101      	bne.n	8008872 <__sfputs_r+0x12>
 800886e:	2000      	movs	r0, #0
 8008870:	e007      	b.n	8008882 <__sfputs_r+0x22>
 8008872:	463a      	mov	r2, r7
 8008874:	4630      	mov	r0, r6
 8008876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800887a:	f7ff ffdc 	bl	8008836 <__sfputc_r>
 800887e:	1c43      	adds	r3, r0, #1
 8008880:	d1f3      	bne.n	800886a <__sfputs_r+0xa>
 8008882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008884 <_vfiprintf_r>:
 8008884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008888:	460d      	mov	r5, r1
 800888a:	4614      	mov	r4, r2
 800888c:	4698      	mov	r8, r3
 800888e:	4606      	mov	r6, r0
 8008890:	b09d      	sub	sp, #116	; 0x74
 8008892:	b118      	cbz	r0, 800889c <_vfiprintf_r+0x18>
 8008894:	6a03      	ldr	r3, [r0, #32]
 8008896:	b90b      	cbnz	r3, 800889c <_vfiprintf_r+0x18>
 8008898:	f7fe f8e8 	bl	8006a6c <__sinit>
 800889c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800889e:	07d9      	lsls	r1, r3, #31
 80088a0:	d405      	bmi.n	80088ae <_vfiprintf_r+0x2a>
 80088a2:	89ab      	ldrh	r3, [r5, #12]
 80088a4:	059a      	lsls	r2, r3, #22
 80088a6:	d402      	bmi.n	80088ae <_vfiprintf_r+0x2a>
 80088a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088aa:	f7fe f9f6 	bl	8006c9a <__retarget_lock_acquire_recursive>
 80088ae:	89ab      	ldrh	r3, [r5, #12]
 80088b0:	071b      	lsls	r3, r3, #28
 80088b2:	d501      	bpl.n	80088b8 <_vfiprintf_r+0x34>
 80088b4:	692b      	ldr	r3, [r5, #16]
 80088b6:	b99b      	cbnz	r3, 80088e0 <_vfiprintf_r+0x5c>
 80088b8:	4629      	mov	r1, r5
 80088ba:	4630      	mov	r0, r6
 80088bc:	f000 f93a 	bl	8008b34 <__swsetup_r>
 80088c0:	b170      	cbz	r0, 80088e0 <_vfiprintf_r+0x5c>
 80088c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088c4:	07dc      	lsls	r4, r3, #31
 80088c6:	d504      	bpl.n	80088d2 <_vfiprintf_r+0x4e>
 80088c8:	f04f 30ff 	mov.w	r0, #4294967295
 80088cc:	b01d      	add	sp, #116	; 0x74
 80088ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088d2:	89ab      	ldrh	r3, [r5, #12]
 80088d4:	0598      	lsls	r0, r3, #22
 80088d6:	d4f7      	bmi.n	80088c8 <_vfiprintf_r+0x44>
 80088d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088da:	f7fe f9df 	bl	8006c9c <__retarget_lock_release_recursive>
 80088de:	e7f3      	b.n	80088c8 <_vfiprintf_r+0x44>
 80088e0:	2300      	movs	r3, #0
 80088e2:	9309      	str	r3, [sp, #36]	; 0x24
 80088e4:	2320      	movs	r3, #32
 80088e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80088ea:	2330      	movs	r3, #48	; 0x30
 80088ec:	f04f 0901 	mov.w	r9, #1
 80088f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80088f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8008aa4 <_vfiprintf_r+0x220>
 80088f8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80088fc:	4623      	mov	r3, r4
 80088fe:	469a      	mov	sl, r3
 8008900:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008904:	b10a      	cbz	r2, 800890a <_vfiprintf_r+0x86>
 8008906:	2a25      	cmp	r2, #37	; 0x25
 8008908:	d1f9      	bne.n	80088fe <_vfiprintf_r+0x7a>
 800890a:	ebba 0b04 	subs.w	fp, sl, r4
 800890e:	d00b      	beq.n	8008928 <_vfiprintf_r+0xa4>
 8008910:	465b      	mov	r3, fp
 8008912:	4622      	mov	r2, r4
 8008914:	4629      	mov	r1, r5
 8008916:	4630      	mov	r0, r6
 8008918:	f7ff ffa2 	bl	8008860 <__sfputs_r>
 800891c:	3001      	adds	r0, #1
 800891e:	f000 80a9 	beq.w	8008a74 <_vfiprintf_r+0x1f0>
 8008922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008924:	445a      	add	r2, fp
 8008926:	9209      	str	r2, [sp, #36]	; 0x24
 8008928:	f89a 3000 	ldrb.w	r3, [sl]
 800892c:	2b00      	cmp	r3, #0
 800892e:	f000 80a1 	beq.w	8008a74 <_vfiprintf_r+0x1f0>
 8008932:	2300      	movs	r3, #0
 8008934:	f04f 32ff 	mov.w	r2, #4294967295
 8008938:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800893c:	f10a 0a01 	add.w	sl, sl, #1
 8008940:	9304      	str	r3, [sp, #16]
 8008942:	9307      	str	r3, [sp, #28]
 8008944:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008948:	931a      	str	r3, [sp, #104]	; 0x68
 800894a:	4654      	mov	r4, sl
 800894c:	2205      	movs	r2, #5
 800894e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008952:	4854      	ldr	r0, [pc, #336]	; (8008aa4 <_vfiprintf_r+0x220>)
 8008954:	f7fe f9a3 	bl	8006c9e <memchr>
 8008958:	9a04      	ldr	r2, [sp, #16]
 800895a:	b9d8      	cbnz	r0, 8008994 <_vfiprintf_r+0x110>
 800895c:	06d1      	lsls	r1, r2, #27
 800895e:	bf44      	itt	mi
 8008960:	2320      	movmi	r3, #32
 8008962:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008966:	0713      	lsls	r3, r2, #28
 8008968:	bf44      	itt	mi
 800896a:	232b      	movmi	r3, #43	; 0x2b
 800896c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008970:	f89a 3000 	ldrb.w	r3, [sl]
 8008974:	2b2a      	cmp	r3, #42	; 0x2a
 8008976:	d015      	beq.n	80089a4 <_vfiprintf_r+0x120>
 8008978:	4654      	mov	r4, sl
 800897a:	2000      	movs	r0, #0
 800897c:	f04f 0c0a 	mov.w	ip, #10
 8008980:	9a07      	ldr	r2, [sp, #28]
 8008982:	4621      	mov	r1, r4
 8008984:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008988:	3b30      	subs	r3, #48	; 0x30
 800898a:	2b09      	cmp	r3, #9
 800898c:	d94d      	bls.n	8008a2a <_vfiprintf_r+0x1a6>
 800898e:	b1b0      	cbz	r0, 80089be <_vfiprintf_r+0x13a>
 8008990:	9207      	str	r2, [sp, #28]
 8008992:	e014      	b.n	80089be <_vfiprintf_r+0x13a>
 8008994:	eba0 0308 	sub.w	r3, r0, r8
 8008998:	fa09 f303 	lsl.w	r3, r9, r3
 800899c:	4313      	orrs	r3, r2
 800899e:	46a2      	mov	sl, r4
 80089a0:	9304      	str	r3, [sp, #16]
 80089a2:	e7d2      	b.n	800894a <_vfiprintf_r+0xc6>
 80089a4:	9b03      	ldr	r3, [sp, #12]
 80089a6:	1d19      	adds	r1, r3, #4
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	9103      	str	r1, [sp, #12]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	bfbb      	ittet	lt
 80089b0:	425b      	neglt	r3, r3
 80089b2:	f042 0202 	orrlt.w	r2, r2, #2
 80089b6:	9307      	strge	r3, [sp, #28]
 80089b8:	9307      	strlt	r3, [sp, #28]
 80089ba:	bfb8      	it	lt
 80089bc:	9204      	strlt	r2, [sp, #16]
 80089be:	7823      	ldrb	r3, [r4, #0]
 80089c0:	2b2e      	cmp	r3, #46	; 0x2e
 80089c2:	d10c      	bne.n	80089de <_vfiprintf_r+0x15a>
 80089c4:	7863      	ldrb	r3, [r4, #1]
 80089c6:	2b2a      	cmp	r3, #42	; 0x2a
 80089c8:	d134      	bne.n	8008a34 <_vfiprintf_r+0x1b0>
 80089ca:	9b03      	ldr	r3, [sp, #12]
 80089cc:	3402      	adds	r4, #2
 80089ce:	1d1a      	adds	r2, r3, #4
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	9203      	str	r2, [sp, #12]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	bfb8      	it	lt
 80089d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80089dc:	9305      	str	r3, [sp, #20]
 80089de:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008aa8 <_vfiprintf_r+0x224>
 80089e2:	2203      	movs	r2, #3
 80089e4:	4650      	mov	r0, sl
 80089e6:	7821      	ldrb	r1, [r4, #0]
 80089e8:	f7fe f959 	bl	8006c9e <memchr>
 80089ec:	b138      	cbz	r0, 80089fe <_vfiprintf_r+0x17a>
 80089ee:	2240      	movs	r2, #64	; 0x40
 80089f0:	9b04      	ldr	r3, [sp, #16]
 80089f2:	eba0 000a 	sub.w	r0, r0, sl
 80089f6:	4082      	lsls	r2, r0
 80089f8:	4313      	orrs	r3, r2
 80089fa:	3401      	adds	r4, #1
 80089fc:	9304      	str	r3, [sp, #16]
 80089fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a02:	2206      	movs	r2, #6
 8008a04:	4829      	ldr	r0, [pc, #164]	; (8008aac <_vfiprintf_r+0x228>)
 8008a06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a0a:	f7fe f948 	bl	8006c9e <memchr>
 8008a0e:	2800      	cmp	r0, #0
 8008a10:	d03f      	beq.n	8008a92 <_vfiprintf_r+0x20e>
 8008a12:	4b27      	ldr	r3, [pc, #156]	; (8008ab0 <_vfiprintf_r+0x22c>)
 8008a14:	bb1b      	cbnz	r3, 8008a5e <_vfiprintf_r+0x1da>
 8008a16:	9b03      	ldr	r3, [sp, #12]
 8008a18:	3307      	adds	r3, #7
 8008a1a:	f023 0307 	bic.w	r3, r3, #7
 8008a1e:	3308      	adds	r3, #8
 8008a20:	9303      	str	r3, [sp, #12]
 8008a22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a24:	443b      	add	r3, r7
 8008a26:	9309      	str	r3, [sp, #36]	; 0x24
 8008a28:	e768      	b.n	80088fc <_vfiprintf_r+0x78>
 8008a2a:	460c      	mov	r4, r1
 8008a2c:	2001      	movs	r0, #1
 8008a2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a32:	e7a6      	b.n	8008982 <_vfiprintf_r+0xfe>
 8008a34:	2300      	movs	r3, #0
 8008a36:	f04f 0c0a 	mov.w	ip, #10
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	3401      	adds	r4, #1
 8008a3e:	9305      	str	r3, [sp, #20]
 8008a40:	4620      	mov	r0, r4
 8008a42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a46:	3a30      	subs	r2, #48	; 0x30
 8008a48:	2a09      	cmp	r2, #9
 8008a4a:	d903      	bls.n	8008a54 <_vfiprintf_r+0x1d0>
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d0c6      	beq.n	80089de <_vfiprintf_r+0x15a>
 8008a50:	9105      	str	r1, [sp, #20]
 8008a52:	e7c4      	b.n	80089de <_vfiprintf_r+0x15a>
 8008a54:	4604      	mov	r4, r0
 8008a56:	2301      	movs	r3, #1
 8008a58:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a5c:	e7f0      	b.n	8008a40 <_vfiprintf_r+0x1bc>
 8008a5e:	ab03      	add	r3, sp, #12
 8008a60:	9300      	str	r3, [sp, #0]
 8008a62:	462a      	mov	r2, r5
 8008a64:	4630      	mov	r0, r6
 8008a66:	4b13      	ldr	r3, [pc, #76]	; (8008ab4 <_vfiprintf_r+0x230>)
 8008a68:	a904      	add	r1, sp, #16
 8008a6a:	f7fd fbb1 	bl	80061d0 <_printf_float>
 8008a6e:	4607      	mov	r7, r0
 8008a70:	1c78      	adds	r0, r7, #1
 8008a72:	d1d6      	bne.n	8008a22 <_vfiprintf_r+0x19e>
 8008a74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008a76:	07d9      	lsls	r1, r3, #31
 8008a78:	d405      	bmi.n	8008a86 <_vfiprintf_r+0x202>
 8008a7a:	89ab      	ldrh	r3, [r5, #12]
 8008a7c:	059a      	lsls	r2, r3, #22
 8008a7e:	d402      	bmi.n	8008a86 <_vfiprintf_r+0x202>
 8008a80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008a82:	f7fe f90b 	bl	8006c9c <__retarget_lock_release_recursive>
 8008a86:	89ab      	ldrh	r3, [r5, #12]
 8008a88:	065b      	lsls	r3, r3, #25
 8008a8a:	f53f af1d 	bmi.w	80088c8 <_vfiprintf_r+0x44>
 8008a8e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008a90:	e71c      	b.n	80088cc <_vfiprintf_r+0x48>
 8008a92:	ab03      	add	r3, sp, #12
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	462a      	mov	r2, r5
 8008a98:	4630      	mov	r0, r6
 8008a9a:	4b06      	ldr	r3, [pc, #24]	; (8008ab4 <_vfiprintf_r+0x230>)
 8008a9c:	a904      	add	r1, sp, #16
 8008a9e:	f7fd fe37 	bl	8006710 <_printf_i>
 8008aa2:	e7e4      	b.n	8008a6e <_vfiprintf_r+0x1ea>
 8008aa4:	08009154 	.word	0x08009154
 8008aa8:	0800915a 	.word	0x0800915a
 8008aac:	0800915e 	.word	0x0800915e
 8008ab0:	080061d1 	.word	0x080061d1
 8008ab4:	08008861 	.word	0x08008861

08008ab8 <__swbuf_r>:
 8008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aba:	460e      	mov	r6, r1
 8008abc:	4614      	mov	r4, r2
 8008abe:	4605      	mov	r5, r0
 8008ac0:	b118      	cbz	r0, 8008aca <__swbuf_r+0x12>
 8008ac2:	6a03      	ldr	r3, [r0, #32]
 8008ac4:	b90b      	cbnz	r3, 8008aca <__swbuf_r+0x12>
 8008ac6:	f7fd ffd1 	bl	8006a6c <__sinit>
 8008aca:	69a3      	ldr	r3, [r4, #24]
 8008acc:	60a3      	str	r3, [r4, #8]
 8008ace:	89a3      	ldrh	r3, [r4, #12]
 8008ad0:	071a      	lsls	r2, r3, #28
 8008ad2:	d525      	bpl.n	8008b20 <__swbuf_r+0x68>
 8008ad4:	6923      	ldr	r3, [r4, #16]
 8008ad6:	b31b      	cbz	r3, 8008b20 <__swbuf_r+0x68>
 8008ad8:	6823      	ldr	r3, [r4, #0]
 8008ada:	6922      	ldr	r2, [r4, #16]
 8008adc:	b2f6      	uxtb	r6, r6
 8008ade:	1a98      	subs	r0, r3, r2
 8008ae0:	6963      	ldr	r3, [r4, #20]
 8008ae2:	4637      	mov	r7, r6
 8008ae4:	4283      	cmp	r3, r0
 8008ae6:	dc04      	bgt.n	8008af2 <__swbuf_r+0x3a>
 8008ae8:	4621      	mov	r1, r4
 8008aea:	4628      	mov	r0, r5
 8008aec:	f7ff fda2 	bl	8008634 <_fflush_r>
 8008af0:	b9e0      	cbnz	r0, 8008b2c <__swbuf_r+0x74>
 8008af2:	68a3      	ldr	r3, [r4, #8]
 8008af4:	3b01      	subs	r3, #1
 8008af6:	60a3      	str	r3, [r4, #8]
 8008af8:	6823      	ldr	r3, [r4, #0]
 8008afa:	1c5a      	adds	r2, r3, #1
 8008afc:	6022      	str	r2, [r4, #0]
 8008afe:	701e      	strb	r6, [r3, #0]
 8008b00:	6962      	ldr	r2, [r4, #20]
 8008b02:	1c43      	adds	r3, r0, #1
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d004      	beq.n	8008b12 <__swbuf_r+0x5a>
 8008b08:	89a3      	ldrh	r3, [r4, #12]
 8008b0a:	07db      	lsls	r3, r3, #31
 8008b0c:	d506      	bpl.n	8008b1c <__swbuf_r+0x64>
 8008b0e:	2e0a      	cmp	r6, #10
 8008b10:	d104      	bne.n	8008b1c <__swbuf_r+0x64>
 8008b12:	4621      	mov	r1, r4
 8008b14:	4628      	mov	r0, r5
 8008b16:	f7ff fd8d 	bl	8008634 <_fflush_r>
 8008b1a:	b938      	cbnz	r0, 8008b2c <__swbuf_r+0x74>
 8008b1c:	4638      	mov	r0, r7
 8008b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b20:	4621      	mov	r1, r4
 8008b22:	4628      	mov	r0, r5
 8008b24:	f000 f806 	bl	8008b34 <__swsetup_r>
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	d0d5      	beq.n	8008ad8 <__swbuf_r+0x20>
 8008b2c:	f04f 37ff 	mov.w	r7, #4294967295
 8008b30:	e7f4      	b.n	8008b1c <__swbuf_r+0x64>
	...

08008b34 <__swsetup_r>:
 8008b34:	b538      	push	{r3, r4, r5, lr}
 8008b36:	4b2a      	ldr	r3, [pc, #168]	; (8008be0 <__swsetup_r+0xac>)
 8008b38:	4605      	mov	r5, r0
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	460c      	mov	r4, r1
 8008b3e:	b118      	cbz	r0, 8008b48 <__swsetup_r+0x14>
 8008b40:	6a03      	ldr	r3, [r0, #32]
 8008b42:	b90b      	cbnz	r3, 8008b48 <__swsetup_r+0x14>
 8008b44:	f7fd ff92 	bl	8006a6c <__sinit>
 8008b48:	89a3      	ldrh	r3, [r4, #12]
 8008b4a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b4e:	0718      	lsls	r0, r3, #28
 8008b50:	d422      	bmi.n	8008b98 <__swsetup_r+0x64>
 8008b52:	06d9      	lsls	r1, r3, #27
 8008b54:	d407      	bmi.n	8008b66 <__swsetup_r+0x32>
 8008b56:	2309      	movs	r3, #9
 8008b58:	602b      	str	r3, [r5, #0]
 8008b5a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b62:	81a3      	strh	r3, [r4, #12]
 8008b64:	e034      	b.n	8008bd0 <__swsetup_r+0x9c>
 8008b66:	0758      	lsls	r0, r3, #29
 8008b68:	d512      	bpl.n	8008b90 <__swsetup_r+0x5c>
 8008b6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b6c:	b141      	cbz	r1, 8008b80 <__swsetup_r+0x4c>
 8008b6e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b72:	4299      	cmp	r1, r3
 8008b74:	d002      	beq.n	8008b7c <__swsetup_r+0x48>
 8008b76:	4628      	mov	r0, r5
 8008b78:	f7fe ff0e 	bl	8007998 <_free_r>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	6363      	str	r3, [r4, #52]	; 0x34
 8008b80:	89a3      	ldrh	r3, [r4, #12]
 8008b82:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b86:	81a3      	strh	r3, [r4, #12]
 8008b88:	2300      	movs	r3, #0
 8008b8a:	6063      	str	r3, [r4, #4]
 8008b8c:	6923      	ldr	r3, [r4, #16]
 8008b8e:	6023      	str	r3, [r4, #0]
 8008b90:	89a3      	ldrh	r3, [r4, #12]
 8008b92:	f043 0308 	orr.w	r3, r3, #8
 8008b96:	81a3      	strh	r3, [r4, #12]
 8008b98:	6923      	ldr	r3, [r4, #16]
 8008b9a:	b94b      	cbnz	r3, 8008bb0 <__swsetup_r+0x7c>
 8008b9c:	89a3      	ldrh	r3, [r4, #12]
 8008b9e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ba2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ba6:	d003      	beq.n	8008bb0 <__swsetup_r+0x7c>
 8008ba8:	4621      	mov	r1, r4
 8008baa:	4628      	mov	r0, r5
 8008bac:	f000 f883 	bl	8008cb6 <__smakebuf_r>
 8008bb0:	89a0      	ldrh	r0, [r4, #12]
 8008bb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bb6:	f010 0301 	ands.w	r3, r0, #1
 8008bba:	d00a      	beq.n	8008bd2 <__swsetup_r+0x9e>
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	60a3      	str	r3, [r4, #8]
 8008bc0:	6963      	ldr	r3, [r4, #20]
 8008bc2:	425b      	negs	r3, r3
 8008bc4:	61a3      	str	r3, [r4, #24]
 8008bc6:	6923      	ldr	r3, [r4, #16]
 8008bc8:	b943      	cbnz	r3, 8008bdc <__swsetup_r+0xa8>
 8008bca:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008bce:	d1c4      	bne.n	8008b5a <__swsetup_r+0x26>
 8008bd0:	bd38      	pop	{r3, r4, r5, pc}
 8008bd2:	0781      	lsls	r1, r0, #30
 8008bd4:	bf58      	it	pl
 8008bd6:	6963      	ldrpl	r3, [r4, #20]
 8008bd8:	60a3      	str	r3, [r4, #8]
 8008bda:	e7f4      	b.n	8008bc6 <__swsetup_r+0x92>
 8008bdc:	2000      	movs	r0, #0
 8008bde:	e7f7      	b.n	8008bd0 <__swsetup_r+0x9c>
 8008be0:	20000068 	.word	0x20000068

08008be4 <_raise_r>:
 8008be4:	291f      	cmp	r1, #31
 8008be6:	b538      	push	{r3, r4, r5, lr}
 8008be8:	4604      	mov	r4, r0
 8008bea:	460d      	mov	r5, r1
 8008bec:	d904      	bls.n	8008bf8 <_raise_r+0x14>
 8008bee:	2316      	movs	r3, #22
 8008bf0:	6003      	str	r3, [r0, #0]
 8008bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bf6:	bd38      	pop	{r3, r4, r5, pc}
 8008bf8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008bfa:	b112      	cbz	r2, 8008c02 <_raise_r+0x1e>
 8008bfc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c00:	b94b      	cbnz	r3, 8008c16 <_raise_r+0x32>
 8008c02:	4620      	mov	r0, r4
 8008c04:	f000 f830 	bl	8008c68 <_getpid_r>
 8008c08:	462a      	mov	r2, r5
 8008c0a:	4601      	mov	r1, r0
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c12:	f000 b817 	b.w	8008c44 <_kill_r>
 8008c16:	2b01      	cmp	r3, #1
 8008c18:	d00a      	beq.n	8008c30 <_raise_r+0x4c>
 8008c1a:	1c59      	adds	r1, r3, #1
 8008c1c:	d103      	bne.n	8008c26 <_raise_r+0x42>
 8008c1e:	2316      	movs	r3, #22
 8008c20:	6003      	str	r3, [r0, #0]
 8008c22:	2001      	movs	r0, #1
 8008c24:	e7e7      	b.n	8008bf6 <_raise_r+0x12>
 8008c26:	2400      	movs	r4, #0
 8008c28:	4628      	mov	r0, r5
 8008c2a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008c2e:	4798      	blx	r3
 8008c30:	2000      	movs	r0, #0
 8008c32:	e7e0      	b.n	8008bf6 <_raise_r+0x12>

08008c34 <raise>:
 8008c34:	4b02      	ldr	r3, [pc, #8]	; (8008c40 <raise+0xc>)
 8008c36:	4601      	mov	r1, r0
 8008c38:	6818      	ldr	r0, [r3, #0]
 8008c3a:	f7ff bfd3 	b.w	8008be4 <_raise_r>
 8008c3e:	bf00      	nop
 8008c40:	20000068 	.word	0x20000068

08008c44 <_kill_r>:
 8008c44:	b538      	push	{r3, r4, r5, lr}
 8008c46:	2300      	movs	r3, #0
 8008c48:	4d06      	ldr	r5, [pc, #24]	; (8008c64 <_kill_r+0x20>)
 8008c4a:	4604      	mov	r4, r0
 8008c4c:	4608      	mov	r0, r1
 8008c4e:	4611      	mov	r1, r2
 8008c50:	602b      	str	r3, [r5, #0]
 8008c52:	f7fa f832 	bl	8002cba <_kill>
 8008c56:	1c43      	adds	r3, r0, #1
 8008c58:	d102      	bne.n	8008c60 <_kill_r+0x1c>
 8008c5a:	682b      	ldr	r3, [r5, #0]
 8008c5c:	b103      	cbz	r3, 8008c60 <_kill_r+0x1c>
 8008c5e:	6023      	str	r3, [r4, #0]
 8008c60:	bd38      	pop	{r3, r4, r5, pc}
 8008c62:	bf00      	nop
 8008c64:	200004d4 	.word	0x200004d4

08008c68 <_getpid_r>:
 8008c68:	f7fa b820 	b.w	8002cac <_getpid>

08008c6c <__swhatbuf_r>:
 8008c6c:	b570      	push	{r4, r5, r6, lr}
 8008c6e:	460c      	mov	r4, r1
 8008c70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c74:	4615      	mov	r5, r2
 8008c76:	2900      	cmp	r1, #0
 8008c78:	461e      	mov	r6, r3
 8008c7a:	b096      	sub	sp, #88	; 0x58
 8008c7c:	da0c      	bge.n	8008c98 <__swhatbuf_r+0x2c>
 8008c7e:	89a3      	ldrh	r3, [r4, #12]
 8008c80:	2100      	movs	r1, #0
 8008c82:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008c86:	bf0c      	ite	eq
 8008c88:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008c8c:	2340      	movne	r3, #64	; 0x40
 8008c8e:	2000      	movs	r0, #0
 8008c90:	6031      	str	r1, [r6, #0]
 8008c92:	602b      	str	r3, [r5, #0]
 8008c94:	b016      	add	sp, #88	; 0x58
 8008c96:	bd70      	pop	{r4, r5, r6, pc}
 8008c98:	466a      	mov	r2, sp
 8008c9a:	f000 f849 	bl	8008d30 <_fstat_r>
 8008c9e:	2800      	cmp	r0, #0
 8008ca0:	dbed      	blt.n	8008c7e <__swhatbuf_r+0x12>
 8008ca2:	9901      	ldr	r1, [sp, #4]
 8008ca4:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008ca8:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008cac:	4259      	negs	r1, r3
 8008cae:	4159      	adcs	r1, r3
 8008cb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cb4:	e7eb      	b.n	8008c8e <__swhatbuf_r+0x22>

08008cb6 <__smakebuf_r>:
 8008cb6:	898b      	ldrh	r3, [r1, #12]
 8008cb8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008cba:	079d      	lsls	r5, r3, #30
 8008cbc:	4606      	mov	r6, r0
 8008cbe:	460c      	mov	r4, r1
 8008cc0:	d507      	bpl.n	8008cd2 <__smakebuf_r+0x1c>
 8008cc2:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008cc6:	6023      	str	r3, [r4, #0]
 8008cc8:	6123      	str	r3, [r4, #16]
 8008cca:	2301      	movs	r3, #1
 8008ccc:	6163      	str	r3, [r4, #20]
 8008cce:	b002      	add	sp, #8
 8008cd0:	bd70      	pop	{r4, r5, r6, pc}
 8008cd2:	466a      	mov	r2, sp
 8008cd4:	ab01      	add	r3, sp, #4
 8008cd6:	f7ff ffc9 	bl	8008c6c <__swhatbuf_r>
 8008cda:	9900      	ldr	r1, [sp, #0]
 8008cdc:	4605      	mov	r5, r0
 8008cde:	4630      	mov	r0, r6
 8008ce0:	f7fe feca 	bl	8007a78 <_malloc_r>
 8008ce4:	b948      	cbnz	r0, 8008cfa <__smakebuf_r+0x44>
 8008ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cea:	059a      	lsls	r2, r3, #22
 8008cec:	d4ef      	bmi.n	8008cce <__smakebuf_r+0x18>
 8008cee:	f023 0303 	bic.w	r3, r3, #3
 8008cf2:	f043 0302 	orr.w	r3, r3, #2
 8008cf6:	81a3      	strh	r3, [r4, #12]
 8008cf8:	e7e3      	b.n	8008cc2 <__smakebuf_r+0xc>
 8008cfa:	89a3      	ldrh	r3, [r4, #12]
 8008cfc:	6020      	str	r0, [r4, #0]
 8008cfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d02:	81a3      	strh	r3, [r4, #12]
 8008d04:	9b00      	ldr	r3, [sp, #0]
 8008d06:	6120      	str	r0, [r4, #16]
 8008d08:	6163      	str	r3, [r4, #20]
 8008d0a:	9b01      	ldr	r3, [sp, #4]
 8008d0c:	b15b      	cbz	r3, 8008d26 <__smakebuf_r+0x70>
 8008d0e:	4630      	mov	r0, r6
 8008d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d14:	f000 f81e 	bl	8008d54 <_isatty_r>
 8008d18:	b128      	cbz	r0, 8008d26 <__smakebuf_r+0x70>
 8008d1a:	89a3      	ldrh	r3, [r4, #12]
 8008d1c:	f023 0303 	bic.w	r3, r3, #3
 8008d20:	f043 0301 	orr.w	r3, r3, #1
 8008d24:	81a3      	strh	r3, [r4, #12]
 8008d26:	89a3      	ldrh	r3, [r4, #12]
 8008d28:	431d      	orrs	r5, r3
 8008d2a:	81a5      	strh	r5, [r4, #12]
 8008d2c:	e7cf      	b.n	8008cce <__smakebuf_r+0x18>
	...

08008d30 <_fstat_r>:
 8008d30:	b538      	push	{r3, r4, r5, lr}
 8008d32:	2300      	movs	r3, #0
 8008d34:	4d06      	ldr	r5, [pc, #24]	; (8008d50 <_fstat_r+0x20>)
 8008d36:	4604      	mov	r4, r0
 8008d38:	4608      	mov	r0, r1
 8008d3a:	4611      	mov	r1, r2
 8008d3c:	602b      	str	r3, [r5, #0]
 8008d3e:	f7fa f81a 	bl	8002d76 <_fstat>
 8008d42:	1c43      	adds	r3, r0, #1
 8008d44:	d102      	bne.n	8008d4c <_fstat_r+0x1c>
 8008d46:	682b      	ldr	r3, [r5, #0]
 8008d48:	b103      	cbz	r3, 8008d4c <_fstat_r+0x1c>
 8008d4a:	6023      	str	r3, [r4, #0]
 8008d4c:	bd38      	pop	{r3, r4, r5, pc}
 8008d4e:	bf00      	nop
 8008d50:	200004d4 	.word	0x200004d4

08008d54 <_isatty_r>:
 8008d54:	b538      	push	{r3, r4, r5, lr}
 8008d56:	2300      	movs	r3, #0
 8008d58:	4d05      	ldr	r5, [pc, #20]	; (8008d70 <_isatty_r+0x1c>)
 8008d5a:	4604      	mov	r4, r0
 8008d5c:	4608      	mov	r0, r1
 8008d5e:	602b      	str	r3, [r5, #0]
 8008d60:	f7fa f818 	bl	8002d94 <_isatty>
 8008d64:	1c43      	adds	r3, r0, #1
 8008d66:	d102      	bne.n	8008d6e <_isatty_r+0x1a>
 8008d68:	682b      	ldr	r3, [r5, #0]
 8008d6a:	b103      	cbz	r3, 8008d6e <_isatty_r+0x1a>
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	bd38      	pop	{r3, r4, r5, pc}
 8008d70:	200004d4 	.word	0x200004d4

08008d74 <_init>:
 8008d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d76:	bf00      	nop
 8008d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d7a:	bc08      	pop	{r3}
 8008d7c:	469e      	mov	lr, r3
 8008d7e:	4770      	bx	lr

08008d80 <_fini>:
 8008d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d82:	bf00      	nop
 8008d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d86:	bc08      	pop	{r3}
 8008d88:	469e      	mov	lr, r3
 8008d8a:	4770      	bx	lr
