#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 21 10:48:54 2024
# Process ID: 9912
# Current directory: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14048 C:\Users\Home\Documents\EPFL\MA3\DSD\dsd_projectv1\lab08_mandelbrot\vivado_project\project_final.xpr
# Log file: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/vivado.log
# Journal file: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project'
WARNING: [Board 49-91] Board repository path 'C:/Users/Home/Documents/EPFL/MA3/DSD/lab01_vivado_handout/lab/pynq/board_files' does not exist, it will not be used to search board files.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Home/Documents/EPFL/MA3/DSD/lab01_vivado_handout/lab/pynq/board_files'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 999.613 ; gain = 0.000
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {false} CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {9.375} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15.625} CONFIG.CLKOUT1_JITTER {120.155} CONFIG.CLKOUT1_PHASE_ERROR {86.876}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 4
[Sat Dec 21 10:53:03 2024] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files -ipstatic_source_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/modelsim} {questa=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/questa} {riviera=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/ourimage.coe' provided. It will be converted relative to IP Instance files '../../../../../src/ourimage.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {49152} CONFIG.Read_Width_A {12} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/ourimage.coe} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/src/ourimage.coe' provided. It will be converted relative to IP Instance files '../../../../../src/ourimage.coe'
generate_target {instantiation_template} [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
[Sat Dec 21 10:59:15 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files -ipstatic_source_dir C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/modelsim} {questa=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/questa} {riviera=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/riviera} {activehdl=C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
[Sat Dec 21 11:00:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Dec 21 11:01:26 2024] Launched impl_1...
Run output will be captured here: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec 21 11:03:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1021.727 ; gain = 17.789
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2566.637 ; gain = 1544.910
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/Home/Documents/EPFL/MA3/DSD/dsd_projectv1/lab08_mandelbrot/vivado_project/project_final.runs/impl_1/mandelbrot_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 21 11:57:47 2024...
