# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2014.4
# Copyright (C) 2014 Xilinx Inc. All rights reserved.
# 
# ==============================================================


Family       : virtex7
Device       : xc7v2000t
Package      : fhg1761
Speed Grade  : -1
Clock Period : 5.000 ns
