

================================================================
== Vivado HLS Report for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s'
================================================================
* Date:           Tue Apr 23 17:31:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.410|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   40|   40|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                      |                                                           |  Latency  |  Interval | Pipeline |
        |                               Instance                               |                           Module                          | min | max | min | max |   Type   |
        +----------------------------------------------------------------------+-----------------------------------------------------------+-----+-----+-----+-----+----------+
        |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |    2|    2|    3|    3| function |
        +----------------------------------------------------------------------+-----------------------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1129|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      1|     186|    627|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    378|    -|
|Register         |        0|      -|    1698|    320|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      1|    1884|   2454|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |                               Instance                               |                           Module                          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_mul_17ns_18s_26_2_1_U909                                |myproject_axi_mul_17ns_18s_26_2_1                          |        0|      1|   75|    2|    0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  111|  625|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                                 |                                                           |        0|      1|  186|  627|    0|
    +----------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_exp_tab7jG  |        1|  0|   0|    0|   256|   17|     1|         4352|
    |invert_table2_U  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config13_s_invert_8jQ  |        1|  0|   0|    0|   256|   18|     1|         4608|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                                  |        2|  0|   0|    0|   512|   35|     2|         8960|
    +-----------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln746_fu_1517_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1439_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1511_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1560_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1546_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1425_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_553_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_2_fu_578_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_3_fu_603_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_4_fu_628_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_5_fu_653_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_6_fu_678_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_7_fu_703_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_8_fu_728_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_9_fu_753_p2            |     -    |      0|  0|  24|          17|          17|
    |sub_ln1193_fu_528_p2              |     -    |      0|  0|  24|          17|          17|
    |and_ln786_1_fu_904_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_928_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_952_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_976_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_1000_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_1024_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_1048_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1072_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1096_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_880_p2               |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op402         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op52          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1588_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1457_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_431_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_453_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_3_fu_435_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_4_fu_439_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_5_fu_477_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_6_fu_491_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_7_fu_501_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_8_fu_510_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_427_p2             |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1475_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1602_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_918_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_942_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_966_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_990_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_1014_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_1038_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_1062_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1086_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1110_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_894_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1497_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_1529_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1225_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_12_fu_1247_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_14_fu_1269_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_16_fu_1291_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_18_fu_1313_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_20_fu_1481_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_1607_p3        |  select  |      0|  0|   8|           1|           7|
    |select_ln340_2_fu_1137_p3         |  select  |      0|  0|   8|           1|           7|
    |select_ln340_4_fu_1159_p3         |  select  |      0|  0|   8|           1|           7|
    |select_ln340_6_fu_1181_p3         |  select  |      0|  0|   8|           1|           7|
    |select_ln340_8_fu_1203_p3         |  select  |      0|  0|   8|           1|           7|
    |select_ln340_fu_1115_p3           |  select  |      0|  0|   8|           1|           7|
    |select_ln388_10_fu_1489_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_1614_p3        |  select  |      0|  0|   9|           1|           9|
    |select_ln388_1_fu_1144_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_2_fu_1166_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_3_fu_1188_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_4_fu_1210_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_5_fu_1232_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_6_fu_1254_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_7_fu_1276_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_8_fu_1298_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_9_fu_1320_p3         |  select  |      0|  0|   9|           1|           9|
    |select_ln388_fu_1122_p3           |  select  |      0|  0|   9|           1|           9|
    |select_ln65_1_fu_448_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_2_fu_459_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_3_fu_467_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_4_fu_472_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_5_fu_483_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_6_fu_495_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_7_fu_505_p3           |  select  |      0|  0|  16|           1|          16|
    |select_ln65_fu_443_p3             |  select  |      0|  0|  16|           1|          16|
    |x_max_V_fu_515_p3                 |  select  |      0|  0|  16|           1|          16|
    |y_V_10_fu_1621_p3                 |  select  |      0|  0|   8|           1|           8|
    |y_V_1_fu_1151_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_2_fu_1173_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_3_fu_1195_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_4_fu_1217_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_5_fu_1239_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_6_fu_1261_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_7_fu_1283_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_8_fu_1305_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_9_fu_1327_p3                  |  select  |      0|  0|   8|           1|           8|
    |y_V_fu_1129_p3                    |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_885_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_909_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_933_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_957_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_981_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_1005_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_1029_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_1053_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1077_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1101_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_913_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1463_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1469_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_1593_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1597_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_937_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_961_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_985_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_1009_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_1033_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_1057_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1081_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1105_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_889_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1451_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1583_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_899_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_923_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_947_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_971_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_995_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_1019_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_1043_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1067_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1091_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_875_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1129|         534|         977|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                       Name                                      | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                                        |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter0                                                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                                                          |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n                                                            |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n                                                            |   9|          2|    1|          2|
    |exp_table1_address0                                                              |  50|         11|    8|         88|
    |grp_fu_322_p0                                                                    |  50|         11|   17|        187|
    |grp_fu_322_p1                                                                    |  15|          3|   18|         54|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_x_V_offset  |  15|          3|    5|         15|
    |res_V_data_0_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n                                                             |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n                                                             |   9|          2|    1|          2|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                            | 378|         83|   71|        399|
    +---------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                       | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                          |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                            |   1|   0|    1|          0|
    |data_array_0_V_reg_1737                                                            |  16|   0|   16|          0|
    |data_array_1_V_reg_1744                                                            |  16|   0|   16|          0|
    |data_array_2_V_reg_1751                                                            |  16|   0|   16|          0|
    |data_array_3_V_reg_1758                                                            |  16|   0|   16|          0|
    |data_array_4_V_reg_1765                                                            |  16|   0|   16|          0|
    |data_array_5_V_reg_1772                                                            |  16|   0|   16|          0|
    |data_array_6_V_reg_1779                                                            |  16|   0|   16|          0|
    |data_array_7_V_reg_1786                                                            |  16|   0|   16|          0|
    |data_array_8_V_reg_1793                                                            |  16|   0|   16|          0|
    |data_array_9_V_reg_1800                                                            |  16|   0|   16|          0|
    |exp_res_0_V_1_reg_2110                                                             |  17|   0|   17|          0|
    |exp_res_0_V_fu_126                                                                 |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2121                                                             |  17|   0|   17|          0|
    |exp_res_1_V_fu_130                                                                 |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2132                                                             |  17|   0|   17|          0|
    |exp_res_2_V_fu_134                                                                 |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2143                                                             |  17|   0|   17|          0|
    |exp_res_3_V_fu_138                                                                 |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2154                                                             |  17|   0|   17|          0|
    |exp_res_4_V_fu_142                                                                 |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2165                                                             |  17|   0|   17|          0|
    |exp_res_5_V_fu_146                                                                 |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2176                                                             |  17|   0|   17|          0|
    |exp_res_6_V_fu_150                                                                 |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2186                                                             |  17|   0|   17|          0|
    |exp_res_7_V_fu_154                                                                 |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2196                                                             |  17|   0|   17|          0|
    |exp_res_8_V_fu_158                                                                 |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2208                                                             |  17|   0|   17|          0|
    |exp_res_9_V_fu_162                                                                 |  17|   0|   17|          0|
    |grp_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_360_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1496_1_reg_1812                                                             |   1|   0|    1|          0|
    |icmp_ln1496_3_reg_1817                                                             |   1|   0|    1|          0|
    |icmp_ln1496_4_reg_1822                                                             |   1|   0|    1|          0|
    |icmp_ln1496_7_reg_1845                                                             |   1|   0|    1|          0|
    |icmp_ln1496_reg_1807                                                               |   1|   0|    1|          0|
    |inv_exp_sum_V_reg_2269                                                             |  18|   0|   18|          0|
    |p_Result_20_reg_2239                                                               |   1|   0|    1|          0|
    |p_Result_21_reg_2246                                                               |   1|   0|    1|          0|
    |p_Val2_19_reg_2215                                                                 |  18|   0|   18|          0|
    |p_Val2_1_reg_2221                                                                  |  18|   0|   18|          0|
    |p_Val2_26_reg_2227                                                                 |  18|   0|   18|          0|
    |p_Val2_27_reg_2233                                                                 |  17|   0|   17|          0|
    |select_ln65_2_reg_1827                                                             |  16|   0|   16|          0|
    |select_ln65_5_reg_1833                                                             |  16|   0|   16|          0|
    |select_ln65_6_reg_1839                                                             |  16|   0|   16|          0|
    |sext_ln241_reg_2274                                                                |  26|   0|   26|          0|
    |tmp_11_reg_2001                                                                    |   8|   0|    8|          0|
    |tmp_12_reg_2007                                                                    |   8|   0|    8|          0|
    |tmp_13_reg_2013                                                                    |   8|   0|    8|          0|
    |tmp_14_reg_2019                                                                    |   8|   0|    8|          0|
    |tmp_15_reg_2025                                                                    |   8|   0|    8|          0|
    |tmp_16_reg_2031                                                                    |   8|   0|    8|          0|
    |tmp_17_reg_2037                                                                    |   8|   0|    8|          0|
    |tmp_18_reg_2043                                                                    |   8|   0|    8|          0|
    |tmp_19_reg_2049                                                                    |   8|   0|    8|          0|
    |tmp_20_reg_2253                                                                    |   8|   0|    8|          0|
    |tmp_21_reg_1855                                                                    |   1|   0|    1|          0|
    |tmp_22_reg_1862                                                                    |   1|   0|    1|          0|
    |tmp_23_reg_1869                                                                    |   1|   0|    1|          0|
    |tmp_24_reg_1876                                                                    |   1|   0|    1|          0|
    |tmp_25_reg_1883                                                                    |   1|   0|    1|          0|
    |tmp_26_reg_1890                                                                    |   1|   0|    1|          0|
    |tmp_27_reg_1897                                                                    |   1|   0|    1|          0|
    |tmp_28_reg_1904                                                                    |   1|   0|    1|          0|
    |tmp_29_reg_1911                                                                    |   1|   0|    1|          0|
    |tmp_30_reg_1918                                                                    |   1|   0|    1|          0|
    |tmp_31_reg_1925                                                                    |   1|   0|    1|          0|
    |tmp_32_reg_1932                                                                    |   1|   0|    1|          0|
    |tmp_33_reg_1939                                                                    |   1|   0|    1|          0|
    |tmp_34_reg_1946                                                                    |   1|   0|    1|          0|
    |tmp_35_reg_1953                                                                    |   1|   0|    1|          0|
    |tmp_36_reg_1960                                                                    |   1|   0|    1|          0|
    |tmp_37_reg_1967                                                                    |   1|   0|    1|          0|
    |tmp_38_reg_1974                                                                    |   1|   0|    1|          0|
    |tmp_39_reg_1981                                                                    |   1|   0|    1|          0|
    |tmp_40_reg_1988                                                                    |   1|   0|    1|          0|
    |tmp_data_0_V_reg_2284                                                              |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2294                                                              |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2304                                                              |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2314                                                              |  16|   0|   16|          0|
    |tmp_data_4_V_reg_2324                                                              |  16|   0|   16|          0|
    |tmp_data_5_V_reg_2334                                                              |  16|   0|   16|          0|
    |tmp_data_6_V_reg_2344                                                              |  16|   0|   16|          0|
    |tmp_data_7_V_reg_2354                                                              |  16|   0|   16|          0|
    |tmp_data_8_V_reg_2364                                                              |  16|   0|   16|          0|
    |tmp_data_9_V_reg_2374                                                              |  16|   0|   16|          0|
    |tmp_reg_1995                                                                       |   8|   0|    8|          0|
    |x_max_V_reg_1850                                                                   |  16|   0|   16|          0|
    |y_V_10_reg_2259                                                                    |   8|   0|    8|          0|
    |y_V_1_reg_2060                                                                     |   8|   0|    8|          0|
    |y_V_2_reg_2065                                                                     |   8|   0|    8|          0|
    |y_V_3_reg_2070                                                                     |   8|   0|    8|          0|
    |y_V_4_reg_2075                                                                     |   8|   0|    8|          0|
    |y_V_5_reg_2080                                                                     |   8|   0|    8|          0|
    |y_V_6_reg_2085                                                                     |   8|   0|    8|          0|
    |y_V_7_reg_2090                                                                     |   8|   0|    8|          0|
    |y_V_8_reg_2095                                                                     |   8|   0|    8|          0|
    |y_V_9_reg_2100                                                                     |   8|   0|    8|          0|
    |y_V_reg_2055                                                                       |   8|   0|    8|          0|
    |exp_res_0_V_1_reg_2110                                                             |  64|  32|   17|          0|
    |exp_res_1_V_1_reg_2121                                                             |  64|  32|   17|          0|
    |exp_res_2_V_1_reg_2132                                                             |  64|  32|   17|          0|
    |exp_res_3_V_1_reg_2143                                                             |  64|  32|   17|          0|
    |exp_res_4_V_1_reg_2154                                                             |  64|  32|   17|          0|
    |exp_res_5_V_1_reg_2165                                                             |  64|  32|   17|          0|
    |exp_res_6_V_1_reg_2176                                                             |  64|  32|   17|          0|
    |exp_res_7_V_1_reg_2186                                                             |  64|  32|   17|          0|
    |exp_res_8_V_1_reg_2196                                                             |  64|  32|   17|          0|
    |exp_res_9_V_1_reg_2208                                                             |  64|  32|   17|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                              |1698| 320| 1228|          0|
    +-----------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_0_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_1_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_2_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_3_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_4_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_5_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_6_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_7_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_8_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_9_V_blk_n    | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_0_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_1_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_2_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_3_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_4_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_5_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_6_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_7_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_8_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|res_V_data_9_V_blk_n     | out |    1| ap_ctrl_hs | softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config13> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                            |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                             data_V_data_4_V                            |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                             data_V_data_5_V                            |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                             data_V_data_6_V                            |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                             data_V_data_7_V                            |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                             data_V_data_8_V                            |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                             data_V_data_9_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                             |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                             |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                             |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                             |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                             |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                             res_V_data_8_V                             |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                             res_V_data_9_V                             |    pointer   |
+-------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

