
led_on_off_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003700  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08003998  08003998  00004998  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039c0  080039c0  00005014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080039c0  080039c0  000049c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080039c8  080039c8  00005014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039c8  080039c8  000049c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080039cc  080039cc  000049cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  24000000  080039d0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  24000014  080039e4  00005014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000d8  080039e4  000050d8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00005014  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3f1  00000000  00000000  00005042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d80  00000000  00000000  00014433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b00  00000000  00000000  000161b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000086c  00000000  00000000  00016cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039600  00000000  00000000  00017524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eaf6  00000000  00000000  00050b24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017baf8  00000000  00000000  0005f61a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001db112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002cd8  00000000  00000000  001db158  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001dde30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000014 	.word	0x24000014
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003980 	.word	0x08003980

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000018 	.word	0x24000018
 80002d4:	08003980 	.word	0x08003980

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000796:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079a:	607b      	str	r3, [r7, #4]
//  __HAL_RCC_D2DOMAIN_CLK_ENABLE();
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800079c:	bf00      	nop
 800079e:	4b36      	ldr	r3, [pc, #216]	@ (8000878 <main+0xe8>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d004      	beq.n	80007b4 <main+0x24>
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	1e5a      	subs	r2, r3, #1
 80007ae:	607a      	str	r2, [r7, #4]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	dcf4      	bgt.n	800079e <main+0xe>

  if ( timeout < 0 )
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	da01      	bge.n	80007be <main+0x2e>
  {
  Error_Handler();
 80007ba:	f000 f901 	bl	80009c0 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f000 fa35 	bl	8000c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f85f 	bl	8000884 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000878 <main+0xe8>)
 80007c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007cc:	4a2a      	ldr	r2, [pc, #168]	@ (8000878 <main+0xe8>)
 80007ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d6:	4b28      	ldr	r3, [pc, #160]	@ (8000878 <main+0xe8>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007e4:	2000      	movs	r0, #0
 80007e6:	f000 fd91 	bl	800130c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007ea:	2100      	movs	r1, #0
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 fda7 	bl	8001340 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f6:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007f8:	bf00      	nop
 80007fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <main+0xe8>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000802:	2b00      	cmp	r3, #0
 8000804:	d104      	bne.n	8000810 <main+0x80>
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	1e5a      	subs	r2, r3, #1
 800080a:	607a      	str	r2, [r7, #4]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dcf4      	bgt.n	80007fa <main+0x6a>
if ( timeout < 0 )
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	2b00      	cmp	r3, #0
 8000814:	da01      	bge.n	800081a <main+0x8a>
{
Error_Handler();
 8000816:	f000 f8d3 	bl	80009c0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800081a:	f000 f89d 	bl	8000958 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800081e:	4b17      	ldr	r3, [pc, #92]	@ (800087c <main+0xec>)
 8000820:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000824:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000826:	4b15      	ldr	r3, [pc, #84]	@ (800087c <main+0xec>)
 8000828:	2200      	movs	r2, #0
 800082a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800082c:	4b13      	ldr	r3, [pc, #76]	@ (800087c <main+0xec>)
 800082e:	2200      	movs	r2, #0
 8000830:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000832:	4b12      	ldr	r3, [pc, #72]	@ (800087c <main+0xec>)
 8000834:	2200      	movs	r2, #0
 8000836:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000838:	4b10      	ldr	r3, [pc, #64]	@ (800087c <main+0xec>)
 800083a:	2200      	movs	r2, #0
 800083c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800083e:	490f      	ldr	r1, [pc, #60]	@ (800087c <main+0xec>)
 8000840:	2000      	movs	r0, #0
 8000842:	f000 f939 	bl	8000ab8 <BSP_COM_Init>
 8000846:	4603      	mov	r3, r0
 8000848:	2b00      	cmp	r3, #0
 800084a:	d001      	beq.n	8000850 <main+0xc0>
  {
    Error_Handler();
 800084c:	f000 f8b8 	bl	80009c0 <Error_Handler>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8000850:	2201      	movs	r2, #1
 8000852:	2110      	movs	r1, #16
 8000854:	480a      	ldr	r0, [pc, #40]	@ (8000880 <main+0xf0>)
 8000856:	f000 fd3f 	bl	80012d8 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 800085a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800085e:	f000 fa77 	bl	8000d50 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	2110      	movs	r1, #16
 8000866:	4806      	ldr	r0, [pc, #24]	@ (8000880 <main+0xf0>)
 8000868:	f000 fd36 	bl	80012d8 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 800086c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000870:	f000 fa6e 	bl	8000d50 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 8000874:	bf00      	nop
 8000876:	e7eb      	b.n	8000850 <main+0xc0>
 8000878:	58024400 	.word	0x58024400
 800087c:	24000030 	.word	0x24000030
 8000880:	58020400 	.word	0x58020400

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b09c      	sub	sp, #112	@ 0x70
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088e:	224c      	movs	r2, #76	@ 0x4c
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f003 f848 	bl	8003928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000898:	1d3b      	adds	r3, r7, #4
 800089a:	2220      	movs	r2, #32
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f003 f842 	bl	8003928 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008a4:	2004      	movs	r0, #4
 80008a6:	f000 fd5f 	bl	8001368 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008aa:	2300      	movs	r3, #0
 80008ac:	603b      	str	r3, [r7, #0]
 80008ae:	4b28      	ldr	r3, [pc, #160]	@ (8000950 <SystemClock_Config+0xcc>)
 80008b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b2:	4a27      	ldr	r2, [pc, #156]	@ (8000950 <SystemClock_Config+0xcc>)
 80008b4:	f023 0301 	bic.w	r3, r3, #1
 80008b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008ba:	4b25      	ldr	r3, [pc, #148]	@ (8000950 <SystemClock_Config+0xcc>)
 80008bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	603b      	str	r3, [r7, #0]
 80008c4:	4b23      	ldr	r3, [pc, #140]	@ (8000954 <SystemClock_Config+0xd0>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008cc:	4a21      	ldr	r2, [pc, #132]	@ (8000954 <SystemClock_Config+0xd0>)
 80008ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d2:	6193      	str	r3, [r2, #24]
 80008d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <SystemClock_Config+0xd0>)
 80008d6:	699b      	ldr	r3, [r3, #24]
 80008d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008dc:	603b      	str	r3, [r7, #0]
 80008de:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008e0:	bf00      	nop
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <SystemClock_Config+0xd0>)
 80008e4:	699b      	ldr	r3, [r3, #24]
 80008e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008ee:	d1f8      	bne.n	80008e2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008f0:	2302      	movs	r3, #2
 80008f2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008f4:	2301      	movs	r3, #1
 80008f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008f8:	2340      	movs	r3, #64	@ 0x40
 80008fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000900:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000904:	4618      	mov	r0, r3
 8000906:	f000 fd89 	bl	800141c <HAL_RCC_OscConfig>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d001      	beq.n	8000914 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000910:	f000 f856 	bl	80009c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000914:	233f      	movs	r3, #63	@ 0x3f
 8000916:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000918:	2300      	movs	r3, #0
 800091a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000920:	2300      	movs	r3, #0
 8000922:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000934:	1d3b      	adds	r3, r7, #4
 8000936:	2101      	movs	r1, #1
 8000938:	4618      	mov	r0, r3
 800093a:	f001 f9c9 	bl	8001cd0 <HAL_RCC_ClockConfig>
 800093e:	4603      	mov	r3, r0
 8000940:	2b00      	cmp	r3, #0
 8000942:	d001      	beq.n	8000948 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000944:	f000 f83c 	bl	80009c0 <Error_Handler>
  }
}
 8000948:	bf00      	nop
 800094a:	3770      	adds	r7, #112	@ 0x70
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	58000400 	.word	0x58000400
 8000954:	58024800 	.word	0x58024800

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_GPIO_Init+0x60>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a11      	ldr	r2, [pc, #68]	@ (80009b8 <MX_GPIO_Init+0x60>)
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_GPIO_Init+0x60>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	2110      	movs	r1, #16
 800098e:	480b      	ldr	r0, [pc, #44]	@ (80009bc <MX_GPIO_Init+0x64>)
 8000990:	f000 fca2 	bl	80012d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000994:	2310      	movs	r3, #16
 8000996:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000998:	2301      	movs	r3, #1
 800099a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099c:	2300      	movs	r3, #0
 800099e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2300      	movs	r3, #0
 80009a2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a4:	1d3b      	adds	r3, r7, #4
 80009a6:	4619      	mov	r1, r3
 80009a8:	4804      	ldr	r0, [pc, #16]	@ (80009bc <MX_GPIO_Init+0x64>)
 80009aa:	f000 fae5 	bl	8000f78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ae:	bf00      	nop
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	58024400 	.word	0x58024400
 80009bc:	58020400 	.word	0x58020400

080009c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009c4:	b672      	cpsid	i
}
 80009c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <Error_Handler+0x8>

080009cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009d2:	4b0a      	ldr	r3, [pc, #40]	@ (80009fc <HAL_MspInit+0x30>)
 80009d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009d8:	4a08      	ldr	r2, [pc, #32]	@ (80009fc <HAL_MspInit+0x30>)
 80009da:	f043 0302 	orr.w	r3, r3, #2
 80009de:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009e2:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <HAL_MspInit+0x30>)
 80009e4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009e8:	f003 0302 	and.w	r3, r3, #2
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009f0:	bf00      	nop
 80009f2:	370c      	adds	r7, #12
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	58024400 	.word	0x58024400

08000a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <NMI_Handler+0x4>

08000a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <HardFault_Handler+0x4>

08000a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <MemManage_Handler+0x4>

08000a18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <BusFault_Handler+0x4>

08000a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <UsageFault_Handler+0x4>

08000a28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr

08000a36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a36:	b480      	push	{r7}
 8000a38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a48:	bf00      	nop
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr

08000a52 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a56:	f000 f95b 	bl	8000d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000a60:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000a9c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000a64:	f7ff fe7c 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a68:	f7ff fdcc 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a6c:	480c      	ldr	r0, [pc, #48]	@ (8000aa0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a6e:	490d      	ldr	r1, [pc, #52]	@ (8000aa4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a70:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a74:	e002      	b.n	8000a7c <LoopCopyDataInit>

08000a76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a7a:	3304      	adds	r3, #4

08000a7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a80:	d3f9      	bcc.n	8000a76 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a82:	4a0a      	ldr	r2, [pc, #40]	@ (8000aac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a84:	4c0a      	ldr	r4, [pc, #40]	@ (8000ab0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a88:	e001      	b.n	8000a8e <LoopFillZerobss>

08000a8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a8c:	3204      	adds	r2, #4

08000a8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a90:	d3fb      	bcc.n	8000a8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a92:	f002 ff51 	bl	8003938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a96:	f7ff fe7b 	bl	8000790 <main>
  bx  lr
 8000a9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000a9c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000aa0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000aa4:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8000aa8:	080039d0 	.word	0x080039d0
  ldr r2, =_sbss
 8000aac:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8000ab0:	240000d8 	.word	0x240000d8

08000ab4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ab4:	e7fe      	b.n	8000ab4 <ADC3_IRQHandler>
	...

08000ab8 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000ac8:	79fb      	ldrb	r3, [r7, #7]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d003      	beq.n	8000ad6 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ace:	f06f 0301 	mvn.w	r3, #1
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	e018      	b.n	8000b08 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000ad6:	79fb      	ldrb	r3, [r7, #7]
 8000ad8:	2294      	movs	r2, #148	@ 0x94
 8000ada:	fb02 f303 	mul.w	r3, r2, r3
 8000ade:	4a0d      	ldr	r2, [pc, #52]	@ (8000b14 <BSP_COM_Init+0x5c>)
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f000 f84a 	bl	8000b7c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	2294      	movs	r2, #148	@ 0x94
 8000aec:	fb02 f303 	mul.w	r3, r2, r3
 8000af0:	4a08      	ldr	r2, [pc, #32]	@ (8000b14 <BSP_COM_Init+0x5c>)
 8000af2:	4413      	add	r3, r2
 8000af4:	6839      	ldr	r1, [r7, #0]
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 f80e 	bl	8000b18 <MX_USART3_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d002      	beq.n	8000b08 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000b02:	f06f 0303 	mvn.w	r3, #3
 8000b06:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000b08:	68fb      	ldr	r3, [r7, #12]
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	3710      	adds	r7, #16
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	24000040 	.word	0x24000040

08000b18 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000b22:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <MX_USART3_Init+0x60>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	220c      	movs	r2, #12
 8000b36:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000b38:	683b      	ldr	r3, [r7, #0]
 8000b3a:	895b      	ldrh	r3, [r3, #10]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	685a      	ldr	r2, [r3, #4]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	891b      	ldrh	r3, [r3, #8]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	899b      	ldrh	r3, [r3, #12]
 8000b58:	461a      	mov	r2, r3
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b64:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f001 fefc 	bl	8002964 <HAL_UART_Init>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	24000008 	.word	0x24000008

08000b7c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	@ 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000b84:	4b27      	ldr	r3, [pc, #156]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000b86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8a:	4a26      	ldr	r2, [pc, #152]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000b8c:	f043 0308 	orr.w	r3, r3, #8
 8000b90:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b94:	4b23      	ldr	r3, [pc, #140]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000b96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9a:	f003 0308 	and.w	r3, r3, #8
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000ba2:	4b20      	ldr	r3, [pc, #128]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba8:	4a1e      	ldr	r2, [pc, #120]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000baa:	f043 0308 	orr.w	r3, r3, #8
 8000bae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000bb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb8:	f003 0308 	and.w	r3, r3, #8
 8000bbc:	60fb      	str	r3, [r7, #12]
 8000bbe:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000bc0:	4b18      	ldr	r3, [pc, #96]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000bc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bc6:	4a17      	ldr	r2, [pc, #92]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000bcc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bd0:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <COM1_MspInit+0xa8>)
 8000bd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000bda:	60bb      	str	r3, [r7, #8]
 8000bdc:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000bde:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000be2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000be8:	2302      	movs	r3, #2
 8000bea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000bf0:	2307      	movs	r3, #7
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	480b      	ldr	r0, [pc, #44]	@ (8000c28 <COM1_MspInit+0xac>)
 8000bfc:	f000 f9bc 	bl	8000f78 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000c00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c04:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000c0a:	2307      	movs	r3, #7
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	4804      	ldr	r0, [pc, #16]	@ (8000c28 <COM1_MspInit+0xac>)
 8000c16:	f000 f9af 	bl	8000f78 <HAL_GPIO_Init>
}
 8000c1a:	bf00      	nop
 8000c1c:	3728      	adds	r7, #40	@ 0x28
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	58024400 	.word	0x58024400
 8000c28:	58020c00 	.word	0x58020c00

08000c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c32:	2003      	movs	r0, #3
 8000c34:	f000 f96e 	bl	8000f14 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c38:	f001 fa00 	bl	800203c <HAL_RCC_GetSysClockFreq>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	4b15      	ldr	r3, [pc, #84]	@ (8000c94 <HAL_Init+0x68>)
 8000c40:	699b      	ldr	r3, [r3, #24]
 8000c42:	0a1b      	lsrs	r3, r3, #8
 8000c44:	f003 030f 	and.w	r3, r3, #15
 8000c48:	4913      	ldr	r1, [pc, #76]	@ (8000c98 <HAL_Init+0x6c>)
 8000c4a:	5ccb      	ldrb	r3, [r1, r3]
 8000c4c:	f003 031f 	and.w	r3, r3, #31
 8000c50:	fa22 f303 	lsr.w	r3, r2, r3
 8000c54:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c56:	4b0f      	ldr	r3, [pc, #60]	@ (8000c94 <HAL_Init+0x68>)
 8000c58:	699b      	ldr	r3, [r3, #24]
 8000c5a:	f003 030f 	and.w	r3, r3, #15
 8000c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000c98 <HAL_Init+0x6c>)
 8000c60:	5cd3      	ldrb	r3, [r2, r3]
 8000c62:	f003 031f 	and.w	r3, r3, #31
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	fa22 f303 	lsr.w	r3, r2, r3
 8000c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8000c9c <HAL_Init+0x70>)
 8000c6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000c70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ca0 <HAL_Init+0x74>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 f814 	bl	8000ca4 <HAL_InitTick>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e002      	b.n	8000c8c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c86:	f7ff fea1 	bl	80009cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	58024400 	.word	0x58024400
 8000c98:	08003998 	.word	0x08003998
 8000c9c:	24000004 	.word	0x24000004
 8000ca0:	24000000 	.word	0x24000000

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000cac:	4b15      	ldr	r3, [pc, #84]	@ (8000d04 <HAL_InitTick+0x60>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d101      	bne.n	8000cb8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e021      	b.n	8000cfc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000cb8:	4b13      	ldr	r3, [pc, #76]	@ (8000d08 <HAL_InitTick+0x64>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	4b11      	ldr	r3, [pc, #68]	@ (8000d04 <HAL_InitTick+0x60>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f000 f945 	bl	8000f5e <HAL_SYSTICK_Config>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e00e      	b.n	8000cfc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	2b0f      	cmp	r3, #15
 8000ce2:	d80a      	bhi.n	8000cfa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	6879      	ldr	r1, [r7, #4]
 8000ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cec:	f000 f91d 	bl	8000f2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cf0:	4a06      	ldr	r2, [pc, #24]	@ (8000d0c <HAL_InitTick+0x68>)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	e000      	b.n	8000cfc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000cfa:	2301      	movs	r3, #1
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	3708      	adds	r7, #8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	24000010 	.word	0x24000010
 8000d08:	24000000 	.word	0x24000000
 8000d0c:	2400000c 	.word	0x2400000c

08000d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <HAL_IncTick+0x20>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	461a      	mov	r2, r3
 8000d1a:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <HAL_IncTick+0x24>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4413      	add	r3, r2
 8000d20:	4a04      	ldr	r2, [pc, #16]	@ (8000d34 <HAL_IncTick+0x24>)
 8000d22:	6013      	str	r3, [r2, #0]
}
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	24000010 	.word	0x24000010
 8000d34:	240000d4 	.word	0x240000d4

08000d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d3c:	4b03      	ldr	r3, [pc, #12]	@ (8000d4c <HAL_GetTick+0x14>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	240000d4 	.word	0x240000d4

08000d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d58:	f7ff ffee 	bl	8000d38 <HAL_GetTick>
 8000d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d68:	d005      	beq.n	8000d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d94 <HAL_Delay+0x44>)
 8000d6c:	781b      	ldrb	r3, [r3, #0]
 8000d6e:	461a      	mov	r2, r3
 8000d70:	68fb      	ldr	r3, [r7, #12]
 8000d72:	4413      	add	r3, r2
 8000d74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d76:	bf00      	nop
 8000d78:	f7ff ffde 	bl	8000d38 <HAL_GetTick>
 8000d7c:	4602      	mov	r2, r0
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	68fa      	ldr	r2, [r7, #12]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d8f7      	bhi.n	8000d78 <HAL_Delay+0x28>
  {
  }
}
 8000d88:	bf00      	nop
 8000d8a:	bf00      	nop
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	24000010 	.word	0x24000010

08000d98 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000d9c:	4b03      	ldr	r3, [pc, #12]	@ (8000dac <HAL_GetREVID+0x14>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	0c1b      	lsrs	r3, r3, #16
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000daa:	4770      	bx	lr
 8000dac:	5c001000 	.word	0x5c001000

08000db0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f003 0307 	and.w	r3, r3, #7
 8000dbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x40>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dc6:	68ba      	ldr	r2, [r7, #8]
 8000dc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <__NVIC_SetPriorityGrouping+0x44>)
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dde:	4a04      	ldr	r2, [pc, #16]	@ (8000df0 <__NVIC_SetPriorityGrouping+0x40>)
 8000de0:	68bb      	ldr	r3, [r7, #8]
 8000de2:	60d3      	str	r3, [r2, #12]
}
 8000de4:	bf00      	nop
 8000de6:	3714      	adds	r7, #20
 8000de8:	46bd      	mov	sp, r7
 8000dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dee:	4770      	bx	lr
 8000df0:	e000ed00 	.word	0xe000ed00
 8000df4:	05fa0000 	.word	0x05fa0000

08000df8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dfc:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <__NVIC_GetPriorityGrouping+0x18>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	0a1b      	lsrs	r3, r3, #8
 8000e02:	f003 0307 	and.w	r3, r3, #7
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000ed00 	.word	0xe000ed00

08000e14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e14:	b480      	push	{r7}
 8000e16:	b083      	sub	sp, #12
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	6039      	str	r1, [r7, #0]
 8000e1e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	db0a      	blt.n	8000e3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e28:	683b      	ldr	r3, [r7, #0]
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <__NVIC_SetPriority+0x4c>)
 8000e2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e32:	0112      	lsls	r2, r2, #4
 8000e34:	b2d2      	uxtb	r2, r2
 8000e36:	440b      	add	r3, r1
 8000e38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e3c:	e00a      	b.n	8000e54 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	b2da      	uxtb	r2, r3
 8000e42:	4908      	ldr	r1, [pc, #32]	@ (8000e64 <__NVIC_SetPriority+0x50>)
 8000e44:	88fb      	ldrh	r3, [r7, #6]
 8000e46:	f003 030f 	and.w	r3, r3, #15
 8000e4a:	3b04      	subs	r3, #4
 8000e4c:	0112      	lsls	r2, r2, #4
 8000e4e:	b2d2      	uxtb	r2, r2
 8000e50:	440b      	add	r3, r1
 8000e52:	761a      	strb	r2, [r3, #24]
}
 8000e54:	bf00      	nop
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5e:	4770      	bx	lr
 8000e60:	e000e100 	.word	0xe000e100
 8000e64:	e000ed00 	.word	0xe000ed00

08000e68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b089      	sub	sp, #36	@ 0x24
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	60f8      	str	r0, [r7, #12]
 8000e70:	60b9      	str	r1, [r7, #8]
 8000e72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f1c3 0307 	rsb	r3, r3, #7
 8000e82:	2b04      	cmp	r3, #4
 8000e84:	bf28      	it	cs
 8000e86:	2304      	movcs	r3, #4
 8000e88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	3304      	adds	r3, #4
 8000e8e:	2b06      	cmp	r3, #6
 8000e90:	d902      	bls.n	8000e98 <NVIC_EncodePriority+0x30>
 8000e92:	69fb      	ldr	r3, [r7, #28]
 8000e94:	3b03      	subs	r3, #3
 8000e96:	e000      	b.n	8000e9a <NVIC_EncodePriority+0x32>
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ea0:	69bb      	ldr	r3, [r7, #24]
 8000ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea6:	43da      	mvns	r2, r3
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	401a      	ands	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000eb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eba:	43d9      	mvns	r1, r3
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	4313      	orrs	r3, r2
         );
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3724      	adds	r7, #36	@ 0x24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ee0:	d301      	bcc.n	8000ee6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e00f      	b.n	8000f06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <SysTick_Config+0x40>)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eee:	210f      	movs	r1, #15
 8000ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ef4:	f7ff ff8e 	bl	8000e14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ef8:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <SysTick_Config+0x40>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000efe:	4b04      	ldr	r3, [pc, #16]	@ (8000f10 <SysTick_Config+0x40>)
 8000f00:	2207      	movs	r2, #7
 8000f02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f04:	2300      	movs	r3, #0
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	e000e010 	.word	0xe000e010

08000f14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff ff47 	bl	8000db0 <__NVIC_SetPriorityGrouping>
}
 8000f22:	bf00      	nop
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b086      	sub	sp, #24
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	4603      	mov	r3, r0
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
 8000f36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f38:	f7ff ff5e 	bl	8000df8 <__NVIC_GetPriorityGrouping>
 8000f3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	68b9      	ldr	r1, [r7, #8]
 8000f42:	6978      	ldr	r0, [r7, #20]
 8000f44:	f7ff ff90 	bl	8000e68 <NVIC_EncodePriority>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000f4e:	4611      	mov	r1, r2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ff5f 	bl	8000e14 <__NVIC_SetPriority>
}
 8000f56:	bf00      	nop
 8000f58:	3718      	adds	r7, #24
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff ffb2 	bl	8000ed0 <SysTick_Config>
 8000f6c:	4603      	mov	r3, r0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b089      	sub	sp, #36	@ 0x24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f86:	4b89      	ldr	r3, [pc, #548]	@ (80011ac <HAL_GPIO_Init+0x234>)
 8000f88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f8a:	e194      	b.n	80012b6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	2101      	movs	r1, #1
 8000f92:	69fb      	ldr	r3, [r7, #28]
 8000f94:	fa01 f303 	lsl.w	r3, r1, r3
 8000f98:	4013      	ands	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f9c:	693b      	ldr	r3, [r7, #16]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	f000 8186 	beq.w	80012b0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	f003 0303 	and.w	r3, r3, #3
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d005      	beq.n	8000fbc <HAL_GPIO_Init+0x44>
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	f003 0303 	and.w	r3, r3, #3
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	d130      	bne.n	800101e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689b      	ldr	r3, [r3, #8]
 8000fc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	68da      	ldr	r2, [r3, #12]
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	005b      	lsls	r3, r3, #1
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	43db      	mvns	r3, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4013      	ands	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	091b      	lsrs	r3, r3, #4
 8001008:	f003 0201 	and.w	r2, r3, #1
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4313      	orrs	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	2b03      	cmp	r3, #3
 8001028:	d017      	beq.n	800105a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	68db      	ldr	r3, [r3, #12]
 800102e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001030:	69fb      	ldr	r3, [r7, #28]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	2203      	movs	r2, #3
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	689a      	ldr	r2, [r3, #8]
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	fa02 f303 	lsl.w	r3, r2, r3
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	4313      	orrs	r3, r2
 8001052:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f003 0303 	and.w	r3, r3, #3
 8001062:	2b02      	cmp	r3, #2
 8001064:	d123      	bne.n	80010ae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	08da      	lsrs	r2, r3, #3
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	3208      	adds	r2, #8
 800106e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	220f      	movs	r2, #15
 800107e:	fa02 f303 	lsl.w	r3, r2, r3
 8001082:	43db      	mvns	r3, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4013      	ands	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	691a      	ldr	r2, [r3, #16]
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	f003 0307 	and.w	r3, r3, #7
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4313      	orrs	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	08da      	lsrs	r2, r3, #3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3208      	adds	r2, #8
 80010a8:	69b9      	ldr	r1, [r7, #24]
 80010aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	2203      	movs	r2, #3
 80010ba:	fa02 f303 	lsl.w	r3, r2, r3
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 0203 	and.w	r2, r3, #3
 80010ce:	69fb      	ldr	r3, [r7, #28]
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	69ba      	ldr	r2, [r7, #24]
 80010d8:	4313      	orrs	r3, r2
 80010da:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69ba      	ldr	r2, [r7, #24]
 80010e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f000 80e0 	beq.w	80012b0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f0:	4b2f      	ldr	r3, [pc, #188]	@ (80011b0 <HAL_GPIO_Init+0x238>)
 80010f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80010f6:	4a2e      	ldr	r2, [pc, #184]	@ (80011b0 <HAL_GPIO_Init+0x238>)
 80010f8:	f043 0302 	orr.w	r3, r3, #2
 80010fc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001100:	4b2b      	ldr	r3, [pc, #172]	@ (80011b0 <HAL_GPIO_Init+0x238>)
 8001102:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001106:	f003 0302 	and.w	r3, r3, #2
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800110e:	4a29      	ldr	r2, [pc, #164]	@ (80011b4 <HAL_GPIO_Init+0x23c>)
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	3302      	adds	r3, #2
 8001116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0303 	and.w	r3, r3, #3
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	220f      	movs	r2, #15
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a20      	ldr	r2, [pc, #128]	@ (80011b8 <HAL_GPIO_Init+0x240>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d052      	beq.n	80011e0 <HAL_GPIO_Init+0x268>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a1f      	ldr	r2, [pc, #124]	@ (80011bc <HAL_GPIO_Init+0x244>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d031      	beq.n	80011a6 <HAL_GPIO_Init+0x22e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a1e      	ldr	r2, [pc, #120]	@ (80011c0 <HAL_GPIO_Init+0x248>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d02b      	beq.n	80011a2 <HAL_GPIO_Init+0x22a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a1d      	ldr	r2, [pc, #116]	@ (80011c4 <HAL_GPIO_Init+0x24c>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d025      	beq.n	800119e <HAL_GPIO_Init+0x226>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a1c      	ldr	r2, [pc, #112]	@ (80011c8 <HAL_GPIO_Init+0x250>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d01f      	beq.n	800119a <HAL_GPIO_Init+0x222>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a1b      	ldr	r2, [pc, #108]	@ (80011cc <HAL_GPIO_Init+0x254>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d019      	beq.n	8001196 <HAL_GPIO_Init+0x21e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a1a      	ldr	r2, [pc, #104]	@ (80011d0 <HAL_GPIO_Init+0x258>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d013      	beq.n	8001192 <HAL_GPIO_Init+0x21a>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a19      	ldr	r2, [pc, #100]	@ (80011d4 <HAL_GPIO_Init+0x25c>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d00d      	beq.n	800118e <HAL_GPIO_Init+0x216>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a18      	ldr	r2, [pc, #96]	@ (80011d8 <HAL_GPIO_Init+0x260>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d007      	beq.n	800118a <HAL_GPIO_Init+0x212>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <HAL_GPIO_Init+0x264>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d101      	bne.n	8001186 <HAL_GPIO_Init+0x20e>
 8001182:	2309      	movs	r3, #9
 8001184:	e02d      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 8001186:	230a      	movs	r3, #10
 8001188:	e02b      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 800118a:	2308      	movs	r3, #8
 800118c:	e029      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 800118e:	2307      	movs	r3, #7
 8001190:	e027      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 8001192:	2306      	movs	r3, #6
 8001194:	e025      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 8001196:	2305      	movs	r3, #5
 8001198:	e023      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 800119a:	2304      	movs	r3, #4
 800119c:	e021      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 800119e:	2303      	movs	r3, #3
 80011a0:	e01f      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 80011a2:	2302      	movs	r3, #2
 80011a4:	e01d      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e01b      	b.n	80011e2 <HAL_GPIO_Init+0x26a>
 80011aa:	bf00      	nop
 80011ac:	58000080 	.word	0x58000080
 80011b0:	58024400 	.word	0x58024400
 80011b4:	58000400 	.word	0x58000400
 80011b8:	58020000 	.word	0x58020000
 80011bc:	58020400 	.word	0x58020400
 80011c0:	58020800 	.word	0x58020800
 80011c4:	58020c00 	.word	0x58020c00
 80011c8:	58021000 	.word	0x58021000
 80011cc:	58021400 	.word	0x58021400
 80011d0:	58021800 	.word	0x58021800
 80011d4:	58021c00 	.word	0x58021c00
 80011d8:	58022000 	.word	0x58022000
 80011dc:	58022400 	.word	0x58022400
 80011e0:	2300      	movs	r3, #0
 80011e2:	69fa      	ldr	r2, [r7, #28]
 80011e4:	f002 0203 	and.w	r2, r2, #3
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	4093      	lsls	r3, r2
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011f2:	4938      	ldr	r1, [pc, #224]	@ (80012d4 <HAL_GPIO_Init+0x35c>)
 80011f4:	69fb      	ldr	r3, [r7, #28]
 80011f6:	089b      	lsrs	r3, r3, #2
 80011f8:	3302      	adds	r3, #2
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001200:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	43db      	mvns	r3, r3
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	4013      	ands	r3, r2
 8001210:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800121a:	2b00      	cmp	r3, #0
 800121c:	d003      	beq.n	8001226 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	4313      	orrs	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001226:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800122e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001248:	2b00      	cmp	r3, #0
 800124a:	d003      	beq.n	8001254 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001254:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	3301      	adds	r3, #1
 80012b4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	fa22 f303 	lsr.w	r3, r2, r3
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f47f ae63 	bne.w	8000f8c <HAL_GPIO_Init+0x14>
  }
}
 80012c6:	bf00      	nop
 80012c8:	bf00      	nop
 80012ca:	3724      	adds	r7, #36	@ 0x24
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	58000400 	.word	0x58000400

080012d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	807b      	strh	r3, [r7, #2]
 80012e4:	4613      	mov	r3, r2
 80012e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012e8:	787b      	ldrb	r3, [r7, #1]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d003      	beq.n	80012f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ee:	887a      	ldrh	r2, [r7, #2]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80012f4:	e003      	b.n	80012fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80012f6:	887b      	ldrh	r3, [r7, #2]
 80012f8:	041a      	lsls	r2, r3, #16
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	619a      	str	r2, [r3, #24]
}
 80012fe:	bf00      	nop
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
	...

0800130c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001314:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <HAL_HSEM_FastTake+0x2c>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	3320      	adds	r3, #32
 800131a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800131e:	4a07      	ldr	r2, [pc, #28]	@ (800133c <HAL_HSEM_FastTake+0x30>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d101      	bne.n	8001328 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001324:	2300      	movs	r3, #0
 8001326:	e000      	b.n	800132a <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
}
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	58026400 	.word	0x58026400
 800133c:	80000300 	.word	0x80000300

08001340 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800134a:	4906      	ldr	r1, [pc, #24]	@ (8001364 <HAL_HSEM_Release+0x24>)
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001358:	bf00      	nop
 800135a:	370c      	adds	r7, #12
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	58026400 	.word	0x58026400

08001368 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001370:	4b29      	ldr	r3, [pc, #164]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	2b06      	cmp	r3, #6
 800137a:	d00a      	beq.n	8001392 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800137c:	4b26      	ldr	r3, [pc, #152]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 800137e:	68db      	ldr	r3, [r3, #12]
 8001380:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	429a      	cmp	r2, r3
 8001388:	d001      	beq.n	800138e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e040      	b.n	8001410 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e03e      	b.n	8001410 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001392:	4b21      	ldr	r3, [pc, #132]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800139a:	491f      	ldr	r1, [pc, #124]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4313      	orrs	r3, r2
 80013a0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80013a2:	f7ff fcc9 	bl	8000d38 <HAL_GetTick>
 80013a6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013a8:	e009      	b.n	80013be <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013aa:	f7ff fcc5 	bl	8000d38 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013b8:	d901      	bls.n	80013be <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e028      	b.n	8001410 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80013be:	4b16      	ldr	r3, [pc, #88]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013ca:	d1ee      	bne.n	80013aa <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b1e      	cmp	r3, #30
 80013d0:	d008      	beq.n	80013e4 <HAL_PWREx_ConfigSupply+0x7c>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80013d6:	d005      	beq.n	80013e4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	2b1d      	cmp	r3, #29
 80013dc:	d002      	beq.n	80013e4 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b2d      	cmp	r3, #45	@ 0x2d
 80013e2:	d114      	bne.n	800140e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80013e4:	f7ff fca8 	bl	8000d38 <HAL_GetTick>
 80013e8:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80013ea:	e009      	b.n	8001400 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80013ec:	f7ff fca4 	bl	8000d38 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80013fa:	d901      	bls.n	8001400 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80013fc:	2301      	movs	r3, #1
 80013fe:	e007      	b.n	8001410 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001400:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <HAL_PWREx_ConfigSupply+0xb0>)
 8001402:	68db      	ldr	r3, [r3, #12]
 8001404:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001408:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800140c:	d1ee      	bne.n	80013ec <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	3710      	adds	r7, #16
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	58024800 	.word	0x58024800

0800141c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08c      	sub	sp, #48	@ 0x30
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d102      	bne.n	8001430 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	f000 bc48 	b.w	8001cc0 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0301 	and.w	r3, r3, #1
 8001438:	2b00      	cmp	r3, #0
 800143a:	f000 8088 	beq.w	800154e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800143e:	4b99      	ldr	r3, [pc, #612]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001440:	691b      	ldr	r3, [r3, #16]
 8001442:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001446:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001448:	4b96      	ldr	r3, [pc, #600]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800144a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800144c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800144e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001450:	2b10      	cmp	r3, #16
 8001452:	d007      	beq.n	8001464 <HAL_RCC_OscConfig+0x48>
 8001454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001456:	2b18      	cmp	r3, #24
 8001458:	d111      	bne.n	800147e <HAL_RCC_OscConfig+0x62>
 800145a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800145c:	f003 0303 	and.w	r3, r3, #3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001464:	4b8f      	ldr	r3, [pc, #572]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d06d      	beq.n	800154c <HAL_RCC_OscConfig+0x130>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d169      	bne.n	800154c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	f000 bc21 	b.w	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001486:	d106      	bne.n	8001496 <HAL_RCC_OscConfig+0x7a>
 8001488:	4b86      	ldr	r3, [pc, #536]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a85      	ldr	r2, [pc, #532]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800148e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	e02e      	b.n	80014f4 <HAL_RCC_OscConfig+0xd8>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10c      	bne.n	80014b8 <HAL_RCC_OscConfig+0x9c>
 800149e:	4b81      	ldr	r3, [pc, #516]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4a80      	ldr	r2, [pc, #512]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014a8:	6013      	str	r3, [r2, #0]
 80014aa:	4b7e      	ldr	r3, [pc, #504]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a7d      	ldr	r2, [pc, #500]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e01d      	b.n	80014f4 <HAL_RCC_OscConfig+0xd8>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80014c0:	d10c      	bne.n	80014dc <HAL_RCC_OscConfig+0xc0>
 80014c2:	4b78      	ldr	r3, [pc, #480]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a77      	ldr	r2, [pc, #476]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	4b75      	ldr	r3, [pc, #468]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a74      	ldr	r2, [pc, #464]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014d8:	6013      	str	r3, [r2, #0]
 80014da:	e00b      	b.n	80014f4 <HAL_RCC_OscConfig+0xd8>
 80014dc:	4b71      	ldr	r3, [pc, #452]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a70      	ldr	r2, [pc, #448]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80014e6:	6013      	str	r3, [r2, #0]
 80014e8:	4b6e      	ldr	r3, [pc, #440]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4a6d      	ldr	r2, [pc, #436]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80014ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80014f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d013      	beq.n	8001524 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014fc:	f7ff fc1c 	bl	8000d38 <HAL_GetTick>
 8001500:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001504:	f7ff fc18 	bl	8000d38 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b64      	cmp	r3, #100	@ 0x64
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e3d4      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001516:	4b63      	ldr	r3, [pc, #396]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0xe8>
 8001522:	e014      	b.n	800154e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001524:	f7ff fc08 	bl	8000d38 <HAL_GetTick>
 8001528:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800152c:	f7ff fc04 	bl	8000d38 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b64      	cmp	r3, #100	@ 0x64
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e3c0      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800153e:	4b59      	ldr	r3, [pc, #356]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1f0      	bne.n	800152c <HAL_RCC_OscConfig+0x110>
 800154a:	e000      	b.n	800154e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800154c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0302 	and.w	r3, r3, #2
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 80ca 	beq.w	80016f0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800155c:	4b51      	ldr	r3, [pc, #324]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800155e:	691b      	ldr	r3, [r3, #16]
 8001560:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001564:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001566:	4b4f      	ldr	r3, [pc, #316]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800156c:	6a3b      	ldr	r3, [r7, #32]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <HAL_RCC_OscConfig+0x166>
 8001572:	6a3b      	ldr	r3, [r7, #32]
 8001574:	2b18      	cmp	r3, #24
 8001576:	d156      	bne.n	8001626 <HAL_RCC_OscConfig+0x20a>
 8001578:	69fb      	ldr	r3, [r7, #28]
 800157a:	f003 0303 	and.w	r3, r3, #3
 800157e:	2b00      	cmp	r3, #0
 8001580:	d151      	bne.n	8001626 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001582:	4b48      	ldr	r3, [pc, #288]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	2b00      	cmp	r3, #0
 800158c:	d005      	beq.n	800159a <HAL_RCC_OscConfig+0x17e>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	68db      	ldr	r3, [r3, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d101      	bne.n	800159a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001596:	2301      	movs	r3, #1
 8001598:	e392      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800159a:	4b42      	ldr	r3, [pc, #264]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f023 0219 	bic.w	r2, r3, #25
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	68db      	ldr	r3, [r3, #12]
 80015a6:	493f      	ldr	r1, [pc, #252]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80015a8:	4313      	orrs	r3, r2
 80015aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ac:	f7ff fbc4 	bl	8000d38 <HAL_GetTick>
 80015b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015b4:	f7ff fbc0 	bl	8000d38 <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e37c      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015c6:	4b37      	ldr	r3, [pc, #220]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0304 	and.w	r3, r3, #4
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f0      	beq.n	80015b4 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015d2:	f7ff fbe1 	bl	8000d98 <HAL_GetREVID>
 80015d6:	4603      	mov	r3, r0
 80015d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80015dc:	4293      	cmp	r3, r2
 80015de:	d817      	bhi.n	8001610 <HAL_RCC_OscConfig+0x1f4>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	2b40      	cmp	r3, #64	@ 0x40
 80015e6:	d108      	bne.n	80015fa <HAL_RCC_OscConfig+0x1de>
 80015e8:	4b2e      	ldr	r3, [pc, #184]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80015f0:	4a2c      	ldr	r2, [pc, #176]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80015f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015f6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015f8:	e07a      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015fa:	4b2a      	ldr	r3, [pc, #168]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	691b      	ldr	r3, [r3, #16]
 8001606:	031b      	lsls	r3, r3, #12
 8001608:	4926      	ldr	r1, [pc, #152]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800160a:	4313      	orrs	r3, r2
 800160c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160e:	e06f      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001610:	4b24      	ldr	r3, [pc, #144]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	061b      	lsls	r3, r3, #24
 800161e:	4921      	ldr	r1, [pc, #132]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001624:	e064      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d047      	beq.n	80016be <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800162e:	4b1d      	ldr	r3, [pc, #116]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f023 0219 	bic.w	r2, r3, #25
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	491a      	ldr	r1, [pc, #104]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800163c:	4313      	orrs	r3, r2
 800163e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001640:	f7ff fb7a 	bl	8000d38 <HAL_GetTick>
 8001644:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001648:	f7ff fb76 	bl	8000d38 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e332      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800165a:	4b12      	ldr	r3, [pc, #72]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	2b00      	cmp	r3, #0
 8001664:	d0f0      	beq.n	8001648 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	f7ff fb97 	bl	8000d98 <HAL_GetREVID>
 800166a:	4603      	mov	r3, r0
 800166c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001670:	4293      	cmp	r3, r2
 8001672:	d819      	bhi.n	80016a8 <HAL_RCC_OscConfig+0x28c>
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	2b40      	cmp	r3, #64	@ 0x40
 800167a:	d108      	bne.n	800168e <HAL_RCC_OscConfig+0x272>
 800167c:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001684:	4a07      	ldr	r2, [pc, #28]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001686:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800168a:	6053      	str	r3, [r2, #4]
 800168c:	e030      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
 800168e:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	691b      	ldr	r3, [r3, #16]
 800169a:	031b      	lsls	r3, r3, #12
 800169c:	4901      	ldr	r1, [pc, #4]	@ (80016a4 <HAL_RCC_OscConfig+0x288>)
 800169e:	4313      	orrs	r3, r2
 80016a0:	604b      	str	r3, [r1, #4]
 80016a2:	e025      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
 80016a4:	58024400 	.word	0x58024400
 80016a8:	4b9a      	ldr	r3, [pc, #616]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	691b      	ldr	r3, [r3, #16]
 80016b4:	061b      	lsls	r3, r3, #24
 80016b6:	4997      	ldr	r1, [pc, #604]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
 80016bc:	e018      	b.n	80016f0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016be:	4b95      	ldr	r3, [pc, #596]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a94      	ldr	r2, [pc, #592]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80016c4:	f023 0301 	bic.w	r3, r3, #1
 80016c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ca:	f7ff fb35 	bl	8000d38 <HAL_GetTick>
 80016ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016d0:	e008      	b.n	80016e4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d2:	f7ff fb31 	bl	8000d38 <HAL_GetTick>
 80016d6:	4602      	mov	r2, r0
 80016d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d901      	bls.n	80016e4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	e2ed      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80016e4:	4b8b      	ldr	r3, [pc, #556]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1f0      	bne.n	80016d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	f000 80a9 	beq.w	8001850 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016fe:	4b85      	ldr	r3, [pc, #532]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001700:	691b      	ldr	r3, [r3, #16]
 8001702:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001706:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001708:	4b82      	ldr	r3, [pc, #520]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	2b08      	cmp	r3, #8
 8001712:	d007      	beq.n	8001724 <HAL_RCC_OscConfig+0x308>
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	2b18      	cmp	r3, #24
 8001718:	d13a      	bne.n	8001790 <HAL_RCC_OscConfig+0x374>
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b01      	cmp	r3, #1
 8001722:	d135      	bne.n	8001790 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001724:	4b7b      	ldr	r3, [pc, #492]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800172c:	2b00      	cmp	r3, #0
 800172e:	d005      	beq.n	800173c <HAL_RCC_OscConfig+0x320>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69db      	ldr	r3, [r3, #28]
 8001734:	2b80      	cmp	r3, #128	@ 0x80
 8001736:	d001      	beq.n	800173c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e2c1      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800173c:	f7ff fb2c 	bl	8000d98 <HAL_GetREVID>
 8001740:	4603      	mov	r3, r0
 8001742:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001746:	4293      	cmp	r3, r2
 8001748:	d817      	bhi.n	800177a <HAL_RCC_OscConfig+0x35e>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	2b20      	cmp	r3, #32
 8001750:	d108      	bne.n	8001764 <HAL_RCC_OscConfig+0x348>
 8001752:	4b70      	ldr	r3, [pc, #448]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800175a:	4a6e      	ldr	r2, [pc, #440]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800175c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001760:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001762:	e075      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001764:	4b6b      	ldr	r3, [pc, #428]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6a1b      	ldr	r3, [r3, #32]
 8001770:	069b      	lsls	r3, r3, #26
 8001772:	4968      	ldr	r1, [pc, #416]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001774:	4313      	orrs	r3, r2
 8001776:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001778:	e06a      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800177a:	4b66      	ldr	r3, [pc, #408]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800177c:	68db      	ldr	r3, [r3, #12]
 800177e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a1b      	ldr	r3, [r3, #32]
 8001786:	061b      	lsls	r3, r3, #24
 8001788:	4962      	ldr	r1, [pc, #392]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800178a:	4313      	orrs	r3, r2
 800178c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800178e:	e05f      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d042      	beq.n	800181e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001798:	4b5e      	ldr	r3, [pc, #376]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4a5d      	ldr	r2, [pc, #372]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800179e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a4:	f7ff fac8 	bl	8000d38 <HAL_GetTick>
 80017a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80017aa:	e008      	b.n	80017be <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80017ac:	f7ff fac4 	bl	8000d38 <HAL_GetTick>
 80017b0:	4602      	mov	r2, r0
 80017b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	2b02      	cmp	r3, #2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e280      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80017be:	4b55      	ldr	r3, [pc, #340]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0f0      	beq.n	80017ac <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80017ca:	f7ff fae5 	bl	8000d98 <HAL_GetREVID>
 80017ce:	4603      	mov	r3, r0
 80017d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d817      	bhi.n	8001808 <HAL_RCC_OscConfig+0x3ec>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a1b      	ldr	r3, [r3, #32]
 80017dc:	2b20      	cmp	r3, #32
 80017de:	d108      	bne.n	80017f2 <HAL_RCC_OscConfig+0x3d6>
 80017e0:	4b4c      	ldr	r3, [pc, #304]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80017e2:	685b      	ldr	r3, [r3, #4]
 80017e4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80017e8:	4a4a      	ldr	r2, [pc, #296]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80017ea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80017ee:	6053      	str	r3, [r2, #4]
 80017f0:	e02e      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
 80017f2:	4b48      	ldr	r3, [pc, #288]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	069b      	lsls	r3, r3, #26
 8001800:	4944      	ldr	r1, [pc, #272]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]
 8001806:	e023      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
 8001808:	4b42      	ldr	r3, [pc, #264]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a1b      	ldr	r3, [r3, #32]
 8001814:	061b      	lsls	r3, r3, #24
 8001816:	493f      	ldr	r1, [pc, #252]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001818:	4313      	orrs	r3, r2
 800181a:	60cb      	str	r3, [r1, #12]
 800181c:	e018      	b.n	8001850 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800181e:	4b3d      	ldr	r3, [pc, #244]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4a3c      	ldr	r2, [pc, #240]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001824:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001828:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800182a:	f7ff fa85 	bl	8000d38 <HAL_GetTick>
 800182e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001830:	e008      	b.n	8001844 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001832:	f7ff fa81 	bl	8000d38 <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	2b02      	cmp	r3, #2
 800183e:	d901      	bls.n	8001844 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001840:	2303      	movs	r3, #3
 8001842:	e23d      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001844:	4b33      	ldr	r3, [pc, #204]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800184c:	2b00      	cmp	r3, #0
 800184e:	d1f0      	bne.n	8001832 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	2b00      	cmp	r3, #0
 800185a:	d036      	beq.n	80018ca <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	695b      	ldr	r3, [r3, #20]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d019      	beq.n	8001898 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001864:	4b2b      	ldr	r3, [pc, #172]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001866:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001868:	4a2a      	ldr	r2, [pc, #168]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800186a:	f043 0301 	orr.w	r3, r3, #1
 800186e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001870:	f7ff fa62 	bl	8000d38 <HAL_GetTick>
 8001874:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001878:	f7ff fa5e 	bl	8000d38 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e21a      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800188a:	4b22      	ldr	r3, [pc, #136]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800188c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d0f0      	beq.n	8001878 <HAL_RCC_OscConfig+0x45c>
 8001896:	e018      	b.n	80018ca <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001898:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800189a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800189c:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 800189e:	f023 0301 	bic.w	r3, r3, #1
 80018a2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a4:	f7ff fa48 	bl	8000d38 <HAL_GetTick>
 80018a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ac:	f7ff fa44 	bl	8000d38 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e200      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80018c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80018c2:	f003 0302 	and.w	r3, r3, #2
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0320 	and.w	r3, r3, #32
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d039      	beq.n	800194a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d01c      	beq.n	8001918 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018de:	4b0d      	ldr	r3, [pc, #52]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 80018e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80018e8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80018ea:	f7ff fa25 	bl	8000d38 <HAL_GetTick>
 80018ee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80018f0:	e008      	b.n	8001904 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018f2:	f7ff fa21 	bl	8000d38 <HAL_GetTick>
 80018f6:	4602      	mov	r2, r0
 80018f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d901      	bls.n	8001904 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001900:	2303      	movs	r3, #3
 8001902:	e1dd      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001904:	4b03      	ldr	r3, [pc, #12]	@ (8001914 <HAL_RCC_OscConfig+0x4f8>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800190c:	2b00      	cmp	r3, #0
 800190e:	d0f0      	beq.n	80018f2 <HAL_RCC_OscConfig+0x4d6>
 8001910:	e01b      	b.n	800194a <HAL_RCC_OscConfig+0x52e>
 8001912:	bf00      	nop
 8001914:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001918:	4b9b      	ldr	r3, [pc, #620]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a9a      	ldr	r2, [pc, #616]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 800191e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001922:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001924:	f7ff fa08 	bl	8000d38 <HAL_GetTick>
 8001928:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800192c:	f7ff fa04 	bl	8000d38 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e1c0      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800193e:	4b92      	ldr	r3, [pc, #584]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	2b00      	cmp	r3, #0
 8001954:	f000 8081 	beq.w	8001a5a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001958:	4b8c      	ldr	r3, [pc, #560]	@ (8001b8c <HAL_RCC_OscConfig+0x770>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a8b      	ldr	r2, [pc, #556]	@ (8001b8c <HAL_RCC_OscConfig+0x770>)
 800195e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001962:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001964:	f7ff f9e8 	bl	8000d38 <HAL_GetTick>
 8001968:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800196a:	e008      	b.n	800197e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800196c:	f7ff f9e4 	bl	8000d38 <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b64      	cmp	r3, #100	@ 0x64
 8001978:	d901      	bls.n	800197e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e1a0      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800197e:	4b83      	ldr	r3, [pc, #524]	@ (8001b8c <HAL_RCC_OscConfig+0x770>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0f0      	beq.n	800196c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d106      	bne.n	80019a0 <HAL_RCC_OscConfig+0x584>
 8001992:	4b7d      	ldr	r3, [pc, #500]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001994:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001996:	4a7c      	ldr	r2, [pc, #496]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001998:	f043 0301 	orr.w	r3, r3, #1
 800199c:	6713      	str	r3, [r2, #112]	@ 0x70
 800199e:	e02d      	b.n	80019fc <HAL_RCC_OscConfig+0x5e0>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d10c      	bne.n	80019c2 <HAL_RCC_OscConfig+0x5a6>
 80019a8:	4b77      	ldr	r3, [pc, #476]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ac:	4a76      	ldr	r2, [pc, #472]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019ae:	f023 0301 	bic.w	r3, r3, #1
 80019b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80019b4:	4b74      	ldr	r3, [pc, #464]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019b8:	4a73      	ldr	r2, [pc, #460]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019ba:	f023 0304 	bic.w	r3, r3, #4
 80019be:	6713      	str	r3, [r2, #112]	@ 0x70
 80019c0:	e01c      	b.n	80019fc <HAL_RCC_OscConfig+0x5e0>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	2b05      	cmp	r3, #5
 80019c8:	d10c      	bne.n	80019e4 <HAL_RCC_OscConfig+0x5c8>
 80019ca:	4b6f      	ldr	r3, [pc, #444]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019ce:	4a6e      	ldr	r2, [pc, #440]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019d0:	f043 0304 	orr.w	r3, r3, #4
 80019d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80019d6:	4b6c      	ldr	r3, [pc, #432]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019da:	4a6b      	ldr	r2, [pc, #428]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019dc:	f043 0301 	orr.w	r3, r3, #1
 80019e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80019e2:	e00b      	b.n	80019fc <HAL_RCC_OscConfig+0x5e0>
 80019e4:	4b68      	ldr	r3, [pc, #416]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019e8:	4a67      	ldr	r2, [pc, #412]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019ea:	f023 0301 	bic.w	r3, r3, #1
 80019ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80019f0:	4b65      	ldr	r3, [pc, #404]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80019f4:	4a64      	ldr	r2, [pc, #400]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 80019f6:	f023 0304 	bic.w	r3, r3, #4
 80019fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	689b      	ldr	r3, [r3, #8]
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d015      	beq.n	8001a30 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a04:	f7ff f998 	bl	8000d38 <HAL_GetTick>
 8001a08:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a0a:	e00a      	b.n	8001a22 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a0c:	f7ff f994 	bl	8000d38 <HAL_GetTick>
 8001a10:	4602      	mov	r2, r0
 8001a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a14:	1ad3      	subs	r3, r2, r3
 8001a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e14e      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a22:	4b59      	ldr	r3, [pc, #356]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0ee      	beq.n	8001a0c <HAL_RCC_OscConfig+0x5f0>
 8001a2e:	e014      	b.n	8001a5a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a30:	f7ff f982 	bl	8000d38 <HAL_GetTick>
 8001a34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a36:	e00a      	b.n	8001a4e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a38:	f7ff f97e 	bl	8000d38 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e138      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a4e:	4b4e      	ldr	r3, [pc, #312]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001a50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1ee      	bne.n	8001a38 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 812d 	beq.w	8001cbe <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001a64:	4b48      	ldr	r3, [pc, #288]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001a66:	691b      	ldr	r3, [r3, #16]
 8001a68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a6c:	2b18      	cmp	r3, #24
 8001a6e:	f000 80bd 	beq.w	8001bec <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	f040 809e 	bne.w	8001bb8 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7c:	4b42      	ldr	r3, [pc, #264]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a41      	ldr	r2, [pc, #260]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001a82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a88:	f7ff f956 	bl	8000d38 <HAL_GetTick>
 8001a8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a90:	f7ff f952 	bl	8000d38 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e10e      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001aa2:	4b39      	ldr	r3, [pc, #228]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d1f0      	bne.n	8001a90 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aae:	4b36      	ldr	r3, [pc, #216]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001ab0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ab2:	4b37      	ldr	r3, [pc, #220]	@ (8001b90 <HAL_RCC_OscConfig+0x774>)
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001abe:	0112      	lsls	r2, r2, #4
 8001ac0:	430a      	orrs	r2, r1
 8001ac2:	4931      	ldr	r1, [pc, #196]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001ac4:	4313      	orrs	r3, r2
 8001ac6:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001acc:	3b01      	subs	r3, #1
 8001ace:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	025b      	lsls	r3, r3, #9
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	431a      	orrs	r2, r3
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ae2:	3b01      	subs	r3, #1
 8001ae4:	041b      	lsls	r3, r3, #16
 8001ae6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001aea:	431a      	orrs	r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001af0:	3b01      	subs	r3, #1
 8001af2:	061b      	lsls	r3, r3, #24
 8001af4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001af8:	4923      	ldr	r1, [pc, #140]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001afe:	4b22      	ldr	r3, [pc, #136]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b02:	4a21      	ldr	r2, [pc, #132]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b04:	f023 0301 	bic.w	r3, r3, #1
 8001b08:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001b0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001b0e:	4b21      	ldr	r3, [pc, #132]	@ (8001b94 <HAL_RCC_OscConfig+0x778>)
 8001b10:	4013      	ands	r3, r2
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001b16:	00d2      	lsls	r2, r2, #3
 8001b18:	491b      	ldr	r1, [pc, #108]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b22:	f023 020c 	bic.w	r2, r3, #12
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	4917      	ldr	r1, [pc, #92]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001b30:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b34:	f023 0202 	bic.w	r2, r3, #2
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3c:	4912      	ldr	r1, [pc, #72]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001b42:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b46:	4a10      	ldr	r2, [pc, #64]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b52:	4a0d      	ldr	r2, [pc, #52]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b6a:	4a07      	ldr	r2, [pc, #28]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b6c:	f043 0301 	orr.w	r3, r3, #1
 8001b70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b72:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a04      	ldr	r2, [pc, #16]	@ (8001b88 <HAL_RCC_OscConfig+0x76c>)
 8001b78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b7e:	f7ff f8db 	bl	8000d38 <HAL_GetTick>
 8001b82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b84:	e011      	b.n	8001baa <HAL_RCC_OscConfig+0x78e>
 8001b86:	bf00      	nop
 8001b88:	58024400 	.word	0x58024400
 8001b8c:	58024800 	.word	0x58024800
 8001b90:	fffffc0c 	.word	0xfffffc0c
 8001b94:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b98:	f7ff f8ce 	bl	8000d38 <HAL_GetTick>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba0:	1ad3      	subs	r3, r2, r3
 8001ba2:	2b02      	cmp	r3, #2
 8001ba4:	d901      	bls.n	8001baa <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	e08a      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001baa:	4b47      	ldr	r3, [pc, #284]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d0f0      	beq.n	8001b98 <HAL_RCC_OscConfig+0x77c>
 8001bb6:	e082      	b.n	8001cbe <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bb8:	4b43      	ldr	r3, [pc, #268]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a42      	ldr	r2, [pc, #264]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001bbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001bc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc4:	f7ff f8b8 	bl	8000d38 <HAL_GetTick>
 8001bc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bcc:	f7ff f8b4 	bl	8000d38 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e070      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001bde:	4b3a      	ldr	r3, [pc, #232]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f0      	bne.n	8001bcc <HAL_RCC_OscConfig+0x7b0>
 8001bea:	e068      	b.n	8001cbe <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001bec:	4b36      	ldr	r3, [pc, #216]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001bf2:	4b35      	ldr	r3, [pc, #212]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d031      	beq.n	8001c64 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	f003 0203 	and.w	r2, r3, #3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d12a      	bne.n	8001c64 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	091b      	lsrs	r3, r3, #4
 8001c12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d122      	bne.n	8001c64 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c28:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	d11a      	bne.n	8001c64 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	0a5b      	lsrs	r3, r3, #9
 8001c32:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c3a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d111      	bne.n	8001c64 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	0c1b      	lsrs	r3, r3, #16
 8001c44:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d108      	bne.n	8001c64 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	0e1b      	lsrs	r3, r3, #24
 8001c56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c5e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d001      	beq.n	8001c68 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e02b      	b.n	8001cc0 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001c68:	4b17      	ldr	r3, [pc, #92]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c6c:	08db      	lsrs	r3, r3, #3
 8001c6e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001c72:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d01f      	beq.n	8001cbe <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001c7e:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c82:	4a11      	ldr	r2, [pc, #68]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001c84:	f023 0301 	bic.w	r3, r3, #1
 8001c88:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c8a:	f7ff f855 	bl	8000d38 <HAL_GetTick>
 8001c8e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001c90:	bf00      	nop
 8001c92:	f7ff f851 	bl	8000d38 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d0f9      	beq.n	8001c92 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001ca0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ccc <HAL_RCC_OscConfig+0x8b0>)
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001caa:	00d2      	lsls	r2, r2, #3
 8001cac:	4906      	ldr	r1, [pc, #24]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001cae:	4313      	orrs	r3, r2
 8001cb0:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001cb2:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001cb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cb6:	4a04      	ldr	r2, [pc, #16]	@ (8001cc8 <HAL_RCC_OscConfig+0x8ac>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001cbe:	2300      	movs	r3, #0
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3730      	adds	r7, #48	@ 0x30
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	58024400 	.word	0x58024400
 8001ccc:	ffff0007 	.word	0xffff0007

08001cd0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d101      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e19c      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ce4:	4b8a      	ldr	r3, [pc, #552]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f003 030f 	and.w	r3, r3, #15
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d910      	bls.n	8001d14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf2:	4b87      	ldr	r3, [pc, #540]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f023 020f 	bic.w	r2, r3, #15
 8001cfa:	4985      	ldr	r1, [pc, #532]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d02:	4b83      	ldr	r3, [pc, #524]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	683a      	ldr	r2, [r7, #0]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d001      	beq.n	8001d14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e184      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0304 	and.w	r3, r3, #4
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d010      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	4b7b      	ldr	r3, [pc, #492]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d908      	bls.n	8001d42 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001d30:	4b78      	ldr	r3, [pc, #480]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d32:	699b      	ldr	r3, [r3, #24]
 8001d34:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	691b      	ldr	r3, [r3, #16]
 8001d3c:	4975      	ldr	r1, [pc, #468]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d010      	beq.n	8001d70 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	695a      	ldr	r2, [r3, #20]
 8001d52:	4b70      	ldr	r3, [pc, #448]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d908      	bls.n	8001d70 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001d5e:	4b6d      	ldr	r3, [pc, #436]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	496a      	ldr	r1, [pc, #424]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0310 	and.w	r3, r3, #16
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d010      	beq.n	8001d9e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	699a      	ldr	r2, [r3, #24]
 8001d80:	4b64      	ldr	r3, [pc, #400]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d908      	bls.n	8001d9e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001d8c:	4b61      	ldr	r3, [pc, #388]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d8e:	69db      	ldr	r3, [r3, #28]
 8001d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	495e      	ldr	r1, [pc, #376]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f003 0320 	and.w	r3, r3, #32
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d010      	beq.n	8001dcc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69da      	ldr	r2, [r3, #28]
 8001dae:	4b59      	ldr	r3, [pc, #356]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d908      	bls.n	8001dcc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001dba:	4b56      	ldr	r3, [pc, #344]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	69db      	ldr	r3, [r3, #28]
 8001dc6:	4953      	ldr	r1, [pc, #332]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d010      	beq.n	8001dfa <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	4b4d      	ldr	r3, [pc, #308]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f003 030f 	and.w	r3, r3, #15
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d908      	bls.n	8001dfa <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de8:	4b4a      	ldr	r3, [pc, #296]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f023 020f 	bic.w	r2, r3, #15
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	4947      	ldr	r1, [pc, #284]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001df6:	4313      	orrs	r3, r2
 8001df8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f003 0301 	and.w	r3, r3, #1
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d055      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001e06:	4b43      	ldr	r3, [pc, #268]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e08:	699b      	ldr	r3, [r3, #24]
 8001e0a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	4940      	ldr	r1, [pc, #256]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d107      	bne.n	8001e30 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e20:	4b3c      	ldr	r3, [pc, #240]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d121      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e0f6      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	2b03      	cmp	r3, #3
 8001e36:	d107      	bne.n	8001e48 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e38:	4b36      	ldr	r3, [pc, #216]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d115      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e0ea      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d107      	bne.n	8001e60 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001e50:	4b30      	ldr	r3, [pc, #192]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d109      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	e0de      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001e60:	4b2c      	ldr	r3, [pc, #176]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d101      	bne.n	8001e70 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e0d6      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e70:	4b28      	ldr	r3, [pc, #160]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e72:	691b      	ldr	r3, [r3, #16]
 8001e74:	f023 0207 	bic.w	r2, r3, #7
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	685b      	ldr	r3, [r3, #4]
 8001e7c:	4925      	ldr	r1, [pc, #148]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e82:	f7fe ff59 	bl	8000d38 <HAL_GetTick>
 8001e86:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e88:	e00a      	b.n	8001ea0 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e8a:	f7fe ff55 	bl	8000d38 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	1ad3      	subs	r3, r2, r3
 8001e94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d901      	bls.n	8001ea0 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	e0be      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ea0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001ea2:	691b      	ldr	r3, [r3, #16]
 8001ea4:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d1eb      	bne.n	8001e8a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d010      	beq.n	8001ee0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	68da      	ldr	r2, [r3, #12]
 8001ec2:	4b14      	ldr	r3, [pc, #80]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001ec4:	699b      	ldr	r3, [r3, #24]
 8001ec6:	f003 030f 	and.w	r3, r3, #15
 8001eca:	429a      	cmp	r2, r3
 8001ecc:	d208      	bcs.n	8001ee0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ece:	4b11      	ldr	r3, [pc, #68]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	f023 020f 	bic.w	r2, r3, #15
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	490e      	ldr	r1, [pc, #56]	@ (8001f14 <HAL_RCC_ClockConfig+0x244>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f003 030f 	and.w	r3, r3, #15
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	429a      	cmp	r2, r3
 8001eec:	d214      	bcs.n	8001f18 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eee:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 020f 	bic.w	r2, r3, #15
 8001ef6:	4906      	ldr	r1, [pc, #24]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001efe:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <HAL_RCC_ClockConfig+0x240>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d005      	beq.n	8001f18 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e086      	b.n	800201e <HAL_RCC_ClockConfig+0x34e>
 8001f10:	52002000 	.word	0x52002000
 8001f14:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0304 	and.w	r3, r3, #4
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d010      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	691a      	ldr	r2, [r3, #16]
 8001f28:	4b3f      	ldr	r3, [pc, #252]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d208      	bcs.n	8001f46 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001f34:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	4939      	ldr	r1, [pc, #228]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0308 	and.w	r3, r3, #8
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d010      	beq.n	8001f74 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	695a      	ldr	r2, [r3, #20]
 8001f56:	4b34      	ldr	r3, [pc, #208]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d208      	bcs.n	8001f74 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001f62:	4b31      	ldr	r3, [pc, #196]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f64:	69db      	ldr	r3, [r3, #28]
 8001f66:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	695b      	ldr	r3, [r3, #20]
 8001f6e:	492e      	ldr	r1, [pc, #184]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0310 	and.w	r3, r3, #16
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d010      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	699a      	ldr	r2, [r3, #24]
 8001f84:	4b28      	ldr	r3, [pc, #160]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f86:	69db      	ldr	r3, [r3, #28]
 8001f88:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d208      	bcs.n	8001fa2 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001f90:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f92:	69db      	ldr	r3, [r3, #28]
 8001f94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	4922      	ldr	r1, [pc, #136]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d010      	beq.n	8001fd0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	69da      	ldr	r2, [r3, #28]
 8001fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001fba:	429a      	cmp	r2, r3
 8001fbc:	d208      	bcs.n	8001fd0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001fbe:	4b1a      	ldr	r3, [pc, #104]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	4917      	ldr	r1, [pc, #92]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001fd0:	f000 f834 	bl	800203c <HAL_RCC_GetSysClockFreq>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	4b14      	ldr	r3, [pc, #80]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	0a1b      	lsrs	r3, r3, #8
 8001fdc:	f003 030f 	and.w	r3, r3, #15
 8001fe0:	4912      	ldr	r1, [pc, #72]	@ (800202c <HAL_RCC_ClockConfig+0x35c>)
 8001fe2:	5ccb      	ldrb	r3, [r1, r3]
 8001fe4:	f003 031f 	and.w	r3, r3, #31
 8001fe8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fec:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001fee:	4b0e      	ldr	r3, [pc, #56]	@ (8002028 <HAL_RCC_ClockConfig+0x358>)
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <HAL_RCC_ClockConfig+0x35c>)
 8001ff8:	5cd3      	ldrb	r3, [r2, r3]
 8001ffa:	f003 031f 	and.w	r3, r3, #31
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	fa22 f303 	lsr.w	r3, r2, r3
 8002004:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <HAL_RCC_ClockConfig+0x360>)
 8002006:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002008:	4a0a      	ldr	r2, [pc, #40]	@ (8002034 <HAL_RCC_ClockConfig+0x364>)
 800200a:	693b      	ldr	r3, [r7, #16]
 800200c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800200e:	4b0a      	ldr	r3, [pc, #40]	@ (8002038 <HAL_RCC_ClockConfig+0x368>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe fe46 	bl	8000ca4 <HAL_InitTick>
 8002018:	4603      	mov	r3, r0
 800201a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800201c:	7bfb      	ldrb	r3, [r7, #15]
}
 800201e:	4618      	mov	r0, r3
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	58024400 	.word	0x58024400
 800202c:	08003998 	.word	0x08003998
 8002030:	24000004 	.word	0x24000004
 8002034:	24000000 	.word	0x24000000
 8002038:	2400000c 	.word	0x2400000c

0800203c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800203c:	b480      	push	{r7}
 800203e:	b089      	sub	sp, #36	@ 0x24
 8002040:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002042:	4bb3      	ldr	r3, [pc, #716]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800204a:	2b18      	cmp	r3, #24
 800204c:	f200 8155 	bhi.w	80022fa <HAL_RCC_GetSysClockFreq+0x2be>
 8002050:	a201      	add	r2, pc, #4	@ (adr r2, 8002058 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002056:	bf00      	nop
 8002058:	080020bd 	.word	0x080020bd
 800205c:	080022fb 	.word	0x080022fb
 8002060:	080022fb 	.word	0x080022fb
 8002064:	080022fb 	.word	0x080022fb
 8002068:	080022fb 	.word	0x080022fb
 800206c:	080022fb 	.word	0x080022fb
 8002070:	080022fb 	.word	0x080022fb
 8002074:	080022fb 	.word	0x080022fb
 8002078:	080020e3 	.word	0x080020e3
 800207c:	080022fb 	.word	0x080022fb
 8002080:	080022fb 	.word	0x080022fb
 8002084:	080022fb 	.word	0x080022fb
 8002088:	080022fb 	.word	0x080022fb
 800208c:	080022fb 	.word	0x080022fb
 8002090:	080022fb 	.word	0x080022fb
 8002094:	080022fb 	.word	0x080022fb
 8002098:	080020e9 	.word	0x080020e9
 800209c:	080022fb 	.word	0x080022fb
 80020a0:	080022fb 	.word	0x080022fb
 80020a4:	080022fb 	.word	0x080022fb
 80020a8:	080022fb 	.word	0x080022fb
 80020ac:	080022fb 	.word	0x080022fb
 80020b0:	080022fb 	.word	0x080022fb
 80020b4:	080022fb 	.word	0x080022fb
 80020b8:	080020ef 	.word	0x080020ef
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80020bc:	4b94      	ldr	r3, [pc, #592]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f003 0320 	and.w	r3, r3, #32
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d009      	beq.n	80020dc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80020c8:	4b91      	ldr	r3, [pc, #580]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	08db      	lsrs	r3, r3, #3
 80020ce:	f003 0303 	and.w	r3, r3, #3
 80020d2:	4a90      	ldr	r2, [pc, #576]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80020d4:	fa22 f303 	lsr.w	r3, r2, r3
 80020d8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80020da:	e111      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80020dc:	4b8d      	ldr	r3, [pc, #564]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80020de:	61bb      	str	r3, [r7, #24]
      break;
 80020e0:	e10e      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80020e2:	4b8d      	ldr	r3, [pc, #564]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80020e4:	61bb      	str	r3, [r7, #24]
      break;
 80020e6:	e10b      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80020e8:	4b8c      	ldr	r3, [pc, #560]	@ (800231c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80020ea:	61bb      	str	r3, [r7, #24]
      break;
 80020ec:	e108      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80020ee:	4b88      	ldr	r3, [pc, #544]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80020f8:	4b85      	ldr	r3, [pc, #532]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002102:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002104:	4b82      	ldr	r3, [pc, #520]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800210e:	4b80      	ldr	r3, [pc, #512]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002110:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002112:	08db      	lsrs	r3, r3, #3
 8002114:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	fb02 f303 	mul.w	r3, r2, r3
 800211e:	ee07 3a90 	vmov	s15, r3
 8002122:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002126:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 80e1 	beq.w	80022f4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	2b02      	cmp	r3, #2
 8002136:	f000 8083 	beq.w	8002240 <HAL_RCC_GetSysClockFreq+0x204>
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2b02      	cmp	r3, #2
 800213e:	f200 80a1 	bhi.w	8002284 <HAL_RCC_GetSysClockFreq+0x248>
 8002142:	697b      	ldr	r3, [r7, #20]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d003      	beq.n	8002150 <HAL_RCC_GetSysClockFreq+0x114>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d056      	beq.n	80021fc <HAL_RCC_GetSysClockFreq+0x1c0>
 800214e:	e099      	b.n	8002284 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002150:	4b6f      	ldr	r3, [pc, #444]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0320 	and.w	r3, r3, #32
 8002158:	2b00      	cmp	r3, #0
 800215a:	d02d      	beq.n	80021b8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800215c:	4b6c      	ldr	r3, [pc, #432]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	08db      	lsrs	r3, r3, #3
 8002162:	f003 0303 	and.w	r3, r3, #3
 8002166:	4a6b      	ldr	r2, [pc, #428]	@ (8002314 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002168:	fa22 f303 	lsr.w	r3, r2, r3
 800216c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	ee07 3a90 	vmov	s15, r3
 8002174:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002182:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002186:	4b62      	ldr	r3, [pc, #392]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800218e:	ee07 3a90 	vmov	s15, r3
 8002192:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002196:	ed97 6a02 	vldr	s12, [r7, #8]
 800219a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002320 <HAL_RCC_GetSysClockFreq+0x2e4>
 800219e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021b2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80021b6:	e087      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	ee07 3a90 	vmov	s15, r3
 80021be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021c2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002324 <HAL_RCC_GetSysClockFreq+0x2e8>
 80021c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021ca:	4b51      	ldr	r3, [pc, #324]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021da:	ed97 6a02 	vldr	s12, [r7, #8]
 80021de:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002320 <HAL_RCC_GetSysClockFreq+0x2e4>
 80021e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80021ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021f6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80021fa:	e065      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	ee07 3a90 	vmov	s15, r3
 8002202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002206:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002328 <HAL_RCC_GetSysClockFreq+0x2ec>
 800220a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800220e:	4b40      	ldr	r3, [pc, #256]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002212:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002216:	ee07 3a90 	vmov	s15, r3
 800221a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800221e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002222:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002320 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002226:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800222a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800222e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002232:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002236:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800223e:	e043      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800224a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800232c <HAL_RCC_GetSysClockFreq+0x2f0>
 800224e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002252:	4b2f      	ldr	r3, [pc, #188]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800225a:	ee07 3a90 	vmov	s15, r3
 800225e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002262:	ed97 6a02 	vldr	s12, [r7, #8]
 8002266:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002320 <HAL_RCC_GetSysClockFreq+0x2e4>
 800226a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800226e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002272:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800227a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800227e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002282:	e021      	b.n	80022c8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	ee07 3a90 	vmov	s15, r3
 800228a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800228e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002328 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002292:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002296:	4b1e      	ldr	r3, [pc, #120]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800229e:	ee07 3a90 	vmov	s15, r3
 80022a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80022aa:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002320 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80022c6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80022c8:	4b11      	ldr	r3, [pc, #68]	@ (8002310 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022cc:	0a5b      	lsrs	r3, r3, #9
 80022ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80022d2:	3301      	adds	r3, #1
 80022d4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	ee07 3a90 	vmov	s15, r3
 80022dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022e0:	edd7 6a07 	vldr	s13, [r7, #28]
 80022e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ec:	ee17 3a90 	vmov	r3, s15
 80022f0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80022f2:	e005      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80022f4:	2300      	movs	r3, #0
 80022f6:	61bb      	str	r3, [r7, #24]
      break;
 80022f8:	e002      	b.n	8002300 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80022fa:	4b07      	ldr	r3, [pc, #28]	@ (8002318 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80022fc:	61bb      	str	r3, [r7, #24]
      break;
 80022fe:	bf00      	nop
  }

  return sysclockfreq;
 8002300:	69bb      	ldr	r3, [r7, #24]
}
 8002302:	4618      	mov	r0, r3
 8002304:	3724      	adds	r7, #36	@ 0x24
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	58024400 	.word	0x58024400
 8002314:	03d09000 	.word	0x03d09000
 8002318:	003d0900 	.word	0x003d0900
 800231c:	017d7840 	.word	0x017d7840
 8002320:	46000000 	.word	0x46000000
 8002324:	4c742400 	.word	0x4c742400
 8002328:	4a742400 	.word	0x4a742400
 800232c:	4bbebc20 	.word	0x4bbebc20

08002330 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002336:	f7ff fe81 	bl	800203c <HAL_RCC_GetSysClockFreq>
 800233a:	4602      	mov	r2, r0
 800233c:	4b10      	ldr	r3, [pc, #64]	@ (8002380 <HAL_RCC_GetHCLKFreq+0x50>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 030f 	and.w	r3, r3, #15
 8002346:	490f      	ldr	r1, [pc, #60]	@ (8002384 <HAL_RCC_GetHCLKFreq+0x54>)
 8002348:	5ccb      	ldrb	r3, [r1, r3]
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002354:	4b0a      	ldr	r3, [pc, #40]	@ (8002380 <HAL_RCC_GetHCLKFreq+0x50>)
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	f003 030f 	and.w	r3, r3, #15
 800235c:	4a09      	ldr	r2, [pc, #36]	@ (8002384 <HAL_RCC_GetHCLKFreq+0x54>)
 800235e:	5cd3      	ldrb	r3, [r2, r3]
 8002360:	f003 031f 	and.w	r3, r3, #31
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	fa22 f303 	lsr.w	r3, r2, r3
 800236a:	4a07      	ldr	r2, [pc, #28]	@ (8002388 <HAL_RCC_GetHCLKFreq+0x58>)
 800236c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800236e:	4a07      	ldr	r2, [pc, #28]	@ (800238c <HAL_RCC_GetHCLKFreq+0x5c>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002374:	4b04      	ldr	r3, [pc, #16]	@ (8002388 <HAL_RCC_GetHCLKFreq+0x58>)
 8002376:	681b      	ldr	r3, [r3, #0]
}
 8002378:	4618      	mov	r0, r3
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	58024400 	.word	0x58024400
 8002384:	08003998 	.word	0x08003998
 8002388:	24000004 	.word	0x24000004
 800238c:	24000000 	.word	0x24000000

08002390 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002394:	f7ff ffcc 	bl	8002330 <HAL_RCC_GetHCLKFreq>
 8002398:	4602      	mov	r2, r0
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800239c:	69db      	ldr	r3, [r3, #28]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	f003 0307 	and.w	r3, r3, #7
 80023a4:	4904      	ldr	r1, [pc, #16]	@ (80023b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80023a6:	5ccb      	ldrb	r3, [r1, r3]
 80023a8:	f003 031f 	and.w	r3, r3, #31
 80023ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	58024400 	.word	0x58024400
 80023b8:	08003998 	.word	0x08003998

080023bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80023c0:	f7ff ffb6 	bl	8002330 <HAL_RCC_GetHCLKFreq>
 80023c4:	4602      	mov	r2, r0
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	0a1b      	lsrs	r3, r3, #8
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	4904      	ldr	r1, [pc, #16]	@ (80023e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80023d2:	5ccb      	ldrb	r3, [r1, r3]
 80023d4:	f003 031f 	and.w	r3, r3, #31
 80023d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80023dc:	4618      	mov	r0, r3
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	58024400 	.word	0x58024400
 80023e4:	08003998 	.word	0x08003998

080023e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80023ec:	f7ff ffa0 	bl	8002330 <HAL_RCC_GetHCLKFreq>
 80023f0:	4602      	mov	r2, r0
 80023f2:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80023f4:	6a1b      	ldr	r3, [r3, #32]
 80023f6:	091b      	lsrs	r3, r3, #4
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	4904      	ldr	r1, [pc, #16]	@ (8002410 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80023fe:	5ccb      	ldrb	r3, [r1, r3]
 8002400:	f003 031f 	and.w	r3, r3, #31
 8002404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8002408:	4618      	mov	r0, r3
 800240a:	bd80      	pop	{r7, pc}
 800240c:	58024400 	.word	0x58024400
 8002410:	08003998 	.word	0x08003998

08002414 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800241c:	4ba1      	ldr	r3, [pc, #644]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800241e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8002426:	4b9f      	ldr	r3, [pc, #636]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242a:	0b1b      	lsrs	r3, r3, #12
 800242c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002430:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8002432:	4b9c      	ldr	r3, [pc, #624]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	f003 0301 	and.w	r3, r3, #1
 800243c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800243e:	4b99      	ldr	r3, [pc, #612]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002442:	08db      	lsrs	r3, r3, #3
 8002444:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	fb02 f303 	mul.w	r3, r2, r3
 800244e:	ee07 3a90 	vmov	s15, r3
 8002452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002456:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	2b00      	cmp	r3, #0
 800245e:	f000 8111 	beq.w	8002684 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	2b02      	cmp	r3, #2
 8002466:	f000 8083 	beq.w	8002570 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	2b02      	cmp	r3, #2
 800246e:	f200 80a1 	bhi.w	80025b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8002472:	69bb      	ldr	r3, [r7, #24]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2b01      	cmp	r3, #1
 800247c:	d056      	beq.n	800252c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800247e:	e099      	b.n	80025b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002480:	4b88      	ldr	r3, [pc, #544]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0320 	and.w	r3, r3, #32
 8002488:	2b00      	cmp	r3, #0
 800248a:	d02d      	beq.n	80024e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800248c:	4b85      	ldr	r3, [pc, #532]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	08db      	lsrs	r3, r3, #3
 8002492:	f003 0303 	and.w	r3, r3, #3
 8002496:	4a84      	ldr	r2, [pc, #528]	@ (80026a8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
 800249c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	ee07 3a90 	vmov	s15, r3
 80024a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	ee07 3a90 	vmov	s15, r3
 80024ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024b6:	4b7b      	ldr	r3, [pc, #492]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80024b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024be:	ee07 3a90 	vmov	s15, r3
 80024c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80024c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80024ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80024ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80024d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80024d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80024da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80024de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80024e6:	e087      	b.n	80025f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	ee07 3a90 	vmov	s15, r3
 80024ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80024f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80026b0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80024f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024fa:	4b6a      	ldr	r3, [pc, #424]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80024fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002502:	ee07 3a90 	vmov	s15, r3
 8002506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800250a:	ed97 6a03 	vldr	s12, [r7, #12]
 800250e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800251a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800251e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002526:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800252a:	e065      	b.n	80025f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	ee07 3a90 	vmov	s15, r3
 8002532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002536:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80026b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800253a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800253e:	4b59      	ldr	r3, [pc, #356]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002546:	ee07 3a90 	vmov	s15, r3
 800254a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800254e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002552:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800255a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800255e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002562:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800256e:	e043      	b.n	80025f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	ee07 3a90 	vmov	s15, r3
 8002576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800257a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80026b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800257e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002582:	4b48      	ldr	r3, [pc, #288]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800258a:	ee07 3a90 	vmov	s15, r3
 800258e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002592:	ed97 6a03 	vldr	s12, [r7, #12]
 8002596:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800259a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800259e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80025b2:	e021      	b.n	80025f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	ee07 3a90 	vmov	s15, r3
 80025ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80026b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80025c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025c6:	4b37      	ldr	r3, [pc, #220]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80025c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80025da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80026ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80025de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80025f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80025f8:	4b2a      	ldr	r3, [pc, #168]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80025fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025fc:	0a5b      	lsrs	r3, r3, #9
 80025fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002602:	ee07 3a90 	vmov	s15, r3
 8002606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800260a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800260e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002612:	edd7 6a07 	vldr	s13, [r7, #28]
 8002616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800261a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800261e:	ee17 2a90 	vmov	r2, s15
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8002626:	4b1f      	ldr	r3, [pc, #124]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800262a:	0c1b      	lsrs	r3, r3, #16
 800262c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002630:	ee07 3a90 	vmov	s15, r3
 8002634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002638:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800263c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002640:	edd7 6a07 	vldr	s13, [r7, #28]
 8002644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800264c:	ee17 2a90 	vmov	r2, s15
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8002654:	4b13      	ldr	r3, [pc, #76]	@ (80026a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002658:	0e1b      	lsrs	r3, r3, #24
 800265a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800265e:	ee07 3a90 	vmov	s15, r3
 8002662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800266a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800266e:	edd7 6a07 	vldr	s13, [r7, #28]
 8002672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800267a:	ee17 2a90 	vmov	r2, s15
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8002682:	e008      	b.n	8002696 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2200      	movs	r2, #0
 8002694:	609a      	str	r2, [r3, #8]
}
 8002696:	bf00      	nop
 8002698:	3724      	adds	r7, #36	@ 0x24
 800269a:	46bd      	mov	sp, r7
 800269c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a0:	4770      	bx	lr
 80026a2:	bf00      	nop
 80026a4:	58024400 	.word	0x58024400
 80026a8:	03d09000 	.word	0x03d09000
 80026ac:	46000000 	.word	0x46000000
 80026b0:	4c742400 	.word	0x4c742400
 80026b4:	4a742400 	.word	0x4a742400
 80026b8:	4bbebc20 	.word	0x4bbebc20

080026bc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	@ 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80026c4:	4ba1      	ldr	r3, [pc, #644]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80026c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026c8:	f003 0303 	and.w	r3, r3, #3
 80026cc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80026ce:	4b9f      	ldr	r3, [pc, #636]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80026d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d2:	0d1b      	lsrs	r3, r3, #20
 80026d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026d8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80026da:	4b9c      	ldr	r3, [pc, #624]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80026dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026de:	0a1b      	lsrs	r3, r3, #8
 80026e0:	f003 0301 	and.w	r3, r3, #1
 80026e4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80026e6:	4b99      	ldr	r3, [pc, #612]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80026e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ea:	08db      	lsrs	r3, r3, #3
 80026ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	ee07 3a90 	vmov	s15, r3
 80026fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 8111 	beq.w	800292c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800270a:	69bb      	ldr	r3, [r7, #24]
 800270c:	2b02      	cmp	r3, #2
 800270e:	f000 8083 	beq.w	8002818 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8002712:	69bb      	ldr	r3, [r7, #24]
 8002714:	2b02      	cmp	r3, #2
 8002716:	f200 80a1 	bhi.w	800285c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d003      	beq.n	8002728 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	2b01      	cmp	r3, #1
 8002724:	d056      	beq.n	80027d4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8002726:	e099      	b.n	800285c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002728:	4b88      	ldr	r3, [pc, #544]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0320 	and.w	r3, r3, #32
 8002730:	2b00      	cmp	r3, #0
 8002732:	d02d      	beq.n	8002790 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002734:	4b85      	ldr	r3, [pc, #532]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	08db      	lsrs	r3, r3, #3
 800273a:	f003 0303 	and.w	r3, r3, #3
 800273e:	4a84      	ldr	r2, [pc, #528]	@ (8002950 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
 8002744:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	ee07 3a90 	vmov	s15, r3
 800274c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	ee07 3a90 	vmov	s15, r3
 8002756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800275a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800275e:	4b7b      	ldr	r3, [pc, #492]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002766:	ee07 3a90 	vmov	s15, r3
 800276a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800276e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002772:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800277a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800277e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800278e:	e087      	b.n	80028a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	ee07 3a90 	vmov	s15, r3
 8002796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800279a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002958 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800279e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027a2:	4b6a      	ldr	r3, [pc, #424]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027aa:	ee07 3a90 	vmov	s15, r3
 80027ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80027b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80027ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80027d2:	e065      	b.n	80028a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	ee07 3a90 	vmov	s15, r3
 80027da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800295c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80027e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027e6:	4b59      	ldr	r3, [pc, #356]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027ee:	ee07 3a90 	vmov	s15, r3
 80027f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80027fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80027fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800280a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800280e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002812:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002816:	e043      	b.n	80028a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	ee07 3a90 	vmov	s15, r3
 800281e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002822:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002960 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8002826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800282a:	4b48      	ldr	r3, [pc, #288]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800282c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800282e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002832:	ee07 3a90 	vmov	s15, r3
 8002836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800283a:	ed97 6a03 	vldr	s12, [r7, #12]
 800283e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800284a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800284e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002856:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800285a:	e021      	b.n	80028a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	ee07 3a90 	vmov	s15, r3
 8002862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002866:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800295c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800286a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800286e:	4b37      	ldr	r3, [pc, #220]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002876:	ee07 3a90 	vmov	s15, r3
 800287a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800287e:	ed97 6a03 	vldr	s12, [r7, #12]
 8002882:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800288a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800288e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800289a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800289e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80028a0:	4b2a      	ldr	r3, [pc, #168]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80028a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a4:	0a5b      	lsrs	r3, r3, #9
 80028a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028aa:	ee07 3a90 	vmov	s15, r3
 80028ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80028ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80028be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028c6:	ee17 2a90 	vmov	r2, s15
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80028ce:	4b1f      	ldr	r3, [pc, #124]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	0c1b      	lsrs	r3, r3, #16
 80028d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028d8:	ee07 3a90 	vmov	s15, r3
 80028dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80028e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80028ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80028f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f4:	ee17 2a90 	vmov	r2, s15
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80028fc:	4b13      	ldr	r3, [pc, #76]	@ (800294c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80028fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002900:	0e1b      	lsrs	r3, r3, #24
 8002902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002906:	ee07 3a90 	vmov	s15, r3
 800290a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800290e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002912:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002916:	edd7 6a07 	vldr	s13, [r7, #28]
 800291a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800291e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002922:	ee17 2a90 	vmov	r2, s15
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800292a:	e008      	b.n	800293e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	609a      	str	r2, [r3, #8]
}
 800293e:	bf00      	nop
 8002940:	3724      	adds	r7, #36	@ 0x24
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	58024400 	.word	0x58024400
 8002950:	03d09000 	.word	0x03d09000
 8002954:	46000000 	.word	0x46000000
 8002958:	4c742400 	.word	0x4c742400
 800295c:	4a742400 	.word	0x4a742400
 8002960:	4bbebc20 	.word	0x4bbebc20

08002964 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e042      	b.n	80029fc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297c:	2b00      	cmp	r3, #0
 800297e:	d106      	bne.n	800298e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f83b 	bl	8002a04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2224      	movs	r2, #36	@ 0x24
 8002992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0201 	bic.w	r2, r2, #1
 80029a4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 fd9a 	bl	80034e8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f82f 	bl	8002a18 <UART_SetConfig>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d101      	bne.n	80029c4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e01b      	b.n	80029fc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80029d2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80029e2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0201 	orr.w	r2, r2, #1
 80029f2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80029f4:	6878      	ldr	r0, [r7, #4]
 80029f6:	f000 fe19 	bl	800362c <UART_CheckIdleState>
 80029fa:	4603      	mov	r3, r0
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}

08002a04 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a1c:	b092      	sub	sp, #72	@ 0x48
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a22:	2300      	movs	r3, #0
 8002a24:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	431a      	orrs	r2, r3
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	431a      	orrs	r2, r3
 8002a38:	697b      	ldr	r3, [r7, #20]
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	4bbe      	ldr	r3, [pc, #760]	@ (8002d40 <UART_SetConfig+0x328>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002a50:	430b      	orrs	r3, r1
 8002a52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	68da      	ldr	r2, [r3, #12]
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4ab3      	ldr	r2, [pc, #716]	@ (8002d44 <UART_SetConfig+0x32c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d004      	beq.n	8002a84 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a80:	4313      	orrs	r3, r2
 8002a82:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	4baf      	ldr	r3, [pc, #700]	@ (8002d48 <UART_SetConfig+0x330>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	697a      	ldr	r2, [r7, #20]
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002a94:	430b      	orrs	r3, r1
 8002a96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a9e:	f023 010f 	bic.w	r1, r3, #15
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	430a      	orrs	r2, r1
 8002aac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4aa6      	ldr	r2, [pc, #664]	@ (8002d4c <UART_SetConfig+0x334>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d177      	bne.n	8002ba8 <UART_SetConfig+0x190>
 8002ab8:	4ba5      	ldr	r3, [pc, #660]	@ (8002d50 <UART_SetConfig+0x338>)
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ac0:	2b28      	cmp	r3, #40	@ 0x28
 8002ac2:	d86d      	bhi.n	8002ba0 <UART_SetConfig+0x188>
 8002ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8002acc <UART_SetConfig+0xb4>)
 8002ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aca:	bf00      	nop
 8002acc:	08002b71 	.word	0x08002b71
 8002ad0:	08002ba1 	.word	0x08002ba1
 8002ad4:	08002ba1 	.word	0x08002ba1
 8002ad8:	08002ba1 	.word	0x08002ba1
 8002adc:	08002ba1 	.word	0x08002ba1
 8002ae0:	08002ba1 	.word	0x08002ba1
 8002ae4:	08002ba1 	.word	0x08002ba1
 8002ae8:	08002ba1 	.word	0x08002ba1
 8002aec:	08002b79 	.word	0x08002b79
 8002af0:	08002ba1 	.word	0x08002ba1
 8002af4:	08002ba1 	.word	0x08002ba1
 8002af8:	08002ba1 	.word	0x08002ba1
 8002afc:	08002ba1 	.word	0x08002ba1
 8002b00:	08002ba1 	.word	0x08002ba1
 8002b04:	08002ba1 	.word	0x08002ba1
 8002b08:	08002ba1 	.word	0x08002ba1
 8002b0c:	08002b81 	.word	0x08002b81
 8002b10:	08002ba1 	.word	0x08002ba1
 8002b14:	08002ba1 	.word	0x08002ba1
 8002b18:	08002ba1 	.word	0x08002ba1
 8002b1c:	08002ba1 	.word	0x08002ba1
 8002b20:	08002ba1 	.word	0x08002ba1
 8002b24:	08002ba1 	.word	0x08002ba1
 8002b28:	08002ba1 	.word	0x08002ba1
 8002b2c:	08002b89 	.word	0x08002b89
 8002b30:	08002ba1 	.word	0x08002ba1
 8002b34:	08002ba1 	.word	0x08002ba1
 8002b38:	08002ba1 	.word	0x08002ba1
 8002b3c:	08002ba1 	.word	0x08002ba1
 8002b40:	08002ba1 	.word	0x08002ba1
 8002b44:	08002ba1 	.word	0x08002ba1
 8002b48:	08002ba1 	.word	0x08002ba1
 8002b4c:	08002b91 	.word	0x08002b91
 8002b50:	08002ba1 	.word	0x08002ba1
 8002b54:	08002ba1 	.word	0x08002ba1
 8002b58:	08002ba1 	.word	0x08002ba1
 8002b5c:	08002ba1 	.word	0x08002ba1
 8002b60:	08002ba1 	.word	0x08002ba1
 8002b64:	08002ba1 	.word	0x08002ba1
 8002b68:	08002ba1 	.word	0x08002ba1
 8002b6c:	08002b99 	.word	0x08002b99
 8002b70:	2301      	movs	r3, #1
 8002b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b76:	e222      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002b78:	2304      	movs	r3, #4
 8002b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b7e:	e21e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002b80:	2308      	movs	r3, #8
 8002b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b86:	e21a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002b88:	2310      	movs	r3, #16
 8002b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b8e:	e216      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002b90:	2320      	movs	r3, #32
 8002b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b96:	e212      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002b98:	2340      	movs	r3, #64	@ 0x40
 8002b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002b9e:	e20e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ba0:	2380      	movs	r3, #128	@ 0x80
 8002ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ba6:	e20a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a69      	ldr	r2, [pc, #420]	@ (8002d54 <UART_SetConfig+0x33c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d130      	bne.n	8002c14 <UART_SetConfig+0x1fc>
 8002bb2:	4b67      	ldr	r3, [pc, #412]	@ (8002d50 <UART_SetConfig+0x338>)
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb6:	f003 0307 	and.w	r3, r3, #7
 8002bba:	2b05      	cmp	r3, #5
 8002bbc:	d826      	bhi.n	8002c0c <UART_SetConfig+0x1f4>
 8002bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8002bc4 <UART_SetConfig+0x1ac>)
 8002bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bc4:	08002bdd 	.word	0x08002bdd
 8002bc8:	08002be5 	.word	0x08002be5
 8002bcc:	08002bed 	.word	0x08002bed
 8002bd0:	08002bf5 	.word	0x08002bf5
 8002bd4:	08002bfd 	.word	0x08002bfd
 8002bd8:	08002c05 	.word	0x08002c05
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002be2:	e1ec      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002be4:	2304      	movs	r3, #4
 8002be6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002bea:	e1e8      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002bec:	2308      	movs	r3, #8
 8002bee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002bf2:	e1e4      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002bf4:	2310      	movs	r3, #16
 8002bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002bfa:	e1e0      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002bfc:	2320      	movs	r3, #32
 8002bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c02:	e1dc      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c04:	2340      	movs	r3, #64	@ 0x40
 8002c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c0a:	e1d8      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c0c:	2380      	movs	r3, #128	@ 0x80
 8002c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c12:	e1d4      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a4f      	ldr	r2, [pc, #316]	@ (8002d58 <UART_SetConfig+0x340>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d130      	bne.n	8002c80 <UART_SetConfig+0x268>
 8002c1e:	4b4c      	ldr	r3, [pc, #304]	@ (8002d50 <UART_SetConfig+0x338>)
 8002c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	2b05      	cmp	r3, #5
 8002c28:	d826      	bhi.n	8002c78 <UART_SetConfig+0x260>
 8002c2a:	a201      	add	r2, pc, #4	@ (adr r2, 8002c30 <UART_SetConfig+0x218>)
 8002c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c30:	08002c49 	.word	0x08002c49
 8002c34:	08002c51 	.word	0x08002c51
 8002c38:	08002c59 	.word	0x08002c59
 8002c3c:	08002c61 	.word	0x08002c61
 8002c40:	08002c69 	.word	0x08002c69
 8002c44:	08002c71 	.word	0x08002c71
 8002c48:	2300      	movs	r3, #0
 8002c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c4e:	e1b6      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c50:	2304      	movs	r3, #4
 8002c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c56:	e1b2      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c58:	2308      	movs	r3, #8
 8002c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c5e:	e1ae      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c60:	2310      	movs	r3, #16
 8002c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c66:	e1aa      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c68:	2320      	movs	r3, #32
 8002c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c6e:	e1a6      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c70:	2340      	movs	r3, #64	@ 0x40
 8002c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c76:	e1a2      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c78:	2380      	movs	r3, #128	@ 0x80
 8002c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c7e:	e19e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a35      	ldr	r2, [pc, #212]	@ (8002d5c <UART_SetConfig+0x344>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d130      	bne.n	8002cec <UART_SetConfig+0x2d4>
 8002c8a:	4b31      	ldr	r3, [pc, #196]	@ (8002d50 <UART_SetConfig+0x338>)
 8002c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d826      	bhi.n	8002ce4 <UART_SetConfig+0x2cc>
 8002c96:	a201      	add	r2, pc, #4	@ (adr r2, 8002c9c <UART_SetConfig+0x284>)
 8002c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9c:	08002cb5 	.word	0x08002cb5
 8002ca0:	08002cbd 	.word	0x08002cbd
 8002ca4:	08002cc5 	.word	0x08002cc5
 8002ca8:	08002ccd 	.word	0x08002ccd
 8002cac:	08002cd5 	.word	0x08002cd5
 8002cb0:	08002cdd 	.word	0x08002cdd
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cba:	e180      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cc2:	e17c      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cca:	e178      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cd2:	e174      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cda:	e170      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002cdc:	2340      	movs	r3, #64	@ 0x40
 8002cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ce2:	e16c      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ce4:	2380      	movs	r3, #128	@ 0x80
 8002ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cea:	e168      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8002d60 <UART_SetConfig+0x348>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d142      	bne.n	8002d7c <UART_SetConfig+0x364>
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <UART_SetConfig+0x338>)
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	2b05      	cmp	r3, #5
 8002d00:	d838      	bhi.n	8002d74 <UART_SetConfig+0x35c>
 8002d02:	a201      	add	r2, pc, #4	@ (adr r2, 8002d08 <UART_SetConfig+0x2f0>)
 8002d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d08:	08002d21 	.word	0x08002d21
 8002d0c:	08002d29 	.word	0x08002d29
 8002d10:	08002d31 	.word	0x08002d31
 8002d14:	08002d39 	.word	0x08002d39
 8002d18:	08002d65 	.word	0x08002d65
 8002d1c:	08002d6d 	.word	0x08002d6d
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d26:	e14a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d28:	2304      	movs	r3, #4
 8002d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d2e:	e146      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d30:	2308      	movs	r3, #8
 8002d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d36:	e142      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d38:	2310      	movs	r3, #16
 8002d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d3e:	e13e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d40:	cfff69f3 	.word	0xcfff69f3
 8002d44:	58000c00 	.word	0x58000c00
 8002d48:	11fff4ff 	.word	0x11fff4ff
 8002d4c:	40011000 	.word	0x40011000
 8002d50:	58024400 	.word	0x58024400
 8002d54:	40004400 	.word	0x40004400
 8002d58:	40004800 	.word	0x40004800
 8002d5c:	40004c00 	.word	0x40004c00
 8002d60:	40005000 	.word	0x40005000
 8002d64:	2320      	movs	r3, #32
 8002d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d6a:	e128      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d6c:	2340      	movs	r3, #64	@ 0x40
 8002d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d72:	e124      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d74:	2380      	movs	r3, #128	@ 0x80
 8002d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d7a:	e120      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4acb      	ldr	r2, [pc, #812]	@ (80030b0 <UART_SetConfig+0x698>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d176      	bne.n	8002e74 <UART_SetConfig+0x45c>
 8002d86:	4bcb      	ldr	r3, [pc, #812]	@ (80030b4 <UART_SetConfig+0x69c>)
 8002d88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d8e:	2b28      	cmp	r3, #40	@ 0x28
 8002d90:	d86c      	bhi.n	8002e6c <UART_SetConfig+0x454>
 8002d92:	a201      	add	r2, pc, #4	@ (adr r2, 8002d98 <UART_SetConfig+0x380>)
 8002d94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d98:	08002e3d 	.word	0x08002e3d
 8002d9c:	08002e6d 	.word	0x08002e6d
 8002da0:	08002e6d 	.word	0x08002e6d
 8002da4:	08002e6d 	.word	0x08002e6d
 8002da8:	08002e6d 	.word	0x08002e6d
 8002dac:	08002e6d 	.word	0x08002e6d
 8002db0:	08002e6d 	.word	0x08002e6d
 8002db4:	08002e6d 	.word	0x08002e6d
 8002db8:	08002e45 	.word	0x08002e45
 8002dbc:	08002e6d 	.word	0x08002e6d
 8002dc0:	08002e6d 	.word	0x08002e6d
 8002dc4:	08002e6d 	.word	0x08002e6d
 8002dc8:	08002e6d 	.word	0x08002e6d
 8002dcc:	08002e6d 	.word	0x08002e6d
 8002dd0:	08002e6d 	.word	0x08002e6d
 8002dd4:	08002e6d 	.word	0x08002e6d
 8002dd8:	08002e4d 	.word	0x08002e4d
 8002ddc:	08002e6d 	.word	0x08002e6d
 8002de0:	08002e6d 	.word	0x08002e6d
 8002de4:	08002e6d 	.word	0x08002e6d
 8002de8:	08002e6d 	.word	0x08002e6d
 8002dec:	08002e6d 	.word	0x08002e6d
 8002df0:	08002e6d 	.word	0x08002e6d
 8002df4:	08002e6d 	.word	0x08002e6d
 8002df8:	08002e55 	.word	0x08002e55
 8002dfc:	08002e6d 	.word	0x08002e6d
 8002e00:	08002e6d 	.word	0x08002e6d
 8002e04:	08002e6d 	.word	0x08002e6d
 8002e08:	08002e6d 	.word	0x08002e6d
 8002e0c:	08002e6d 	.word	0x08002e6d
 8002e10:	08002e6d 	.word	0x08002e6d
 8002e14:	08002e6d 	.word	0x08002e6d
 8002e18:	08002e5d 	.word	0x08002e5d
 8002e1c:	08002e6d 	.word	0x08002e6d
 8002e20:	08002e6d 	.word	0x08002e6d
 8002e24:	08002e6d 	.word	0x08002e6d
 8002e28:	08002e6d 	.word	0x08002e6d
 8002e2c:	08002e6d 	.word	0x08002e6d
 8002e30:	08002e6d 	.word	0x08002e6d
 8002e34:	08002e6d 	.word	0x08002e6d
 8002e38:	08002e65 	.word	0x08002e65
 8002e3c:	2301      	movs	r3, #1
 8002e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e42:	e0bc      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e44:	2304      	movs	r3, #4
 8002e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e4a:	e0b8      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e4c:	2308      	movs	r3, #8
 8002e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e52:	e0b4      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e54:	2310      	movs	r3, #16
 8002e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e5a:	e0b0      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e5c:	2320      	movs	r3, #32
 8002e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e62:	e0ac      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e64:	2340      	movs	r3, #64	@ 0x40
 8002e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e6a:	e0a8      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e6c:	2380      	movs	r3, #128	@ 0x80
 8002e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e72:	e0a4      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a8f      	ldr	r2, [pc, #572]	@ (80030b8 <UART_SetConfig+0x6a0>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d130      	bne.n	8002ee0 <UART_SetConfig+0x4c8>
 8002e7e:	4b8d      	ldr	r3, [pc, #564]	@ (80030b4 <UART_SetConfig+0x69c>)
 8002e80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	2b05      	cmp	r3, #5
 8002e88:	d826      	bhi.n	8002ed8 <UART_SetConfig+0x4c0>
 8002e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e90 <UART_SetConfig+0x478>)
 8002e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e90:	08002ea9 	.word	0x08002ea9
 8002e94:	08002eb1 	.word	0x08002eb1
 8002e98:	08002eb9 	.word	0x08002eb9
 8002e9c:	08002ec1 	.word	0x08002ec1
 8002ea0:	08002ec9 	.word	0x08002ec9
 8002ea4:	08002ed1 	.word	0x08002ed1
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eae:	e086      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002eb0:	2304      	movs	r3, #4
 8002eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002eb6:	e082      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002eb8:	2308      	movs	r3, #8
 8002eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ebe:	e07e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ec0:	2310      	movs	r3, #16
 8002ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ec6:	e07a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ec8:	2320      	movs	r3, #32
 8002eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ece:	e076      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ed0:	2340      	movs	r3, #64	@ 0x40
 8002ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ed6:	e072      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ed8:	2380      	movs	r3, #128	@ 0x80
 8002eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ede:	e06e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a75      	ldr	r2, [pc, #468]	@ (80030bc <UART_SetConfig+0x6a4>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d130      	bne.n	8002f4c <UART_SetConfig+0x534>
 8002eea:	4b72      	ldr	r3, [pc, #456]	@ (80030b4 <UART_SetConfig+0x69c>)
 8002eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eee:	f003 0307 	and.w	r3, r3, #7
 8002ef2:	2b05      	cmp	r3, #5
 8002ef4:	d826      	bhi.n	8002f44 <UART_SetConfig+0x52c>
 8002ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8002efc <UART_SetConfig+0x4e4>)
 8002ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002efc:	08002f15 	.word	0x08002f15
 8002f00:	08002f1d 	.word	0x08002f1d
 8002f04:	08002f25 	.word	0x08002f25
 8002f08:	08002f2d 	.word	0x08002f2d
 8002f0c:	08002f35 	.word	0x08002f35
 8002f10:	08002f3d 	.word	0x08002f3d
 8002f14:	2300      	movs	r3, #0
 8002f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f1a:	e050      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f22:	e04c      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f24:	2308      	movs	r3, #8
 8002f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f2a:	e048      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f2c:	2310      	movs	r3, #16
 8002f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f32:	e044      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f34:	2320      	movs	r3, #32
 8002f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f3a:	e040      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f3c:	2340      	movs	r3, #64	@ 0x40
 8002f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f42:	e03c      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f44:	2380      	movs	r3, #128	@ 0x80
 8002f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f4a:	e038      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a5b      	ldr	r2, [pc, #364]	@ (80030c0 <UART_SetConfig+0x6a8>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d130      	bne.n	8002fb8 <UART_SetConfig+0x5a0>
 8002f56:	4b57      	ldr	r3, [pc, #348]	@ (80030b4 <UART_SetConfig+0x69c>)
 8002f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d826      	bhi.n	8002fb0 <UART_SetConfig+0x598>
 8002f62:	a201      	add	r2, pc, #4	@ (adr r2, 8002f68 <UART_SetConfig+0x550>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f81 	.word	0x08002f81
 8002f6c:	08002f89 	.word	0x08002f89
 8002f70:	08002f91 	.word	0x08002f91
 8002f74:	08002f99 	.word	0x08002f99
 8002f78:	08002fa1 	.word	0x08002fa1
 8002f7c:	08002fa9 	.word	0x08002fa9
 8002f80:	2302      	movs	r3, #2
 8002f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f86:	e01a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f88:	2304      	movs	r3, #4
 8002f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f8e:	e016      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f90:	2308      	movs	r3, #8
 8002f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f96:	e012      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002f98:	2310      	movs	r3, #16
 8002f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f9e:	e00e      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002fa0:	2320      	movs	r3, #32
 8002fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fa6:	e00a      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002fa8:	2340      	movs	r3, #64	@ 0x40
 8002faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fae:	e006      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002fb0:	2380      	movs	r3, #128	@ 0x80
 8002fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fb6:	e002      	b.n	8002fbe <UART_SetConfig+0x5a6>
 8002fb8:	2380      	movs	r3, #128	@ 0x80
 8002fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002fbe:	697b      	ldr	r3, [r7, #20]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a3f      	ldr	r2, [pc, #252]	@ (80030c0 <UART_SetConfig+0x6a8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	f040 80f8 	bne.w	80031ba <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002fca:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002fce:	2b20      	cmp	r3, #32
 8002fd0:	dc46      	bgt.n	8003060 <UART_SetConfig+0x648>
 8002fd2:	2b02      	cmp	r3, #2
 8002fd4:	f2c0 8082 	blt.w	80030dc <UART_SetConfig+0x6c4>
 8002fd8:	3b02      	subs	r3, #2
 8002fda:	2b1e      	cmp	r3, #30
 8002fdc:	d87e      	bhi.n	80030dc <UART_SetConfig+0x6c4>
 8002fde:	a201      	add	r2, pc, #4	@ (adr r2, 8002fe4 <UART_SetConfig+0x5cc>)
 8002fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe4:	08003067 	.word	0x08003067
 8002fe8:	080030dd 	.word	0x080030dd
 8002fec:	0800306f 	.word	0x0800306f
 8002ff0:	080030dd 	.word	0x080030dd
 8002ff4:	080030dd 	.word	0x080030dd
 8002ff8:	080030dd 	.word	0x080030dd
 8002ffc:	0800307f 	.word	0x0800307f
 8003000:	080030dd 	.word	0x080030dd
 8003004:	080030dd 	.word	0x080030dd
 8003008:	080030dd 	.word	0x080030dd
 800300c:	080030dd 	.word	0x080030dd
 8003010:	080030dd 	.word	0x080030dd
 8003014:	080030dd 	.word	0x080030dd
 8003018:	080030dd 	.word	0x080030dd
 800301c:	0800308f 	.word	0x0800308f
 8003020:	080030dd 	.word	0x080030dd
 8003024:	080030dd 	.word	0x080030dd
 8003028:	080030dd 	.word	0x080030dd
 800302c:	080030dd 	.word	0x080030dd
 8003030:	080030dd 	.word	0x080030dd
 8003034:	080030dd 	.word	0x080030dd
 8003038:	080030dd 	.word	0x080030dd
 800303c:	080030dd 	.word	0x080030dd
 8003040:	080030dd 	.word	0x080030dd
 8003044:	080030dd 	.word	0x080030dd
 8003048:	080030dd 	.word	0x080030dd
 800304c:	080030dd 	.word	0x080030dd
 8003050:	080030dd 	.word	0x080030dd
 8003054:	080030dd 	.word	0x080030dd
 8003058:	080030dd 	.word	0x080030dd
 800305c:	080030cf 	.word	0x080030cf
 8003060:	2b40      	cmp	r3, #64	@ 0x40
 8003062:	d037      	beq.n	80030d4 <UART_SetConfig+0x6bc>
 8003064:	e03a      	b.n	80030dc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8003066:	f7ff f9bf 	bl	80023e8 <HAL_RCCEx_GetD3PCLK1Freq>
 800306a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800306c:	e03c      	b.n	80030e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800306e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003072:	4618      	mov	r0, r3
 8003074:	f7ff f9ce 	bl	8002414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800307a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800307c:	e034      	b.n	80030e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800307e:	f107 0318 	add.w	r3, r7, #24
 8003082:	4618      	mov	r0, r3
 8003084:	f7ff fb1a 	bl	80026bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800308c:	e02c      	b.n	80030e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800308e:	4b09      	ldr	r3, [pc, #36]	@ (80030b4 <UART_SetConfig+0x69c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0320 	and.w	r3, r3, #32
 8003096:	2b00      	cmp	r3, #0
 8003098:	d016      	beq.n	80030c8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800309a:	4b06      	ldr	r3, [pc, #24]	@ (80030b4 <UART_SetConfig+0x69c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	08db      	lsrs	r3, r3, #3
 80030a0:	f003 0303 	and.w	r3, r3, #3
 80030a4:	4a07      	ldr	r2, [pc, #28]	@ (80030c4 <UART_SetConfig+0x6ac>)
 80030a6:	fa22 f303 	lsr.w	r3, r2, r3
 80030aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80030ac:	e01c      	b.n	80030e8 <UART_SetConfig+0x6d0>
 80030ae:	bf00      	nop
 80030b0:	40011400 	.word	0x40011400
 80030b4:	58024400 	.word	0x58024400
 80030b8:	40007800 	.word	0x40007800
 80030bc:	40007c00 	.word	0x40007c00
 80030c0:	58000c00 	.word	0x58000c00
 80030c4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80030c8:	4b9d      	ldr	r3, [pc, #628]	@ (8003340 <UART_SetConfig+0x928>)
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80030cc:	e00c      	b.n	80030e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80030ce:	4b9d      	ldr	r3, [pc, #628]	@ (8003344 <UART_SetConfig+0x92c>)
 80030d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80030d2:	e009      	b.n	80030e8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80030d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80030da:	e005      	b.n	80030e8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80030dc:	2300      	movs	r3, #0
 80030de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80030e6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80030e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	f000 81de 	beq.w	80034ac <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80030f0:	697b      	ldr	r3, [r7, #20]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030f4:	4a94      	ldr	r2, [pc, #592]	@ (8003348 <UART_SetConfig+0x930>)
 80030f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80030fa:	461a      	mov	r2, r3
 80030fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8003102:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	4613      	mov	r3, r2
 800310a:	005b      	lsls	r3, r3, #1
 800310c:	4413      	add	r3, r2
 800310e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003110:	429a      	cmp	r2, r3
 8003112:	d305      	bcc.n	8003120 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800311a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800311c:	429a      	cmp	r2, r3
 800311e:	d903      	bls.n	8003128 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003126:	e1c1      	b.n	80034ac <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003128:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800312a:	2200      	movs	r2, #0
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	60fa      	str	r2, [r7, #12]
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003134:	4a84      	ldr	r2, [pc, #528]	@ (8003348 <UART_SetConfig+0x930>)
 8003136:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800313a:	b29b      	uxth	r3, r3
 800313c:	2200      	movs	r2, #0
 800313e:	603b      	str	r3, [r7, #0]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003146:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800314a:	f7fd f8c5 	bl	80002d8 <__aeabi_uldivmod>
 800314e:	4602      	mov	r2, r0
 8003150:	460b      	mov	r3, r1
 8003152:	4610      	mov	r0, r2
 8003154:	4619      	mov	r1, r3
 8003156:	f04f 0200 	mov.w	r2, #0
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	020b      	lsls	r3, r1, #8
 8003160:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003164:	0202      	lsls	r2, r0, #8
 8003166:	6979      	ldr	r1, [r7, #20]
 8003168:	6849      	ldr	r1, [r1, #4]
 800316a:	0849      	lsrs	r1, r1, #1
 800316c:	2000      	movs	r0, #0
 800316e:	460c      	mov	r4, r1
 8003170:	4605      	mov	r5, r0
 8003172:	eb12 0804 	adds.w	r8, r2, r4
 8003176:	eb43 0905 	adc.w	r9, r3, r5
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	469a      	mov	sl, r3
 8003182:	4693      	mov	fp, r2
 8003184:	4652      	mov	r2, sl
 8003186:	465b      	mov	r3, fp
 8003188:	4640      	mov	r0, r8
 800318a:	4649      	mov	r1, r9
 800318c:	f7fd f8a4 	bl	80002d8 <__aeabi_uldivmod>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
 8003194:	4613      	mov	r3, r2
 8003196:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800319a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800319e:	d308      	bcc.n	80031b2 <UART_SetConfig+0x79a>
 80031a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a6:	d204      	bcs.n	80031b2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80031ae:	60da      	str	r2, [r3, #12]
 80031b0:	e17c      	b.n	80034ac <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80031b8:	e178      	b.n	80034ac <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031c2:	f040 80c5 	bne.w	8003350 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80031c6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80031ca:	2b20      	cmp	r3, #32
 80031cc:	dc48      	bgt.n	8003260 <UART_SetConfig+0x848>
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	db7b      	blt.n	80032ca <UART_SetConfig+0x8b2>
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	d879      	bhi.n	80032ca <UART_SetConfig+0x8b2>
 80031d6:	a201      	add	r2, pc, #4	@ (adr r2, 80031dc <UART_SetConfig+0x7c4>)
 80031d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031dc:	08003267 	.word	0x08003267
 80031e0:	0800326f 	.word	0x0800326f
 80031e4:	080032cb 	.word	0x080032cb
 80031e8:	080032cb 	.word	0x080032cb
 80031ec:	08003277 	.word	0x08003277
 80031f0:	080032cb 	.word	0x080032cb
 80031f4:	080032cb 	.word	0x080032cb
 80031f8:	080032cb 	.word	0x080032cb
 80031fc:	08003287 	.word	0x08003287
 8003200:	080032cb 	.word	0x080032cb
 8003204:	080032cb 	.word	0x080032cb
 8003208:	080032cb 	.word	0x080032cb
 800320c:	080032cb 	.word	0x080032cb
 8003210:	080032cb 	.word	0x080032cb
 8003214:	080032cb 	.word	0x080032cb
 8003218:	080032cb 	.word	0x080032cb
 800321c:	08003297 	.word	0x08003297
 8003220:	080032cb 	.word	0x080032cb
 8003224:	080032cb 	.word	0x080032cb
 8003228:	080032cb 	.word	0x080032cb
 800322c:	080032cb 	.word	0x080032cb
 8003230:	080032cb 	.word	0x080032cb
 8003234:	080032cb 	.word	0x080032cb
 8003238:	080032cb 	.word	0x080032cb
 800323c:	080032cb 	.word	0x080032cb
 8003240:	080032cb 	.word	0x080032cb
 8003244:	080032cb 	.word	0x080032cb
 8003248:	080032cb 	.word	0x080032cb
 800324c:	080032cb 	.word	0x080032cb
 8003250:	080032cb 	.word	0x080032cb
 8003254:	080032cb 	.word	0x080032cb
 8003258:	080032cb 	.word	0x080032cb
 800325c:	080032bd 	.word	0x080032bd
 8003260:	2b40      	cmp	r3, #64	@ 0x40
 8003262:	d02e      	beq.n	80032c2 <UART_SetConfig+0x8aa>
 8003264:	e031      	b.n	80032ca <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003266:	f7ff f893 	bl	8002390 <HAL_RCC_GetPCLK1Freq>
 800326a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800326c:	e033      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800326e:	f7ff f8a5 	bl	80023bc <HAL_RCC_GetPCLK2Freq>
 8003272:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003274:	e02f      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003276:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff f8ca 	bl	8002414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003284:	e027      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003286:	f107 0318 	add.w	r3, r7, #24
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff fa16 	bl	80026bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003294:	e01f      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003296:	4b2d      	ldr	r3, [pc, #180]	@ (800334c <UART_SetConfig+0x934>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d009      	beq.n	80032b6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80032a2:	4b2a      	ldr	r3, [pc, #168]	@ (800334c <UART_SetConfig+0x934>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	08db      	lsrs	r3, r3, #3
 80032a8:	f003 0303 	and.w	r3, r3, #3
 80032ac:	4a24      	ldr	r2, [pc, #144]	@ (8003340 <UART_SetConfig+0x928>)
 80032ae:	fa22 f303 	lsr.w	r3, r2, r3
 80032b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80032b4:	e00f      	b.n	80032d6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80032b6:	4b22      	ldr	r3, [pc, #136]	@ (8003340 <UART_SetConfig+0x928>)
 80032b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80032ba:	e00c      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80032bc:	4b21      	ldr	r3, [pc, #132]	@ (8003344 <UART_SetConfig+0x92c>)
 80032be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80032c0:	e009      	b.n	80032d6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80032c8:	e005      	b.n	80032d6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80032d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80032d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032d8:	2b00      	cmp	r3, #0
 80032da:	f000 80e7 	beq.w	80034ac <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e2:	4a19      	ldr	r2, [pc, #100]	@ (8003348 <UART_SetConfig+0x930>)
 80032e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80032e8:	461a      	mov	r2, r3
 80032ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80032f0:	005a      	lsls	r2, r3, #1
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	085b      	lsrs	r3, r3, #1
 80032f8:	441a      	add	r2, r3
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003302:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003306:	2b0f      	cmp	r3, #15
 8003308:	d916      	bls.n	8003338 <UART_SetConfig+0x920>
 800330a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800330c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003310:	d212      	bcs.n	8003338 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003314:	b29b      	uxth	r3, r3
 8003316:	f023 030f 	bic.w	r3, r3, #15
 800331a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800331c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800331e:	085b      	lsrs	r3, r3, #1
 8003320:	b29b      	uxth	r3, r3
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	b29a      	uxth	r2, r3
 8003328:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800332a:	4313      	orrs	r3, r2
 800332c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8003334:	60da      	str	r2, [r3, #12]
 8003336:	e0b9      	b.n	80034ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800333e:	e0b5      	b.n	80034ac <UART_SetConfig+0xa94>
 8003340:	03d09000 	.word	0x03d09000
 8003344:	003d0900 	.word	0x003d0900
 8003348:	080039a8 	.word	0x080039a8
 800334c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003350:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8003354:	2b20      	cmp	r3, #32
 8003356:	dc49      	bgt.n	80033ec <UART_SetConfig+0x9d4>
 8003358:	2b00      	cmp	r3, #0
 800335a:	db7c      	blt.n	8003456 <UART_SetConfig+0xa3e>
 800335c:	2b20      	cmp	r3, #32
 800335e:	d87a      	bhi.n	8003456 <UART_SetConfig+0xa3e>
 8003360:	a201      	add	r2, pc, #4	@ (adr r2, 8003368 <UART_SetConfig+0x950>)
 8003362:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003366:	bf00      	nop
 8003368:	080033f3 	.word	0x080033f3
 800336c:	080033fb 	.word	0x080033fb
 8003370:	08003457 	.word	0x08003457
 8003374:	08003457 	.word	0x08003457
 8003378:	08003403 	.word	0x08003403
 800337c:	08003457 	.word	0x08003457
 8003380:	08003457 	.word	0x08003457
 8003384:	08003457 	.word	0x08003457
 8003388:	08003413 	.word	0x08003413
 800338c:	08003457 	.word	0x08003457
 8003390:	08003457 	.word	0x08003457
 8003394:	08003457 	.word	0x08003457
 8003398:	08003457 	.word	0x08003457
 800339c:	08003457 	.word	0x08003457
 80033a0:	08003457 	.word	0x08003457
 80033a4:	08003457 	.word	0x08003457
 80033a8:	08003423 	.word	0x08003423
 80033ac:	08003457 	.word	0x08003457
 80033b0:	08003457 	.word	0x08003457
 80033b4:	08003457 	.word	0x08003457
 80033b8:	08003457 	.word	0x08003457
 80033bc:	08003457 	.word	0x08003457
 80033c0:	08003457 	.word	0x08003457
 80033c4:	08003457 	.word	0x08003457
 80033c8:	08003457 	.word	0x08003457
 80033cc:	08003457 	.word	0x08003457
 80033d0:	08003457 	.word	0x08003457
 80033d4:	08003457 	.word	0x08003457
 80033d8:	08003457 	.word	0x08003457
 80033dc:	08003457 	.word	0x08003457
 80033e0:	08003457 	.word	0x08003457
 80033e4:	08003457 	.word	0x08003457
 80033e8:	08003449 	.word	0x08003449
 80033ec:	2b40      	cmp	r3, #64	@ 0x40
 80033ee:	d02e      	beq.n	800344e <UART_SetConfig+0xa36>
 80033f0:	e031      	b.n	8003456 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80033f2:	f7fe ffcd 	bl	8002390 <HAL_RCC_GetPCLK1Freq>
 80033f6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80033f8:	e033      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80033fa:	f7fe ffdf 	bl	80023bc <HAL_RCC_GetPCLK2Freq>
 80033fe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003400:	e02f      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003402:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003406:	4618      	mov	r0, r3
 8003408:	f7ff f804 	bl	8002414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003410:	e027      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003412:	f107 0318 	add.w	r3, r7, #24
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff f950 	bl	80026bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003420:	e01f      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003422:	4b2d      	ldr	r3, [pc, #180]	@ (80034d8 <UART_SetConfig+0xac0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0320 	and.w	r3, r3, #32
 800342a:	2b00      	cmp	r3, #0
 800342c:	d009      	beq.n	8003442 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800342e:	4b2a      	ldr	r3, [pc, #168]	@ (80034d8 <UART_SetConfig+0xac0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	08db      	lsrs	r3, r3, #3
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	4a28      	ldr	r2, [pc, #160]	@ (80034dc <UART_SetConfig+0xac4>)
 800343a:	fa22 f303 	lsr.w	r3, r2, r3
 800343e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003440:	e00f      	b.n	8003462 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8003442:	4b26      	ldr	r3, [pc, #152]	@ (80034dc <UART_SetConfig+0xac4>)
 8003444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003446:	e00c      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003448:	4b25      	ldr	r3, [pc, #148]	@ (80034e0 <UART_SetConfig+0xac8>)
 800344a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800344c:	e009      	b.n	8003462 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800344e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003454:	e005      	b.n	8003462 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8003456:	2300      	movs	r3, #0
 8003458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003460:	bf00      	nop
    }

    if (pclk != 0U)
 8003462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003464:	2b00      	cmp	r3, #0
 8003466:	d021      	beq.n	80034ac <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	4a1d      	ldr	r2, [pc, #116]	@ (80034e4 <UART_SetConfig+0xacc>)
 800346e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003472:	461a      	mov	r2, r3
 8003474:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003476:	fbb3 f2f2 	udiv	r2, r3, r2
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	085b      	lsrs	r3, r3, #1
 8003480:	441a      	add	r2, r3
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	fbb2 f3f3 	udiv	r3, r2, r3
 800348a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800348c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800348e:	2b0f      	cmp	r3, #15
 8003490:	d909      	bls.n	80034a6 <UART_SetConfig+0xa8e>
 8003492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003494:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003498:	d205      	bcs.n	80034a6 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800349a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800349c:	b29a      	uxth	r2, r3
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	60da      	str	r2, [r3, #12]
 80034a4:	e002      	b.n	80034ac <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	2201      	movs	r2, #1
 80034b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	2201      	movs	r2, #1
 80034b8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	2200      	movs	r2, #0
 80034c0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2200      	movs	r2, #0
 80034c6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80034c8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80034cc:	4618      	mov	r0, r3
 80034ce:	3748      	adds	r7, #72	@ 0x48
 80034d0:	46bd      	mov	sp, r7
 80034d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034d6:	bf00      	nop
 80034d8:	58024400 	.word	0x58024400
 80034dc:	03d09000 	.word	0x03d09000
 80034e0:	003d0900 	.word	0x003d0900
 80034e4:	080039a8 	.word	0x080039a8

080034e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034f4:	f003 0308 	and.w	r3, r3, #8
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	430a      	orrs	r2, r1
 8003510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	430a      	orrs	r2, r1
 8003532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	430a      	orrs	r2, r1
 8003554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800355a:	f003 0304 	and.w	r3, r3, #4
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00a      	beq.n	800359a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359e:	f003 0320 	and.w	r3, r3, #32
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d01a      	beq.n	80035fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035e2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035e6:	d10a      	bne.n	80035fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	430a      	orrs	r2, r1
 80035fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003602:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00a      	beq.n	8003620 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	430a      	orrs	r2, r1
 800361e:	605a      	str	r2, [r3, #4]
  }
}
 8003620:	bf00      	nop
 8003622:	370c      	adds	r7, #12
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b098      	sub	sp, #96	@ 0x60
 8003630:	af02      	add	r7, sp, #8
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800363c:	f7fd fb7c 	bl	8000d38 <HAL_GetTick>
 8003640:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0308 	and.w	r3, r3, #8
 800364c:	2b08      	cmp	r3, #8
 800364e:	d12f      	bne.n	80036b0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003650:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003658:	2200      	movs	r2, #0
 800365a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f88e 	bl	8003780 <UART_WaitOnFlagUntilTimeout>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d022      	beq.n	80036b0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003672:	e853 3f00 	ldrex	r3, [r3]
 8003676:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800367a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800367e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003688:	647b      	str	r3, [r7, #68]	@ 0x44
 800368a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800368c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800368e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003690:	e841 2300 	strex	r3, r2, [r1]
 8003694:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003696:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003698:	2b00      	cmp	r3, #0
 800369a:	d1e6      	bne.n	800366a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2220      	movs	r2, #32
 80036a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e063      	b.n	8003778 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0304 	and.w	r3, r3, #4
 80036ba:	2b04      	cmp	r3, #4
 80036bc:	d149      	bne.n	8003752 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80036be:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80036c2:	9300      	str	r3, [sp, #0]
 80036c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036c6:	2200      	movs	r2, #0
 80036c8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f000 f857 	bl	8003780 <UART_WaitOnFlagUntilTimeout>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d03c      	beq.n	8003752 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e0:	e853 3f00 	ldrex	r3, [r3]
 80036e4:	623b      	str	r3, [r7, #32]
   return(result);
 80036e6:	6a3b      	ldr	r3, [r7, #32]
 80036e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80036ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80036f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80036f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80036fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80036fe:	e841 2300 	strex	r3, r2, [r1]
 8003702:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1e6      	bne.n	80036d8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	3308      	adds	r3, #8
 8003710:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	60fb      	str	r3, [r7, #12]
   return(result);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f023 0301 	bic.w	r3, r3, #1
 8003720:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	3308      	adds	r3, #8
 8003728:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800372a:	61fa      	str	r2, [r7, #28]
 800372c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372e:	69b9      	ldr	r1, [r7, #24]
 8003730:	69fa      	ldr	r2, [r7, #28]
 8003732:	e841 2300 	strex	r3, r2, [r1]
 8003736:	617b      	str	r3, [r7, #20]
   return(result);
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1e5      	bne.n	800370a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2220      	movs	r2, #32
 8003742:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e012      	b.n	8003778 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2220      	movs	r2, #32
 8003756:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	2220      	movs	r2, #32
 800375e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	2200      	movs	r2, #0
 8003766:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003776:	2300      	movs	r3, #0
}
 8003778:	4618      	mov	r0, r3
 800377a:	3758      	adds	r7, #88	@ 0x58
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	603b      	str	r3, [r7, #0]
 800378c:	4613      	mov	r3, r2
 800378e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003790:	e04f      	b.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003798:	d04b      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800379a:	f7fd facd 	bl	8000d38 <HAL_GetTick>
 800379e:	4602      	mov	r2, r0
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	69ba      	ldr	r2, [r7, #24]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d302      	bcc.n	80037b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80037aa:	69bb      	ldr	r3, [r7, #24]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e04e      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f003 0304 	and.w	r3, r3, #4
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d037      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	2b80      	cmp	r3, #128	@ 0x80
 80037c6:	d034      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	2b40      	cmp	r3, #64	@ 0x40
 80037cc:	d031      	beq.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b08      	cmp	r3, #8
 80037da:	d110      	bne.n	80037fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2208      	movs	r2, #8
 80037e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f839 	bl	800385c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	2208      	movs	r2, #8
 80037ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e029      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	69db      	ldr	r3, [r3, #28]
 8003804:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003808:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800380c:	d111      	bne.n	8003832 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003816:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 f81f 	bl	800385c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2220      	movs	r2, #32
 8003822:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e00f      	b.n	8003852 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	69da      	ldr	r2, [r3, #28]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4013      	ands	r3, r2
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	429a      	cmp	r2, r3
 8003840:	bf0c      	ite	eq
 8003842:	2301      	moveq	r3, #1
 8003844:	2300      	movne	r3, #0
 8003846:	b2db      	uxtb	r3, r3
 8003848:	461a      	mov	r2, r3
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	429a      	cmp	r2, r3
 800384e:	d0a0      	beq.n	8003792 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800385c:	b480      	push	{r7}
 800385e:	b095      	sub	sp, #84	@ 0x54
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800386a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800386c:	e853 3f00 	ldrex	r3, [r3]
 8003870:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003874:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003878:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	461a      	mov	r2, r3
 8003880:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003882:	643b      	str	r3, [r7, #64]	@ 0x40
 8003884:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003886:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003888:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800388a:	e841 2300 	strex	r3, r2, [r1]
 800388e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1e6      	bne.n	8003864 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	3308      	adds	r3, #8
 800389c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389e:	6a3b      	ldr	r3, [r7, #32]
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80038a6:	69fa      	ldr	r2, [r7, #28]
 80038a8:	4b1e      	ldr	r3, [pc, #120]	@ (8003924 <UART_EndRxTransfer+0xc8>)
 80038aa:	4013      	ands	r3, r2
 80038ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3308      	adds	r3, #8
 80038b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80038b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80038b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80038bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80038be:	e841 2300 	strex	r3, r2, [r1]
 80038c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80038c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1e5      	bne.n	8003896 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d118      	bne.n	8003904 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	e853 3f00 	ldrex	r3, [r3]
 80038de:	60bb      	str	r3, [r7, #8]
   return(result);
 80038e0:	68bb      	ldr	r3, [r7, #8]
 80038e2:	f023 0310 	bic.w	r3, r3, #16
 80038e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	461a      	mov	r2, r3
 80038ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038f0:	61bb      	str	r3, [r7, #24]
 80038f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f4:	6979      	ldr	r1, [r7, #20]
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	e841 2300 	strex	r3, r2, [r1]
 80038fc:	613b      	str	r3, [r7, #16]
   return(result);
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d1e6      	bne.n	80038d2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2220      	movs	r2, #32
 8003908:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003918:	bf00      	nop
 800391a:	3754      	adds	r7, #84	@ 0x54
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	effffffe 	.word	0xeffffffe

08003928 <memset>:
 8003928:	4402      	add	r2, r0
 800392a:	4603      	mov	r3, r0
 800392c:	4293      	cmp	r3, r2
 800392e:	d100      	bne.n	8003932 <memset+0xa>
 8003930:	4770      	bx	lr
 8003932:	f803 1b01 	strb.w	r1, [r3], #1
 8003936:	e7f9      	b.n	800392c <memset+0x4>

08003938 <__libc_init_array>:
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	4d0d      	ldr	r5, [pc, #52]	@ (8003970 <__libc_init_array+0x38>)
 800393c:	4c0d      	ldr	r4, [pc, #52]	@ (8003974 <__libc_init_array+0x3c>)
 800393e:	1b64      	subs	r4, r4, r5
 8003940:	10a4      	asrs	r4, r4, #2
 8003942:	2600      	movs	r6, #0
 8003944:	42a6      	cmp	r6, r4
 8003946:	d109      	bne.n	800395c <__libc_init_array+0x24>
 8003948:	4d0b      	ldr	r5, [pc, #44]	@ (8003978 <__libc_init_array+0x40>)
 800394a:	4c0c      	ldr	r4, [pc, #48]	@ (800397c <__libc_init_array+0x44>)
 800394c:	f000 f818 	bl	8003980 <_init>
 8003950:	1b64      	subs	r4, r4, r5
 8003952:	10a4      	asrs	r4, r4, #2
 8003954:	2600      	movs	r6, #0
 8003956:	42a6      	cmp	r6, r4
 8003958:	d105      	bne.n	8003966 <__libc_init_array+0x2e>
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003960:	4798      	blx	r3
 8003962:	3601      	adds	r6, #1
 8003964:	e7ee      	b.n	8003944 <__libc_init_array+0xc>
 8003966:	f855 3b04 	ldr.w	r3, [r5], #4
 800396a:	4798      	blx	r3
 800396c:	3601      	adds	r6, #1
 800396e:	e7f2      	b.n	8003956 <__libc_init_array+0x1e>
 8003970:	080039c8 	.word	0x080039c8
 8003974:	080039c8 	.word	0x080039c8
 8003978:	080039c8 	.word	0x080039c8
 800397c:	080039cc 	.word	0x080039cc

08003980 <_init>:
 8003980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003982:	bf00      	nop
 8003984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003986:	bc08      	pop	{r3}
 8003988:	469e      	mov	lr, r3
 800398a:	4770      	bx	lr

0800398c <_fini>:
 800398c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398e:	bf00      	nop
 8003990:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003992:	bc08      	pop	{r3}
 8003994:	469e      	mov	lr, r3
 8003996:	4770      	bx	lr
