// Seed: 1294306998
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1 == 1'd0;
  integer id_7;
  assign id_3 = 1'b0;
  assign id_1 = id_2;
  if (1'd0) wire id_8;
  else begin
    wire id_9;
  end
endmodule
module module_1 (
    .id_26(id_1),
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_27(
      .id_0(id_24 ? id_6 : id_3), .id_1(1'b0), .id_2(1 - 1), .id_3(id_1), .id_4(id_5)
  ); module_0(
      id_21, id_1, id_11, id_23, id_15, id_10
  );
  tri id_28;
  always begin
    id_28 = 1;
  end
  uwire id_29 = 1 - id_12[1];
endmodule
