module johnson_counter(
    input clk,
    input rst,
    output reg [3:0] q
 );

    always @(posedge clk or posedge rst)begin
        if (rst) begin
            q <= 0;
        end else begin
            q <= {~q[3], q[3:1]};
        end
    end
endmodule