<annotationInfo>
<item  id="31" filename="../mnist_AXI_Stream.cpp" linenumber="32" name="MemBank_B" contextFuncName="network" moduleName="network" rtlName="MemBank_B_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="32" filename="../mnist_AXI_Stream.cpp" linenumber="35" name="MemBank_Out" contextFuncName="network" moduleName="network" rtlName="MemBank_Out_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="39" filename="../mnist_AXI_Stream.cpp" linenumber="40" name="exitcond" contextFuncName="network" moduleName="network" rtlName="exitcond_fu_210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="41" filename="../mnist_AXI_Stream.cpp" linenumber="40" name="i_1" contextFuncName="network" moduleName="network" rtlName="i_1_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="46" filename="../mnist_AXI_Stream.cpp" linenumber="42" name="tmp_1" contextFuncName="network" moduleName="network" rtlName="tmp_1_fu_227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="54" filename="../mnist_AXI_Stream.cpp" linenumber="131" name="tmp_3" contextFuncName="network" moduleName="network" rtlName="tmp_3_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="56" filename="../mnist_AXI_Stream.cpp" linenumber="131" name="i_2" contextFuncName="network" moduleName="network" rtlName="i_2_fu_238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="59" filename="../mnist_AXI_Stream.cpp" linenumber="133" name="tmp_4" contextFuncName="network" moduleName="network" rtlName="tmp_4_fu_244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="69" filename="../mnist_AXI_Stream.cpp" linenumber="136" name="tmp_6" contextFuncName="network" moduleName="network" rtlName="tmp_6_fu_249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="71" filename="../mnist_AXI_Stream.cpp" linenumber="136" name="i_3" contextFuncName="network" moduleName="network" rtlName="i_3_fu_255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="74" filename="../mnist_AXI_Stream.cpp" linenumber="136" name="i2_cast1" contextFuncName="network" moduleName="network" rtlName="i2_cast1_fu_261_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="77" filename="../mnist_AXI_Stream.cpp" linenumber="144" name="tmp_user_V" contextFuncName="network" moduleName="network" rtlName="tmp_user_V_fu_266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
<item  id="78" filename="../mnist_AXI_Stream.cpp" linenumber="147" name="tmp_last_V" contextFuncName="network" moduleName="network" rtlName="tmp_last_V_fu_272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/shts/DeepCAEonFPGA/HLS"><\/item>
</annotationInfo>
