$date
	Tue Sep 14 19:32:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module gates $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # yand $end
$var wire 1 $ ynand $end
$var wire 1 % ynor $end
$var wire 1 & yor $end
$var wire 1 ' yxnor $end
$var wire 1 ( yxor $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
0%
0$
1#
1"
1!
$end
#2001
1$
0'
0#
1(
0!
#4001
0$
1'
1#
0(
1!
#6001
1$
1%
0#
0&
0!
0"
#8001
0$
0%
1#
1&
1!
1"
#12001
1$
1%
0#
0&
0!
0"
#18001
0%
0'
1&
1(
1!
#22001
0!
1"
#24001
1!
0"
#28001
1%
1'
0&
0(
0!
#30001
0%
0'
1&
1(
1"
#32001
0$
1'
1#
0(
1!
#34001
1$
1%
0#
0&
0!
0"
#36001
0$
0%
1#
1&
1!
1"
#38001
1$
0'
0#
1(
0!
#40001
0$
1'
1#
0(
1!
#42001
1$
1%
0#
0&
0!
0"
#44001
0%
0'
1&
1(
1"
#46001
0$
1'
1#
0(
1!
#48001
1$
0'
0#
1(
0"
#50001
1%
1'
0&
0(
0!
#52001
0%
0'
1&
1(
1!
#56001
0!
1"
#58001
1!
0"
#60001
0$
1'
1#
0(
1"
#62001
1$
0'
0#
1(
0"
#66001
0!
1"
#72001
0$
1'
1#
0(
1!
#74001
1$
0'
0#
1(
0"
#76001
1%
1'
0&
0(
0!
#78001
0$
0%
1#
1&
1!
1"
#80001
1$
0'
0#
1(
0!
#82001
0$
1'
1#
0(
1!
#86001
1$
1%
0#
0&
0!
0"
#92001
0$
0%
1#
1&
1!
1"
#94001
1$
0'
0#
1(
0"
#96001
1%
1'
0&
0(
0!
#98001
0%
0'
1&
1(
1!
#102002
