INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMblue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMgreen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMred
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PatC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vsync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vgacontroller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vgacontroller_tb
INFO: [VRFC 10-2458] undeclared symbol VGA_HSYNC, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v:7]
INFO: [VRFC 10-2458] undeclared symbol VGA_VSYNC, assumed default net type wire [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v:7]
