# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_single.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is jstine@sakuya.ecen.okstate.edu.
<<<<<<< HEAD
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.3_1 Compiler 2021.08 Aug 15 2021
# Start time: 12:11:04 on Mar 02,2023
=======
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is jarre@MSI.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
<<<<<<< HEAD
# Start time: 15:12:21 on Mar 20,2023
=======
# Start time: 22:37:51 on Mar 19,2023
>>>>>>> 36c62dc7e4cab9c342c9696df47db3780a839ebf
>>>>>>> parent of 74d1616 (stuff)
# vlog -reportprogress 300 riscv_single.sv 
# -- Compiling module testbench
# -- Compiling module riscvsingle
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module top
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# -- Compiling module regfile
# 
# Top level modules:
# 	testbench
# 	flopenr
<<<<<<< HEAD
# End time: 12:11:04 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:11:04 on Mar 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_single.sv:299
=======
<<<<<<< HEAD
# End time: 15:12:21 on Mar 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 15:12:21 on Mar 20,2023
=======
# End time: 22:37:51 on Mar 19,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 22:37:51 on Mar 19,2023
>>>>>>> 36c62dc7e4cab9c342c9696df47db3780a839ebf
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=64, type=RAM at location riscv_single.sv:316
>>>>>>> parent of 74d1616 (stuff)
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscvsingle(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.datapath(fast)
# Loading work.flopr(fast)
# Loading work.adder(fast)
# Loading work.mux2(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.alu(fast)
# Loading work.mux3(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
<<<<<<< HEAD
# Simulation succeeded
# ** Note: $stop    : riscv_single.sv(66)
#    Time: 195 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at riscv_single.sv line 66
run 20ns
run 20ns
# End time: 12:11:38 on Mar 02,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
=======
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jstine  Hostname: sakuya.ecen.okstate.edu  ProcessID: 31237
<<<<<<< HEAD
#           Attempting to use alternate WLF file "./wlfth97vze".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth97vze
=======
#           Attempting to use alternate WLF file "./wlft073tk7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft073tk7
>>>>>>> 36c62dc7e4cab9c342c9696df47db3780a839ebf
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_single.do line 89
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32single"
<<<<<<< HEAD
# End time: 15:12:56 on Mar 20,2023, Elapsed time: 0:00:35
=======
# End time: 22:49:40 on Mar 19,2023, Elapsed time: 0:11:49
>>>>>>> 36c62dc7e4cab9c342c9696df47db3780a839ebf
# Errors: 2, Warnings: 2
>>>>>>> parent of 74d1616 (stuff)
