{
  "block/ADC": {
    "description": "Analog-to-digital converter",
    "items": [
      {
        "name": "SR",
        "description": "status register",
        "byte_offset": 0,
        "fieldset": "SR"
      },
      {
        "name": "CR1",
        "description": "control register 1",
        "byte_offset": 4,
        "fieldset": "CR1"
      },
      {
        "name": "CR2",
        "description": "control register 2",
        "byte_offset": 8,
        "fieldset": "CR2"
      },
      {
        "name": "SMPR1",
        "description": "sample time register 1",
        "byte_offset": 12,
        "fieldset": "SMPR1"
      },
      {
        "name": "SMPR2",
        "description": "sample time register 2",
        "byte_offset": 16,
        "fieldset": "SMPR2"
      },
      {
        "name": "JOFR",
        "description": "injected channel data offset register x",
        "array": {
          "len": 4,
          "stride": 4
        },
        "byte_offset": 20,
        "fieldset": "JOFR"
      },
      {
        "name": "HTR",
        "description": "watchdog higher threshold register",
        "byte_offset": 36,
        "fieldset": "HTR"
      },
      {
        "name": "LTR",
        "description": "watchdog lower threshold register",
        "byte_offset": 40,
        "fieldset": "LTR"
      },
      {
        "name": "SQR1",
        "description": "regular sequence register 1",
        "byte_offset": 44,
        "fieldset": "SQR1"
      },
      {
        "name": "SQR2",
        "description": "regular sequence register 2",
        "byte_offset": 48,
        "fieldset": "SQR2"
      },
      {
        "name": "SQR3",
        "description": "regular sequence register 3",
        "byte_offset": 52,
        "fieldset": "SQR3"
      },
      {
        "name": "JSQR",
        "description": "injected sequence register",
        "byte_offset": 56,
        "fieldset": "JSQR"
      },
      {
        "name": "JDR",
        "description": "injected data register x",
        "array": {
          "len": 4,
          "stride": 4
        },
        "byte_offset": 60,
        "access": "Read",
        "fieldset": "JDR"
      },
      {
        "name": "DR",
        "description": "regular data register",
        "byte_offset": 76,
        "access": "Read",
        "fieldset": "DR"
      }
    ]
  },
  "fieldset/CR1": {
    "description": "control register 1",
    "fields": [
      {
        "name": "AWDCH",
        "description": "Analog watchdog channel select bits",
        "bit_offset": 0,
        "bit_size": 5
      },
      {
        "name": "EOCIE",
        "description": "Interrupt enable for EOC",
        "bit_offset": 5,
        "bit_size": 1
      },
      {
        "name": "AWDIE",
        "description": "Analog watchdog interrupt enable",
        "bit_offset": 6,
        "bit_size": 1
      },
      {
        "name": "JEOCIE",
        "description": "Interrupt enable for injected channels",
        "bit_offset": 7,
        "bit_size": 1
      },
      {
        "name": "SCAN",
        "description": "Scan mode",
        "bit_offset": 8,
        "bit_size": 1
      },
      {
        "name": "AWDSGL",
        "description": "Enable the watchdog on a single channel in scan mode",
        "bit_offset": 9,
        "bit_size": 1,
        "enum": "AWDSGL"
      },
      {
        "name": "JAUTO",
        "description": "Automatic injected group conversion",
        "bit_offset": 10,
        "bit_size": 1
      },
      {
        "name": "DISCEN",
        "description": "Discontinuous mode on regular channels",
        "bit_offset": 11,
        "bit_size": 1
      },
      {
        "name": "JDISCEN",
        "description": "Discontinuous mode on injected channels",
        "bit_offset": 12,
        "bit_size": 1
      },
      {
        "name": "DISCNUM",
        "description": "Discontinuous mode channel count",
        "bit_offset": 13,
        "bit_size": 3
      },
      {
        "name": "JAWDEN",
        "description": "Analog watchdog enable on injected channels",
        "bit_offset": 22,
        "bit_size": 1
      },
      {
        "name": "AWDEN",
        "description": "Analog watchdog enable on regular channels",
        "bit_offset": 23,
        "bit_size": 1
      },
      {
        "name": "RES",
        "description": "Resolution",
        "bit_offset": 24,
        "bit_size": 2,
        "enum": "RES"
      },
      {
        "name": "OVRIE",
        "description": "Overrun interrupt enable",
        "bit_offset": 26,
        "bit_size": 1
      }
    ]
  },
  "fieldset/CR2": {
    "description": "control register 2",
    "fields": [
      {
        "name": "ADON",
        "description": "A/D Converter ON / OFF",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "CONT",
        "description": "Continuous conversion",
        "bit_offset": 1,
        "bit_size": 1,
        "enum": "CONT"
      },
      {
        "name": "DMA",
        "description": "Direct memory access mode (for single ADC mode)",
        "bit_offset": 8,
        "bit_size": 1
      },
      {
        "name": "DDS",
        "description": "DMA disable selection (for single ADC mode)",
        "bit_offset": 9,
        "bit_size": 1,
        "enum": "DDS"
      },
      {
        "name": "EOCS",
        "description": "End of conversion selection",
        "bit_offset": 10,
        "bit_size": 1,
        "enum": "EOCS"
      },
      {
        "name": "ALIGN",
        "description": "Data alignment",
        "bit_offset": 11,
        "bit_size": 1,
        "enum": "ALIGN"
      },
      {
        "name": "JEXTSEL",
        "description": "External event select for injected group",
        "bit_offset": 16,
        "bit_size": 4
      },
      {
        "name": "JEXTEN",
        "description": "External trigger enable for injected channels",
        "bit_offset": 20,
        "bit_size": 2,
        "enum": "JEXTEN"
      },
      {
        "name": "JSWSTART",
        "description": "Start conversion of injected channels",
        "bit_offset": 22,
        "bit_size": 1
      },
      {
        "name": "EXTSEL",
        "description": "External event select for regular group",
        "bit_offset": 24,
        "bit_size": 4
      },
      {
        "name": "EXTEN",
        "description": "External trigger enable for regular channels",
        "bit_offset": 28,
        "bit_size": 2,
        "enum": "EXTEN"
      },
      {
        "name": "SWSTART",
        "description": "Start conversion of regular channels",
        "bit_offset": 30,
        "bit_size": 1
      }
    ]
  },
  "fieldset/DR": {
    "description": "regular data register",
    "fields": [
      {
        "name": "DATA",
        "description": "Regular data",
        "bit_offset": 0,
        "bit_size": 16
      }
    ]
  },
  "fieldset/HTR": {
    "description": "watchdog higher threshold register",
    "fields": [
      {
        "name": "HT",
        "description": "Analog watchdog higher threshold",
        "bit_offset": 0,
        "bit_size": 12
      }
    ]
  },
  "fieldset/JDR": {
    "description": "injected data register x",
    "fields": [
      {
        "name": "JDATA",
        "description": "Injected data",
        "bit_offset": 0,
        "bit_size": 16
      }
    ]
  },
  "fieldset/JOFR": {
    "description": "injected channel data offset register x",
    "fields": [
      {
        "name": "JOFFSET",
        "description": "Data offset for injected channel x",
        "bit_offset": 0,
        "bit_size": 12
      }
    ]
  },
  "fieldset/JSQR": {
    "description": "injected sequence register",
    "fields": [
      {
        "name": "JSQ",
        "description": "1st conversion in injected sequence",
        "bit_offset": 0,
        "bit_size": 5,
        "array": {
          "len": 4,
          "stride": 5
        }
      },
      {
        "name": "JL",
        "description": "Injected sequence length",
        "bit_offset": 20,
        "bit_size": 2
      }
    ]
  },
  "fieldset/LTR": {
    "description": "watchdog lower threshold register",
    "fields": [
      {
        "name": "LT",
        "description": "Analog watchdog lower threshold",
        "bit_offset": 0,
        "bit_size": 12
      }
    ]
  },
  "fieldset/SMPR1": {
    "description": "sample time register 1",
    "fields": [
      {
        "name": "SMP",
        "description": "Channel 10 sampling time selection",
        "bit_offset": 0,
        "bit_size": 3,
        "array": {
          "len": 9,
          "stride": 3
        },
        "enum": "SAMPLE_TIME"
      },
      {
        "name": "SMPx_x",
        "description": "Sample time bits",
        "bit_offset": 0,
        "bit_size": 32,
        "enum": "SMPR_SMPx_x"
      }
    ]
  },
  "fieldset/SMPR2": {
    "description": "sample time register 2",
    "fields": [
      {
        "name": "SMP",
        "description": "Channel 0 sampling time selection",
        "bit_offset": 0,
        "bit_size": 3,
        "array": {
          "len": 10,
          "stride": 3
        },
        "enum": "SAMPLE_TIME"
      },
      {
        "name": "SMPx_x",
        "description": "Sample time bits",
        "bit_offset": 0,
        "bit_size": 32,
        "enum": "SMPR_SMPx_x"
      }
    ]
  },
  "fieldset/SQR1": {
    "description": "regular sequence register 1",
    "fields": [
      {
        "name": "SQ",
        "description": "13th conversion in regular sequence",
        "bit_offset": 0,
        "bit_size": 5,
        "array": {
          "len": 4,
          "stride": 5
        }
      },
      {
        "name": "L",
        "description": "Regular channel sequence length",
        "bit_offset": 20,
        "bit_size": 4
      }
    ]
  },
  "fieldset/SQR2": {
    "description": "regular sequence register 2",
    "fields": [
      {
        "name": "SQ",
        "description": "7th conversion in regular sequence",
        "bit_offset": 0,
        "bit_size": 5,
        "array": {
          "len": 6,
          "stride": 5
        }
      }
    ]
  },
  "fieldset/SQR3": {
    "description": "regular sequence register 3",
    "fields": [
      {
        "name": "SQ",
        "description": "1st conversion in regular sequence",
        "bit_offset": 0,
        "bit_size": 5,
        "array": {
          "len": 6,
          "stride": 5
        }
      }
    ]
  },
  "fieldset/SR": {
    "description": "status register",
    "fields": [
      {
        "name": "AWD",
        "description": "Analog watchdog event occurred",
        "bit_offset": 0,
        "bit_size": 1
      },
      {
        "name": "EOC",
        "description": "Regular channel end of conversion",
        "bit_offset": 1,
        "bit_size": 1
      },
      {
        "name": "JEOC",
        "description": "Injected channel end of conversion",
        "bit_offset": 2,
        "bit_size": 1
      },
      {
        "name": "JSTRT",
        "description": "Injected channel conversion has started",
        "bit_offset": 3,
        "bit_size": 1
      },
      {
        "name": "STRT",
        "description": "Regular channel conversion has started",
        "bit_offset": 4,
        "bit_size": 1
      },
      {
        "name": "OVR",
        "description": "Overrun occurred",
        "bit_offset": 5,
        "bit_size": 1
      }
    ]
  },
  "enum/ALIGN": {
    "bit_size": 1,
    "variants": [
      {
        "name": "Right",
        "description": "Right alignment",
        "value": 0
      },
      {
        "name": "Left",
        "description": "Left alignment",
        "value": 1
      }
    ]
  },
  "enum/AWDSGL": {
    "bit_size": 1,
    "variants": [
      {
        "name": "AllChannels",
        "description": "Analog watchdog enabled on all channels",
        "value": 0
      },
      {
        "name": "SingleChannel",
        "description": "Analog watchdog enabled on a single channel",
        "value": 1
      }
    ]
  },
  "enum/CONT": {
    "bit_size": 1,
    "variants": [
      {
        "name": "Single",
        "description": "Single conversion mode",
        "value": 0
      },
      {
        "name": "Continuous",
        "description": "Continuous conversion mode",
        "value": 1
      }
    ]
  },
  "enum/DDS": {
    "bit_size": 1,
    "variants": [
      {
        "name": "Single",
        "description": "No new DMA request is issued after the last transfer",
        "value": 0
      },
      {
        "name": "Continuous",
        "description": "DMA requests are issued as long as data are converted and DMA=1",
        "value": 1
      }
    ]
  },
  "enum/EOCS": {
    "bit_size": 1,
    "variants": [
      {
        "name": "EachSequence",
        "description": "The EOC bit is set at the end of each sequence of regular conversions",
        "value": 0
      },
      {
        "name": "EachConversion",
        "description": "The EOC bit is set at the end of each regular conversion",
        "value": 1
      }
    ]
  },
  "enum/EXTEN": {
    "bit_size": 2,
    "variants": [
      {
        "name": "Disabled",
        "description": "Trigger detection disabled",
        "value": 0
      },
      {
        "name": "RisingEdge",
        "description": "Trigger detection on the rising edge",
        "value": 1
      },
      {
        "name": "FallingEdge",
        "description": "Trigger detection on the falling edge",
        "value": 2
      },
      {
        "name": "BothEdges",
        "description": "Trigger detection on both the rising and falling edges",
        "value": 3
      }
    ]
  },
  "enum/JEXTEN": {
    "bit_size": 2,
    "variants": [
      {
        "name": "Disabled",
        "description": "Trigger detection disabled",
        "value": 0
      },
      {
        "name": "RisingEdge",
        "description": "Trigger detection on the rising edge",
        "value": 1
      },
      {
        "name": "FallingEdge",
        "description": "Trigger detection on the falling edge",
        "value": 2
      },
      {
        "name": "BothEdges",
        "description": "Trigger detection on both the rising and falling edges",
        "value": 3
      }
    ]
  },
  "enum/RES": {
    "bit_size": 2,
    "variants": [
      {
        "name": "TwelveBit",
        "description": "12-bit (15 ADCCLK cycles)",
        "value": 0
      },
      {
        "name": "TenBit",
        "description": "10-bit (13 ADCCLK cycles)",
        "value": 1
      },
      {
        "name": "EightBit",
        "description": "8-bit (11 ADCCLK cycles)",
        "value": 2
      },
      {
        "name": "SixBit",
        "description": "6-bit (9 ADCCLK cycles)",
        "value": 3
      }
    ]
  },
  "enum/SAMPLE_TIME": {
    "bit_size": 3,
    "variants": [
      {
        "name": "Cycles3",
        "description": "3 cycles",
        "value": 0
      },
      {
        "name": "Cycles15",
        "description": "15 cycles",
        "value": 1
      },
      {
        "name": "Cycles28",
        "description": "28 cycles",
        "value": 2
      },
      {
        "name": "Cycles56",
        "description": "56 cycles",
        "value": 3
      },
      {
        "name": "Cycles84",
        "description": "84 cycles",
        "value": 4
      },
      {
        "name": "Cycles112",
        "description": "112 cycles",
        "value": 5
      },
      {
        "name": "Cycles144",
        "description": "144 cycles",
        "value": 6
      },
      {
        "name": "Cycles480",
        "description": "480 cycles",
        "value": 7
      }
    ]
  },
  "enum/SMPR_SMPx_x": {
    "bit_size": 32,
    "variants": [
      {
        "name": "Cycles3",
        "description": "3 cycles",
        "value": 0
      },
      {
        "name": "Cycles15",
        "description": "15 cycles",
        "value": 1
      },
      {
        "name": "Cycles28",
        "description": "28 cycles",
        "value": 2
      },
      {
        "name": "Cycles56",
        "description": "56 cycles",
        "value": 3
      },
      {
        "name": "Cycles84",
        "description": "84 cycles",
        "value": 4
      },
      {
        "name": "Cycles112",
        "description": "112 cycles",
        "value": 5
      },
      {
        "name": "Cycles144",
        "description": "144 cycles",
        "value": 6
      },
      {
        "name": "Cycles480",
        "description": "480 cycles",
        "value": 7
      }
    ]
  }
}