5 c 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd static2.1.vcd -o static2.1.cdd -v static2.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" static2.1.v 1 18 1
2 1 6 120012 1 1 1000 0 0 1 9 c
2 2 6 b000e 1 0 21004 0 0 1 16 0
2 3 6 b0012 2 8 1004 1 2 1 26 102
2 4 6 70007 0 1 1400 0 0 1 9 a
2 5 6 70012 1 35 6 3 4
2 6 7 120012 1 1 1000 0 0 1 9 c
2 7 7 b000e 1 0 21008 0 0 1 20 1
2 8 7 b0012 2 8 1000 6 7 1 26 2
2 9 7 70007 0 1 1400 0 0 1 9 b
2 10 7 70012 1 35 2 8 9
1 a 3 30009 1 0 0 0 1 25 2
1 b 3 3000c 1 0 0 0 1 25 2
1 c 4 30009 1 0 0 0 1 25 2
4 5 f 5 5
4 10 f 10 10
3 1 main.$u0 "main.$u0" static2.1.v 0 16 1
