# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/constraints/Nexys4DDR_C.xdc

# IP: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ddr/ddr.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==ddr || ORIG_REF_NAME==ddr} -quiet] -quiet

# IP: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==ClkGen || ORIG_REF_NAME==ClkGen} -quiet] -quiet

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==ddr || ORIG_REF_NAME==ddr} -quiet] -quiet

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr_ooc.xdc

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_board.xdc
set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==ClkGen || ORIG_REF_NAME==ClkGen} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xdc
#dup# set_property KEEP_HIERARCHY SOFT [get_cells [split [join [get_cells -hier -filter {REF_NAME==ClkGen || ORIG_REF_NAME==ClkGen} -quiet] {/inst } ]/inst ] -quiet] -quiet

# XDC: /home/bogdan/Facultate/AN3/SSC/Project/ssc-vhdl-project/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_ooc.xdc
