-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity compute_bit_length is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    parent_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    parent_V_ce0 : OUT STD_LOGIC;
    parent_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    parent_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    parent_V_ce1 : OUT STD_LOGIC;
    parent_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
    left_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    left_V_ce0 : OUT STD_LOGIC;
    left_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    left_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    left_V_ce1 : OUT STD_LOGIC;
    left_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
    right_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    right_V_ce0 : OUT STD_LOGIC;
    right_V_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
    right_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    right_V_ce1 : OUT STD_LOGIC;
    right_V_q1 : IN STD_LOGIC_VECTOR (8 downto 0);
    extLd_loc_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    extLd_loc_empty_n : IN STD_LOGIC;
    extLd_loc_read : OUT STD_LOGIC;
    length_histogram_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    length_histogram_V_ce0 : OUT STD_LOGIC;
    length_histogram_V_we0 : OUT STD_LOGIC;
    length_histogram_V_d0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
end;


architecture behav of compute_bit_length is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv10_3FD : STD_LOGIC_VECTOR (9 downto 0) := "1111111101";
    constant ap_const_lv10_3FC : STD_LOGIC_VECTOR (9 downto 0) := "1111111100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal extLd_loc_blk_n : STD_LOGIC;
    signal zext_ln13_fu_383_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln13_reg_543 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_5_fu_393_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_fu_415_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_reg_558 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal parent_next_V_reg_593 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal left_curr_V_reg_598 : STD_LOGIC_VECTOR (8 downto 0);
    signal left_next_V_reg_603 : STD_LOGIC_VECTOR (8 downto 0);
    signal right_curr_V_reg_608 : STD_LOGIC_VECTOR (8 downto 0);
    signal right_next_V_reg_613 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln25_1_fu_449_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal child_depth_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal child_depth_V_q1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_452_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_643 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln883_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_reg_647 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_1_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln883_1_reg_651 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln544_7_fu_484_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_7_reg_655 : STD_LOGIC_VECTOR (63 downto 0);
    signal internal_length_hist_2_reg_660 : STD_LOGIC_VECTOR (5 downto 0);
    signal child_depth_curr_V_1_fu_499_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal child_depth_curr_V_1_reg_665 : STD_LOGIC_VECTOR (5 downto 0);
    signal parent_next_V_1_reg_685 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal left_next_V_1_reg_690 : STD_LOGIC_VECTOR (8 downto 0);
    signal right_next_V_1_reg_695 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_6_fu_537_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal child_depth_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal child_depth_V_ce0 : STD_LOGIC;
    signal child_depth_V_we0 : STD_LOGIC;
    signal child_depth_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal child_depth_V_ce1 : STD_LOGIC;
    signal child_depth_V_we1 : STD_LOGIC;
    signal internal_length_hist_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal internal_length_hist_ce0 : STD_LOGIC;
    signal internal_length_hist_we0 : STD_LOGIC;
    signal internal_length_hist_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal internal_length_hist_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_0_i_i_reg_282 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln17_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_097_0_i_i_reg_293 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_0104_0_i_i_reg_302 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_09_0_i_i_reg_311 : STD_LOGIC_VECTOR (8 downto 0);
    signal left_curr_V_1_reg_320 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_07_0_i_i_reg_331 : STD_LOGIC_VECTOR (8 downto 0);
    signal right_curr_V_1_reg_340 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_0106_0_i_i_reg_351 : STD_LOGIC_VECTOR (5 downto 0);
    signal op2_assign_reg_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal phi_ln700_i_i_reg_370 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln19_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln23_fu_410_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln25_fu_420_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln26_fu_432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_fu_439_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_5_fu_444_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln40_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln61_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_532_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal count_V_1_fu_524_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal length_V_fu_460_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln23_fu_405_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln26_fu_427_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln879_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln879_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln544_6_fu_520_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_239 : BOOLEAN;
    signal ap_condition_242 : BOOLEAN;

    component compute_bit_lengtjbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component compute_bit_lengtkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    child_depth_V_U : component compute_bit_lengtjbC
    generic map (
        DataWidth => 6,
        AddressRange => 255,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => child_depth_V_address0,
        ce0 => child_depth_V_ce0,
        we0 => child_depth_V_we0,
        d0 => ap_const_lv6_1,
        q0 => child_depth_V_q0,
        address1 => child_depth_V_address1,
        ce1 => child_depth_V_ce1,
        we1 => child_depth_V_we1,
        d1 => length_V_fu_460_p2,
        q1 => child_depth_V_q1);

    internal_length_hist_U : component compute_bit_lengtkbM
    generic map (
        DataWidth => 9,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => internal_length_hist_address0,
        ce0 => internal_length_hist_ce0,
        we0 => internal_length_hist_we0,
        d0 => internal_length_hist_d0,
        q0 => internal_length_hist_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_i_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((extLd_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_i_reg_282 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln17_fu_387_p2 = ap_const_lv1_0))) then 
                i_0_i_i_reg_282 <= i_5_fu_393_p2;
            end if; 
        end if;
    end process;

    left_curr_V_1_reg_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                left_curr_V_1_reg_320 <= left_next_V_1_reg_690;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                left_curr_V_1_reg_320 <= left_next_V_reg_603;
            end if; 
        end if;
    end process;

    op2_assign_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                op2_assign_reg_360 <= i_6_fu_537_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                op2_assign_reg_360 <= sext_ln25_1_fu_449_p1;
            end if; 
        end if;
    end process;

    p_0104_0_i_i_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                p_0104_0_i_i_reg_302 <= parent_next_V_1_reg_685;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_0104_0_i_i_reg_302 <= parent_next_V_reg_593;
            end if; 
        end if;
    end process;

    p_0106_0_i_i_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                p_0106_0_i_i_reg_351 <= child_depth_curr_V_1_reg_665;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_0106_0_i_i_reg_351 <= child_depth_V_q0;
            end if; 
        end if;
    end process;

    p_07_0_i_i_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                p_07_0_i_i_reg_331 <= right_curr_V_1_reg_340;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_07_0_i_i_reg_331 <= right_curr_V_reg_608;
            end if; 
        end if;
    end process;

    p_097_0_i_i_reg_293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                p_097_0_i_i_reg_293 <= child_depth_V_q0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_097_0_i_i_reg_293 <= child_depth_V_q1;
            end if; 
        end if;
    end process;

    p_09_0_i_i_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                p_09_0_i_i_reg_311 <= left_curr_V_1_reg_320;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_09_0_i_i_reg_311 <= left_curr_V_reg_598;
            end if; 
        end if;
    end process;

    phi_ln700_i_i_reg_370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                if ((ap_const_boolean_1 = ap_condition_242)) then 
                    phi_ln700_i_i_reg_370 <= ap_const_lv2_2;
                elsif ((ap_const_boolean_1 = ap_condition_239)) then 
                    phi_ln700_i_i_reg_370 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    right_curr_V_1_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (tmp_reg_643 = ap_const_lv1_0))) then 
                right_curr_V_1_reg_340 <= right_next_V_1_reg_695;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                right_curr_V_1_reg_340 <= right_next_V_reg_613;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_452_p3 = ap_const_lv1_0))) then
                child_depth_curr_V_1_reg_665 <= child_depth_curr_V_1_fu_499_p3;
                icmp_ln883_1_reg_651 <= icmp_ln883_1_fu_478_p2;
                icmp_ln883_reg_647 <= icmp_ln883_fu_472_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_reg_558 <= i_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (((icmp_ln883_fu_472_p2 = ap_const_lv1_0) and (tmp_fu_452_p3 = ap_const_lv1_0)) or ((icmp_ln883_1_fu_478_p2 = ap_const_lv1_0) and (tmp_fu_452_p3 = ap_const_lv1_0))))) then
                internal_length_hist_2_reg_660 <= zext_ln544_7_fu_484_p1(6 - 1 downto 0);
                    zext_ln544_7_reg_655(5 downto 0) <= zext_ln544_7_fu_484_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                left_curr_V_reg_598 <= left_V_q0;
                left_next_V_reg_603 <= left_V_q1;
                parent_next_V_reg_593 <= parent_V_q1;
                right_curr_V_reg_608 <= right_V_q0;
                right_next_V_reg_613 <= right_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (tmp_reg_643 = ap_const_lv1_0))) then
                left_next_V_1_reg_690 <= left_V_q0;
                parent_next_V_1_reg_685 <= parent_V_q0;
                right_next_V_1_reg_695 <= right_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_reg_643 <= op2_assign_reg_360(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((extLd_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    zext_ln13_reg_543(8 downto 0) <= zext_ln13_fu_383_p1(8 downto 0);
            end if;
        end if;
    end process;
    zext_ln13_reg_543(9) <= '0';
    zext_ln544_7_reg_655(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, extLd_loc_empty_n, ap_CS_fsm_state2, tmp_fu_452_p3, ap_CS_fsm_state6, icmp_ln17_fu_387_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((extLd_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln17_fu_387_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_452_p3 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    add_ln23_fu_405_p2 <= std_logic_vector(unsigned(zext_ln13_reg_543) + unsigned(ap_const_lv10_3FE));
    add_ln26_fu_427_p2 <= std_logic_vector(unsigned(zext_ln13_reg_543) + unsigned(ap_const_lv10_3FC));
    add_ln61_fu_507_p2 <= std_logic_vector(unsigned(op2_assign_reg_360) + unsigned(ap_const_lv32_FFFFFFFE));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, extLd_loc_empty_n)
    begin
                ap_block_state1 <= ((extLd_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_condition_239_assign_proc : process(tmp_fu_452_p3, icmp_ln883_fu_472_p2, icmp_ln883_1_fu_478_p2)
    begin
                ap_condition_239 <= (((icmp_ln883_1_fu_478_p2 = ap_const_lv1_1) and (icmp_ln883_fu_472_p2 = ap_const_lv1_0) and (tmp_fu_452_p3 = ap_const_lv1_0)) or ((icmp_ln883_1_fu_478_p2 = ap_const_lv1_0) and (icmp_ln883_fu_472_p2 = ap_const_lv1_1) and (tmp_fu_452_p3 = ap_const_lv1_0)));
    end process;


    ap_condition_242_assign_proc : process(tmp_fu_452_p3, icmp_ln883_fu_472_p2, icmp_ln883_1_fu_478_p2)
    begin
                ap_condition_242 <= ((icmp_ln883_1_fu_478_p2 = ap_const_lv1_0) and (icmp_ln883_fu_472_p2 = ap_const_lv1_0) and (tmp_fu_452_p3 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    child_depth_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7, sext_ln23_fu_410_p1, zext_ln544_fu_439_p1, zext_ln544_8_fu_532_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            child_depth_V_address0 <= zext_ln544_8_fu_532_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            child_depth_V_address0 <= zext_ln544_fu_439_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            child_depth_V_address0 <= sext_ln23_fu_410_p1(8 - 1 downto 0);
        else 
            child_depth_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    child_depth_V_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, zext_ln544_5_fu_444_p1, zext_ln40_fu_467_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            child_depth_V_address1 <= zext_ln40_fu_467_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            child_depth_V_address1 <= zext_ln544_5_fu_444_p1(8 - 1 downto 0);
        else 
            child_depth_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    child_depth_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            child_depth_V_ce0 <= ap_const_logic_1;
        else 
            child_depth_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    child_depth_V_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            child_depth_V_ce1 <= ap_const_logic_1;
        else 
            child_depth_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    child_depth_V_we0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            child_depth_V_we0 <= ap_const_logic_1;
        else 
            child_depth_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    child_depth_V_we1_assign_proc : process(tmp_fu_452_p3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (tmp_fu_452_p3 = ap_const_lv1_0))) then 
            child_depth_V_we1 <= ap_const_logic_1;
        else 
            child_depth_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    child_depth_curr_V_1_fu_499_p3 <= 
        length_V_fu_460_p2 when (icmp_ln879_fu_493_p2(0) = '1') else 
        p_097_0_i_i_reg_293;
    count_V_1_fu_524_p2 <= std_logic_vector(unsigned(internal_length_hist_q0) + unsigned(zext_ln544_6_fu_520_p1));

    extLd_loc_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, extLd_loc_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            extLd_loc_blk_n <= extLd_loc_empty_n;
        else 
            extLd_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    extLd_loc_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, extLd_loc_empty_n)
    begin
        if ((not(((extLd_loc_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            extLd_loc_read <= ap_const_logic_1;
        else 
            extLd_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    i_5_fu_393_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_282) + unsigned(ap_const_lv7_1));
    i_6_fu_537_p2 <= std_logic_vector(unsigned(op2_assign_reg_360) + unsigned(ap_const_lv32_FFFFFFFF));
    i_fu_415_p2 <= std_logic_vector(unsigned(zext_ln13_reg_543) + unsigned(ap_const_lv10_3FD));
    icmp_ln17_fu_387_p2 <= "1" when (i_0_i_i_reg_282 = ap_const_lv7_40) else "0";
    icmp_ln879_fu_493_p2 <= "1" when (zext_ln879_fu_489_p1 = op2_assign_reg_360) else "0";
    icmp_ln883_1_fu_478_p2 <= "1" when (p_07_0_i_i_reg_331 = ap_const_lv9_1FF) else "0";
    icmp_ln883_fu_472_p2 <= "1" when (p_09_0_i_i_reg_311 = ap_const_lv9_1FF) else "0";

    internal_length_hist_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, zext_ln544_7_fu_484_p1, internal_length_hist_2_reg_660, ap_CS_fsm_state7, zext_ln19_fu_399_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_length_hist_address0 <= internal_length_hist_2_reg_660;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            internal_length_hist_address0 <= zext_ln544_7_fu_484_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            internal_length_hist_address0 <= zext_ln19_fu_399_p1(6 - 1 downto 0);
        else 
            internal_length_hist_address0 <= "XXXXXX";
        end if; 
    end process;


    internal_length_hist_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            internal_length_hist_ce0 <= ap_const_logic_1;
        else 
            internal_length_hist_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    internal_length_hist_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, count_V_1_fu_524_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_length_hist_d0 <= count_V_1_fu_524_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            internal_length_hist_d0 <= ap_const_lv9_0;
        else 
            internal_length_hist_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    internal_length_hist_we0_assign_proc : process(ap_CS_fsm_state2, tmp_reg_643, icmp_ln883_reg_647, icmp_ln883_1_reg_651, ap_CS_fsm_state7, icmp_ln17_fu_387_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln17_fu_387_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (((icmp_ln883_reg_647 = ap_const_lv1_0) and (tmp_reg_643 = ap_const_lv1_0)) or ((icmp_ln883_1_reg_651 = ap_const_lv1_0) and (tmp_reg_643 = ap_const_lv1_0)))))) then 
            internal_length_hist_we0 <= ap_const_logic_1;
        else 
            internal_length_hist_we0 <= ap_const_logic_0;
        end if; 
    end process;


    left_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, sext_ln25_fu_420_p1, sext_ln61_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            left_V_address0 <= sext_ln61_fu_513_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            left_V_address0 <= sext_ln25_fu_420_p1(8 - 1 downto 0);
        else 
            left_V_address0 <= "XXXXXXXX";
        end if; 
    end process;

    left_V_address1 <= sext_ln26_fu_432_p1(8 - 1 downto 0);

    left_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            left_V_ce0 <= ap_const_logic_1;
        else 
            left_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    left_V_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            left_V_ce1 <= ap_const_logic_1;
        else 
            left_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    length_V_fu_460_p2 <= std_logic_vector(unsigned(p_0106_0_i_i_reg_351) + unsigned(ap_const_lv6_1));

    length_histogram_V_address0_assign_proc : process(ap_CS_fsm_state2, zext_ln544_7_reg_655, ap_CS_fsm_state7, zext_ln19_fu_399_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            length_histogram_V_address0 <= zext_ln544_7_reg_655(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            length_histogram_V_address0 <= zext_ln19_fu_399_p1(6 - 1 downto 0);
        else 
            length_histogram_V_address0 <= "XXXXXX";
        end if; 
    end process;


    length_histogram_V_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            length_histogram_V_ce0 <= ap_const_logic_1;
        else 
            length_histogram_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    length_histogram_V_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state7, count_V_1_fu_524_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            length_histogram_V_d0 <= count_V_1_fu_524_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            length_histogram_V_d0 <= ap_const_lv9_0;
        else 
            length_histogram_V_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    length_histogram_V_we0_assign_proc : process(ap_CS_fsm_state2, tmp_reg_643, icmp_ln883_reg_647, icmp_ln883_1_reg_651, ap_CS_fsm_state7, icmp_ln17_fu_387_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln17_fu_387_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (((icmp_ln883_reg_647 = ap_const_lv1_0) and (tmp_reg_643 = ap_const_lv1_0)) or ((icmp_ln883_1_reg_651 = ap_const_lv1_0) and (tmp_reg_643 = ap_const_lv1_0)))))) then 
            length_histogram_V_we0 <= ap_const_logic_1;
        else 
            length_histogram_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, sext_ln25_fu_420_p1, sext_ln61_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            parent_V_address0 <= sext_ln61_fu_513_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            parent_V_address0 <= sext_ln25_fu_420_p1(8 - 1 downto 0);
        else 
            parent_V_address0 <= "XXXXXXXX";
        end if; 
    end process;

    parent_V_address1 <= sext_ln26_fu_432_p1(8 - 1 downto 0);

    parent_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            parent_V_ce0 <= ap_const_logic_1;
        else 
            parent_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_V_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            parent_V_ce1 <= ap_const_logic_1;
        else 
            parent_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    right_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6, sext_ln25_fu_420_p1, sext_ln61_fu_513_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            right_V_address0 <= sext_ln61_fu_513_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            right_V_address0 <= sext_ln25_fu_420_p1(8 - 1 downto 0);
        else 
            right_V_address0 <= "XXXXXXXX";
        end if; 
    end process;

    right_V_address1 <= sext_ln26_fu_432_p1(8 - 1 downto 0);

    right_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            right_V_ce0 <= ap_const_logic_1;
        else 
            right_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    right_V_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            right_V_ce1 <= ap_const_logic_1;
        else 
            right_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln23_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln23_fu_405_p2),64));

        sext_ln25_1_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_reg_558),32));

        sext_ln25_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(i_fu_415_p2),64));

        sext_ln26_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln26_fu_427_p2),64));

        sext_ln61_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln61_fu_507_p2),64));

    tmp_fu_452_p3 <= op2_assign_reg_360(31 downto 31);
    zext_ln13_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(extLd_loc_dout),10));
    zext_ln19_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_reg_282),64));
    zext_ln40_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(op2_assign_reg_360),64));
    zext_ln544_5_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_V_q1),64));
    zext_ln544_6_fu_520_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln700_i_i_reg_370),9));
    zext_ln544_7_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(length_V_fu_460_p2),64));
    zext_ln544_8_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_V_q0),64));
    zext_ln544_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_V_q0),64));
    zext_ln879_fu_489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0104_0_i_i_reg_302),32));
end behav;
