// Seed: 4235449505
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1'b0;
  assign id_3 = id_2 === 1;
  logic id_4;
  logic id_5, id_6, id_7, id_8, id_9;
  assign id_3 = id_4 | 1;
endmodule
