$comment
	File created using the following command:
		vcd file MagnitudeComparator4Bit.msim.vcd -direction
$end
$date
	Sun Dec 04 19:42:49 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MagnitudeComparator4Bit_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var wire 1 ) AeqB $end
$var wire 1 * AgtB $end
$var wire 1 + AltB $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 AgtB~output_o $end
$var wire 1 4 AeqB~output_o $end
$var wire 1 5 AltB~output_o $end
$var wire 1 6 B0~input_o $end
$var wire 1 7 B1~input_o $end
$var wire 1 8 A1~input_o $end
$var wire 1 9 A0~input_o $end
$var wire 1 : C3|out_gt~0_combout $end
$var wire 1 ; B3~input_o $end
$var wire 1 < A3~input_o $end
$var wire 1 = B2~input_o $end
$var wire 1 > A2~input_o $end
$var wire 1 ? C3|out_gt~1_combout $end
$var wire 1 @ C3|out_gt~2_combout $end
$var wire 1 A C3|out_gt~3_combout $end
$var wire 1 B C3|out_eq~0_combout $end
$var wire 1 C C3|out_eq~combout $end
$var wire 1 D C3|out_lt~1_combout $end
$var wire 1 E C3|out_lt~0_combout $end
$var wire 1 F C3|out_lt~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
1)
0*
0+
x,
0-
1.
x/
10
11
12
03
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
$end
#80000
1"
1&
18
17
0,
#180000
0"
0&
08
07
1,
#320000
1$
1"
1<
18
0,
1B
1?
0@
1:
1C
1A
04
13
0)
1*
#400000
0$
0"
0<
08
1,
0B
0?
1@
0:
0C
0A
14
03
1)
0*
#640000
1'
1&
1=
17
0,
1D
1B
1E
0@
1C
1F
04
15
0)
1+
#740000
0'
0&
0=
07
1,
0D
0B
0E
1@
0C
0F
14
05
1)
0+
#1000000
