Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 28 17:32:48 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.727        0.000                      0                  574        0.113        0.000                      0                  574        3.750        0.000                       0                   246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.727        0.000                      0                  574        0.113        0.000                      0                  574        3.750        0.000                       0                   246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 u_SPI/SPI_Params_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.282ns  (logic 1.632ns (30.897%)  route 3.650ns (69.103%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.294ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.692     5.294    u_SPI/clk
    SLICE_X79Y120        FDRE                                         r  u_SPI/SPI_Params_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.456     5.750 r  u_SPI/SPI_Params_reg[1]/Q
                         net (fo=53, routed)          2.242     7.993    u_REGS/Q[1]
    SLICE_X86Y121        LUT6 (Prop_lut6_I2_O)        0.124     8.117 r  u_REGS/MISO_i_45/O
                         net (fo=1, routed)           0.000     8.117    u_REGS/MISO_i_45_n_0
    SLICE_X86Y121        MUXF7 (Prop_muxf7_I1_O)      0.217     8.334 r  u_REGS/MISO_reg_i_21/O
                         net (fo=1, routed)           0.578     8.912    u_REGS/MISO_reg_i_21_n_0
    SLICE_X86Y119        LUT6 (Prop_lut6_I1_O)        0.299     9.211 r  u_REGS/MISO_i_8/O
                         net (fo=1, routed)           0.000     9.211    u_REGS/MISO_i_8_n_0
    SLICE_X86Y119        MUXF7 (Prop_muxf7_I0_O)      0.238     9.449 r  u_REGS/MISO_reg_i_4/O
                         net (fo=1, routed)           0.830    10.278    u_REGS/MISO_reg_i_4_n_0
    SLICE_X84Y122        LUT5 (Prop_lut5_I2_O)        0.298    10.576 r  u_REGS/MISO_i_2/O
                         net (fo=1, routed)           0.000    10.576    u_SPI/MISO_reg_0
    SLICE_X84Y122        FDRE                                         r  u_SPI/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.580    15.002    u_SPI/clk
    SLICE_X84Y122        FDRE                                         r  u_SPI/MISO_reg/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X84Y122        FDRE (Setup_fdre_C_D)        0.077    15.303    u_SPI/MISO_reg
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[10]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[11]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[12]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[13]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[13]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[14]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[14]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[15]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[16]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[16]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 1.672ns (34.037%)  route 3.240ns (65.963%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.491    10.214    u_RAM_ReadEngine/E[0]
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.576    14.998    u_RAM_ReadEngine/clk
    SLICE_X80Y119        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[17]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X80Y119        FDRE (Setup_fdre_C_CE)      -0.169    15.070    u_RAM_ReadEngine/RAMR_ReadAddr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -10.214    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RAM_ReadEngine/RAMR_ReadAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.812ns  (logic 1.672ns (34.747%)  route 3.140ns (65.253%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.301ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.699     5.301    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.779 r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/Q
                         net (fo=3, routed)           0.822     6.601    u_RAM_ReadEngine/Q[5]
    SLICE_X78Y117        LUT4 (Prop_lut4_I2_O)        0.296     6.897 r  u_RAM_ReadEngine/reading1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.897    u_RAM_ReadEngine/reading1_carry_i_7_n_0
    SLICE_X78Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.430 r  u_RAM_ReadEngine/reading1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.430    u_RAM_ReadEngine/reading1_carry_n_0
    SLICE_X78Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  u_RAM_ReadEngine/reading1_carry__0/CO[3]
                         net (fo=2, routed)           1.180     8.727    u_SPI/CO[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.124     8.851 f  u_SPI/RAMR_ReadAddr[17]_i_3/O
                         net (fo=19, routed)          0.747     9.598    u_SPI/Buffer_RdEn_reg_0
    SLICE_X80Y117        LUT2 (Prop_lut2_I1_O)        0.124     9.722 r  u_SPI/RAMR_ReadAddr[17]_i_1/O
                         net (fo=18, routed)          0.391    10.113    u_RAM_ReadEngine/E[0]
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         1.579    15.001    u_RAM_ReadEngine/clk
    SLICE_X80Y117        FDRE                                         r  u_RAM_ReadEngine/RAMR_ReadAddr_reg[0]/C
                         clock pessimism              0.300    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X80Y117        FDRE (Setup_fdre_C_CE)      -0.169    15.097    u_RAM_ReadEngine/RAMR_ReadAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  4.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA_D1/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB_D1/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMD32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMS32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMS32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.660%)  route 0.271ns (62.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.588     1.507    u_Buffer_FIFO/clk
    SLICE_X84Y123        FDRE                                         r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y123        FDRE (Prop_fdre_C_Q)         0.164     1.671 r  u_Buffer_FIFO/FIFO_WPTR_reg[0]/Q
                         net (fo=18, routed)          0.271     1.943    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/ADDRD0
    SLICE_X84Y124        RAMS32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.855     2.021    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/WCLK
    SLICE_X84Y124        RAMS32                                       r  u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD_D1/CLK
                         clock pessimism             -0.501     1.519    
    SLICE_X84Y124        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.829    u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_SPI/SPI_Cmd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_SPI/Reg_WrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.584     1.503    u_SPI/clk
    SLICE_X79Y121        FDRE                                         r  u_SPI/SPI_Cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y121        FDRE (Prop_fdre_C_Q)         0.141     1.644 f  u_SPI/SPI_Cmd_reg[2]/Q
                         net (fo=5, routed)           0.076     1.721    u_SPI/DebugSPI_Ins_OBUF[7]
    SLICE_X78Y121        LUT3 (Prop_lut3_I2_O)        0.045     1.766 r  u_SPI/Reg_WrEn_i_1/O
                         net (fo=1, routed)           0.000     1.766    u_SPI/Reg_WrEn_i_1_n_0
    SLICE_X78Y121        FDRE                                         r  u_SPI/Reg_WrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.854     2.019    u_SPI/clk
    SLICE_X78Y121        FDRE                                         r  u_SPI/Reg_WrEn_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.121     1.637    u_SPI/Reg_WrEn_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 reset_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.522%)  route 0.078ns (35.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.577     1.496    clk_IBUF_BUFG
    SLICE_X72Y123        FDRE                                         r  reset_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.141     1.637 r  reset_p1_reg/Q
                         net (fo=2, routed)           0.078     1.715    reset_p1
    SLICE_X72Y123        FDRE                                         r  reset_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=245, routed)         0.845     2.011    clk_IBUF_BUFG
    SLICE_X72Y123        FDRE                                         r  reset_reg_lopt_replica/C
                         clock pessimism             -0.514     1.496    
    SLICE_X72Y123        FDRE (Hold_fdre_C_D)         0.075     1.571    reset_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X72Y123   reset_p1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X78Y123   reset_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X82Y121   u_RAM_ReadEngine/FIFO_InRTS_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y119   u_RAM_ReadEngine/RAMR_ReadAddr_reg[17]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y117   u_RAM_ReadEngine/RAMR_ReadAddr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y117   u_RAM_ReadEngine/RAMR_ReadAddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y117   u_RAM_ReadEngine/RAMR_ReadAddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y117   u_RAM_ReadEngine/RAMR_ReadAddr_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X80Y117   u_RAM_ReadEngine/RAMR_ReadAddr_reg[5]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y125   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X84Y124   u_Buffer_FIFO/u_FIFO_RAM/dataBuffer_reg_0_3_12_15/RAMD/CLK



