# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/APB_Master.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/ControlUnit.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/DataPath.sv" \
"../../../../project_0422PR.srcs/sources_1/new/FND.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/new/GPIO.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/MCU.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/RV32I_Core.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/gpi.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/ram.sv" \
"../../../../project_0422PR.srcs/sources_1/imports/sources_1/imports/test/rom.sv" \
"../../../../project_0422PR.srcs/sim_1/imports/20250411_RISC_V_SingleCycle_All_Type/tb_RV32I.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
