/**
 * File              : test_defines.sv
 * License           : MIT license <Check LICENSE>
 * Author            : IPSoCGen
 * Date              : 11/06/2023 15:14:51
 * Description       : Verilog defines configuration file
 * -------------------------------------------
 * -- Design AUTO-GENERATED using IPSoC Gen --
 * -------------------------------------------
 **/
/* verilator lint_off REDEFMACRO */
`define AXI_ADDR_WIDTH 32
`define AXI_DATA_WIDTH 32
`define AXI_TXN_ID_WIDTH 8
`define DMA_NUM_DESC 2
`define DMA_ADDR_WIDTH 32
`define DMA_DATA_WIDTH 32
`define DMA_BYTES_WIDTH 32
`define DMA_RD_TXN_BUFF 8
`define DMA_WR_TXN_BUFF 8
`define DMA_FIFO_DEPTH 16
`define DMA_ID_WIDTH 8
`define DMA_MAX_BEAT_BURST 4
`define DMA_MAX_BURST_EN 1
`define DMA_EN_UNALIGNED 0
/* verilator lint_on REDEFMACRO */