-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (59 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    p_0_3_0_0_0130_795_lcssa125 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0124_767_lcssa116 : IN STD_LOGIC_VECTOR (9 downto 0);
    trunc_ln915_1 : IN STD_LOGIC_VECTOR (11 downto 0);
    bytePlanes1_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    bytePlanes1_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    bytePlanes1_full_n : IN STD_LOGIC;
    bytePlanes1_write : OUT STD_LOGIC;
    icmp_ln920 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp103_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub100_cast43 : IN STD_LOGIC_VECTOR (11 downto 0);
    cmp103 : IN STD_LOGIC_VECTOR (0 downto 0);
    p_0_3_0_0_0130_794_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_3_0_0_0130_794_out_ap_vld : OUT STD_LOGIC;
    p_0_0_0_0_0124_766_out : OUT STD_LOGIC_VECTOR (9 downto 0);
    p_0_0_0_0_0124_766_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frm_wr_0_0_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_930_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal icmp_ln930_reg_772 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_reg_787 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op49_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage1 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal or_ln934_6_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op110_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal bytePlanes1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal img_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal or_ln934_1_reg_806 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln934_2_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln934_3_reg_844 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln934_4_reg_848 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_ln934_5_reg_852 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal or_ln934_7_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op69_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op92_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_predicate_op59_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op83_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_predicate_op101_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op119_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln930_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp101_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp101_reg_776 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln145_fu_448_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln934_1_fu_452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln4_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_1_reg_815 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_10_fu_476_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln934_2_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_reg_829 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_3_reg_834 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_11_fu_504_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln934_3_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_4_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_5_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_6_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln934_7_fu_524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_reg_864 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_5_reg_869 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_13_fu_548_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln414_6_reg_879 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_7_reg_884 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_14_fu_572_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln414_8_reg_894 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_9_reg_899 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_15_fu_596_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln414_s_reg_909 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_10_reg_914 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln145_17_fu_620_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_787_reg_321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_768_reg_331 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_795_reg_341 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln145_19_fu_644_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_767_reg_351 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_fu_94 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_4_fu_415_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x_3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_0_0_0_0_0124_766_fu_98 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_0_3_0_0_0130_794_fu_102 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln930_fu_421_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub100_cast43_cast_fu_387_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln414_14_fu_659_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_13_fu_649_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_12_fu_634_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln414_11_fu_624_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_773 : BOOLEAN;
    signal ap_condition_777 : BOOLEAN;
    signal ap_condition_781 : BOOLEAN;
    signal ap_condition_785 : BOOLEAN;
    signal ap_condition_789 : BOOLEAN;
    signal ap_condition_794 : BOOLEAN;
    signal ap_condition_277 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component design_1_v_frm_wr_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage1,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_773)) then
                if ((or_ln934_5_reg_852 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288;
                elsif ((or_ln934_5_reg_852 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310 <= trunc_ln145_15_fu_596_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_777)) then
                if ((or_ln934_4_reg_848 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266;
                elsif ((or_ln934_4_reg_848 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288 <= trunc_ln145_14_fu_572_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_781)) then
                if ((or_ln934_3_reg_844 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244;
                elsif ((or_ln934_3_reg_844 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266 <= trunc_ln145_13_fu_548_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_785)) then
                if ((or_ln934_2_reg_825 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222;
                elsif ((or_ln934_2_reg_825 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244 <= trunc_ln145_11_fu_504_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_789)) then
                if ((or_ln934_1_reg_806 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201;
                elsif ((or_ln934_1_reg_806 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222 <= trunc_ln145_10_fu_476_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_794)) then
                if ((or_ln934_reg_787 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201 <= p_0_0_0_0_0124_766_fu_98;
                elsif ((or_ln934_reg_787 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201 <= trunc_ln145_fu_448_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_773)) then
                if ((or_ln934_5_reg_852 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277;
                elsif ((or_ln934_5_reg_852 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_777)) then
                if ((or_ln934_4_reg_848 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255;
                elsif ((or_ln934_4_reg_848 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_781)) then
                if ((or_ln934_3_reg_844 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233;
                elsif ((or_ln934_3_reg_844 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_785)) then
                if ((or_ln934_2_reg_825 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211;
                elsif ((or_ln934_2_reg_825 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_789)) then
                if ((or_ln934_1_reg_806 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191;
                elsif ((or_ln934_1_reg_806 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_794)) then
                if ((or_ln934_reg_787 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191 <= p_0_3_0_0_0130_794_fu_102;
                elsif ((or_ln934_reg_787 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191 <= img_dout(39 downto 30);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_277)) then
                if (((or_ln934_6_reg_856 = ap_const_lv1_0) and (icmp_ln930_reg_772 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310;
                elsif (((or_ln934_6_reg_856 = ap_const_lv1_1) and (icmp_ln930_reg_772 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331 <= trunc_ln145_17_fu_620_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_768_reg_331;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_277)) then
                if (((or_ln934_6_reg_856 = ap_const_lv1_0) and (icmp_ln930_reg_772 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299;
                elsif (((or_ln934_6_reg_856 = ap_const_lv1_1) and (icmp_ln930_reg_772 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321 <= img_dout(39 downto 30);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_787_reg_321;
                end if;
            end if; 
        end if;
    end process;

    p_0_0_0_0_0124_766_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_0_0_0_0124_766_fu_98 <= p_0_0_0_0_0124_767_lcssa116;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    p_0_0_0_0_0124_766_fu_98 <= ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4;
                end if;
            end if; 
        end if;
    end process;

    p_0_3_0_0_0130_794_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    p_0_3_0_0_0130_794_fu_102 <= p_0_3_0_0_0130_795_lcssa125;
                elsif ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then 
                    p_0_3_0_0_0130_794_fu_102 <= ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4;
                end if;
            end if; 
        end if;
    end process;

    x_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln930_fu_409_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_94 <= x_4_fu_415_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_94 <= ap_const_lv12_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln930_fu_409_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp101_reg_776 <= cmp101_fu_425_p2;
                or_ln934_reg_787 <= or_ln934_fu_431_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln930_reg_772 <= icmp_ln930_fu_409_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln934_1_reg_806 <= or_ln934_1_fu_452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln934_2_reg_825 <= or_ln934_2_fu_480_p2;
                trunc_ln414_1_reg_815 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_793_reg_191(9 downto 2);
                trunc_ln4_reg_810 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_765_reg_201(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_ln934_3_reg_844 <= or_ln934_3_fu_508_p2;
                or_ln934_4_reg_848 <= or_ln934_4_fu_512_p2;
                or_ln934_5_reg_852 <= or_ln934_5_fu_516_p2;
                or_ln934_6_reg_856 <= or_ln934_6_fu_520_p2;
                or_ln934_7_reg_860 <= or_ln934_7_fu_524_p2;
                trunc_ln414_2_reg_829 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_764_reg_222(9 downto 2);
                trunc_ln414_3_reg_834 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_792_reg_211(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                trunc_ln414_10_reg_914 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_788_reg_299(9 downto 2);
                trunc_ln414_s_reg_909 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_760_reg_310(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                trunc_ln414_4_reg_864 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_763_reg_244(9 downto 2);
                trunc_ln414_5_reg_869 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_791_reg_233(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                trunc_ln414_6_reg_879 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_762_reg_266(9 downto 2);
                trunc_ln414_7_reg_884 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_790_reg_255(9 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                trunc_ln414_8_reg_894 <= ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_761_reg_288(9 downto 2);
                trunc_ln414_9_reg_899 <= ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_789_reg_277(9 downto 2);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_condition_exit_pp0_iter0_stage1, ap_block_pp0_stage7_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage1)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op119_read_state9)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state9 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op119_read_state9)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state9 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes1_full_n, ap_predicate_op119_read_state9)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state9 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op49_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op49_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op59_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op59_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op69_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op69_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op69_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op69_read_state4 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op83_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op83_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op92_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state6 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op92_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state6 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op101_read_state7)
    begin
                ap_block_pp0_stage6_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op101_read_state7)
    begin
                ap_block_pp0_stage6_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op110_read_state8)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_predicate_op110_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op110_read_state8)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_predicate_op110_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op49_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((ap_predicate_op49_read_state2 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op59_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op69_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op69_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, ap_predicate_op83_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op83_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op92_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op92_read_state6 = ap_const_boolean_1));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(img_empty_n, ap_predicate_op101_read_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op101_read_state7 = ap_const_boolean_1));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(img_empty_n, ap_predicate_op110_read_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= ((ap_predicate_op110_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(img_empty_n, bytePlanes1_full_n, ap_predicate_op119_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter1 <= ((bytePlanes1_full_n = ap_const_logic_0) or ((img_empty_n = ap_const_logic_0) and (ap_predicate_op119_read_state9 = ap_const_boolean_1)));
    end process;


    ap_condition_277_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_277 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_773_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln930_reg_772, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_773 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_777_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln930_reg_772, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_777 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_781_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln930_reg_772, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_781 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_785_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln930_reg_772, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_785 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_789_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln930_reg_772, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
                ap_condition_789 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_794_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln930_reg_772, ap_block_pp0_stage1_11001)
    begin
                ap_condition_794 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_exit_pp0_iter0_stage1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, icmp_ln930_reg_772, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (icmp_ln930_reg_772 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage1;

    ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4_assign_proc : process(icmp_ln930_reg_772, or_ln934_7_reg_860, ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331, trunc_ln145_19_fu_644_p1, ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_767_reg_351)
    begin
        if ((icmp_ln930_reg_772 = ap_const_lv1_0)) then
            if ((or_ln934_7_reg_860 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331;
            elsif ((or_ln934_7_reg_860 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4 <= trunc_ln145_19_fu_644_p1;
            else 
                ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_767_reg_351;
            end if;
        else 
            ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_767_reg_351;
        end if; 
    end process;


    ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4_assign_proc : process(img_dout, icmp_ln930_reg_772, or_ln934_7_reg_860, ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321, ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_795_reg_341)
    begin
        if ((icmp_ln930_reg_772 = ap_const_lv1_0)) then
            if ((or_ln934_7_reg_860 = ap_const_lv1_0)) then 
                ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4 <= ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321;
            elsif ((or_ln934_7_reg_860 = ap_const_lv1_1)) then 
                ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4 <= img_dout(39 downto 30);
            else 
                ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4 <= ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_795_reg_341;
            end if;
        else 
            ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4 <= ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_795_reg_341;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_0_0_0_0_0124_768_reg_331 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_0_3_0_0_0130_787_reg_321 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_767_reg_351 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_795_reg_341 <= "XXXXXXXXXX";

    ap_predicate_op101_read_state7_assign_proc : process(icmp_ln930_reg_772, or_ln934_5_reg_852)
    begin
                ap_predicate_op101_read_state7 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_5_reg_852 = ap_const_lv1_1));
    end process;


    ap_predicate_op110_read_state8_assign_proc : process(icmp_ln930_reg_772, or_ln934_6_reg_856)
    begin
                ap_predicate_op110_read_state8 <= ((or_ln934_6_reg_856 = ap_const_lv1_1) and (icmp_ln930_reg_772 = ap_const_lv1_0));
    end process;


    ap_predicate_op119_read_state9_assign_proc : process(icmp_ln930_reg_772, or_ln934_7_reg_860)
    begin
                ap_predicate_op119_read_state9 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_7_reg_860 = ap_const_lv1_1));
    end process;


    ap_predicate_op49_read_state2_assign_proc : process(icmp_ln930_reg_772, or_ln934_reg_787)
    begin
                ap_predicate_op49_read_state2 <= ((or_ln934_reg_787 = ap_const_lv1_1) and (icmp_ln930_reg_772 = ap_const_lv1_0));
    end process;


    ap_predicate_op59_read_state3_assign_proc : process(icmp_ln930_reg_772, or_ln934_1_reg_806)
    begin
                ap_predicate_op59_read_state3 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_1_reg_806 = ap_const_lv1_1));
    end process;


    ap_predicate_op69_read_state4_assign_proc : process(icmp_ln930_reg_772, or_ln934_2_reg_825)
    begin
                ap_predicate_op69_read_state4 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_2_reg_825 = ap_const_lv1_1));
    end process;


    ap_predicate_op83_read_state5_assign_proc : process(icmp_ln930_reg_772, or_ln934_3_reg_844)
    begin
                ap_predicate_op83_read_state5 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_3_reg_844 = ap_const_lv1_1));
    end process;


    ap_predicate_op92_read_state6_assign_proc : process(icmp_ln930_reg_772, or_ln934_4_reg_848)
    begin
                ap_predicate_op92_read_state6 <= ((icmp_ln930_reg_772 = ap_const_lv1_0) and (or_ln934_4_reg_848 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_fu_94, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x_3 <= ap_const_lv12_0;
        else 
            ap_sig_allocacmp_x_3 <= x_fu_94;
        end if; 
    end process;


    bytePlanes1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, bytePlanes1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes1_blk_n <= bytePlanes1_full_n;
        else 
            bytePlanes1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes1_din <= (((((((((((((((trunc_ln414_14_fu_659_p4 & trunc_ln414_13_fu_649_p4) & trunc_ln414_12_fu_634_p4) & trunc_ln414_11_fu_624_p4) & trunc_ln414_10_reg_914) & trunc_ln414_s_reg_909) & trunc_ln414_9_reg_899) & trunc_ln414_8_reg_894) & trunc_ln414_7_reg_884) & trunc_ln414_6_reg_879) & trunc_ln414_5_reg_869) & trunc_ln414_4_reg_864) & trunc_ln414_3_reg_834) & trunc_ln414_2_reg_829) & trunc_ln414_1_reg_815) & trunc_ln4_reg_810);

    bytePlanes1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            bytePlanes1_write <= ap_const_logic_1;
        else 
            bytePlanes1_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp101_fu_425_p2 <= "1" when (signed(zext_ln930_fu_421_p1) < signed(sub100_cast43_cast_fu_387_p1)) else "0";
    icmp_ln930_fu_409_p2 <= "1" when (ap_sig_allocacmp_x_3 = trunc_ln915_1) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, img_empty_n, icmp_ln930_reg_772, ap_predicate_op49_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op110_read_state8, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, or_ln934_1_reg_806, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln934_2_reg_825, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln934_3_reg_844, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_ln934_4_reg_848, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln934_5_reg_852, ap_block_pp0_stage7, or_ln934_7_reg_860)
    begin
        if ((((ap_predicate_op110_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (or_ln934_5_reg_852 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_ln934_4_reg_848 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln934_3_reg_844 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln934_2_reg_825 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln934_1_reg_806 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_predicate_op49_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln930_reg_772 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln934_7_reg_860 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_predicate_op49_read_state2, ap_CS_fsm_pp0_stage7, ap_predicate_op110_read_state8, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage1_11001, ap_predicate_op69_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op92_read_state6, ap_block_pp0_stage5_11001, ap_block_pp0_stage7_11001, ap_predicate_op59_read_state3, ap_block_pp0_stage2_11001, ap_predicate_op83_read_state5, ap_block_pp0_stage4_11001, ap_predicate_op101_read_state7, ap_block_pp0_stage6_11001, ap_predicate_op119_read_state9, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op110_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op119_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op101_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_predicate_op83_read_state5 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op59_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op92_read_state6 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op69_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_predicate_op49_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln934_1_fu_452_p2 <= (cmp103_1 or cmp101_reg_776);
    or_ln934_2_fu_480_p2 <= (cmp103_2 or cmp101_reg_776);
    or_ln934_3_fu_508_p2 <= (cmp103_3 or cmp101_reg_776);
    or_ln934_4_fu_512_p2 <= (cmp103_4 or cmp101_reg_776);
    or_ln934_5_fu_516_p2 <= (cmp103_5 or cmp101_reg_776);
    or_ln934_6_fu_520_p2 <= (cmp103_6 or cmp101_reg_776);
    or_ln934_7_fu_524_p2 <= (icmp_ln920 or cmp101_reg_776);
    or_ln934_fu_431_p2 <= (cmp103 or cmp101_fu_425_p2);
    p_0_0_0_0_0124_766_out <= p_0_0_0_0_0124_766_fu_98;

    p_0_0_0_0_0124_766_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln930_reg_772, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln930_reg_772 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_0_0_0_0_0124_766_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_0_0_0_0124_766_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_3_0_0_0130_794_out <= p_0_3_0_0_0130_794_fu_102;

    p_0_3_0_0_0130_794_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage1, icmp_ln930_reg_772, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln930_reg_772 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            p_0_3_0_0_0130_794_out_ap_vld <= ap_const_logic_1;
        else 
            p_0_3_0_0_0130_794_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sub100_cast43_cast_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub100_cast43),13));

    trunc_ln145_10_fu_476_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_11_fu_504_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_13_fu_548_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_14_fu_572_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_15_fu_596_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_17_fu_620_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_19_fu_644_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln145_fu_448_p1 <= img_dout(10 - 1 downto 0);
    trunc_ln414_11_fu_624_p4 <= ap_phi_reg_pp0_iter1_p_0_0_0_0_0124_768_reg_331(9 downto 2);
    trunc_ln414_12_fu_634_p4 <= ap_phi_reg_pp0_iter1_p_0_3_0_0_0130_787_reg_321(9 downto 2);
    trunc_ln414_13_fu_649_p4 <= ap_phi_mux_p_0_0_0_0_0124_767_phi_fu_354_p4(9 downto 2);
    trunc_ln414_14_fu_659_p4 <= ap_phi_mux_p_0_3_0_0_0130_795_phi_fu_344_p4(9 downto 2);
    x_4_fu_415_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_3) + unsigned(ap_const_lv12_1));
    zext_ln930_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_3),13));
end behav;
