-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (17 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (17 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_7FFFF249 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111001001001001";
    constant ap_const_lv31_CAE : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000110010101110";
    constant ap_const_lv32_FFFFE8A7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110100010100111";
    constant ap_const_lv32_12E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001001011100100";
    constant ap_const_lv28_FFFFE1D : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111000011101";
    constant ap_const_lv32_FFFFD310 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101001100010000";
    constant ap_const_lv32_2822 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010100000100010";
    constant ap_const_lv29_255 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001001010101";
    constant ap_const_lv29_1FFFFD89 : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111110110001001";
    constant ap_const_lv32_2CE5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010110011100101";
    constant ap_const_lv29_2C8 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001011001000";
    constant ap_const_lv28_FFFFE32 : STD_LOGIC_VECTOR (27 downto 0) := "1111111111111111111000110010";
    constant ap_const_lv32_FFFFEB13 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110101100010011";
    constant ap_const_lv32_FFFFC980 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111100100110000000";
    constant ap_const_lv32_14A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001010010100100";
    constant ap_const_lv32_33CA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011001111001010";
    constant ap_const_lv31_C8B : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000110010001011";
    constant ap_const_lv32_1B05 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001101100000101";
    constant ap_const_lv32_FFFFD1B0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101000110110000";
    constant ap_const_lv32_3AFC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000011101011111100";
    constant ap_const_lv31_ACD : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000101011001101";
    constant ap_const_lv31_91B : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000100100011011";
    constant ap_const_lv32_2BCE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010101111001110";
    constant ap_const_lv31_7FFFF7A1 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111011110100001";
    constant ap_const_lv27_A4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010100100";
    constant ap_const_lv30_46D : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000010001101101";
    constant ap_const_lv32_18A5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001100010100101";
    constant ap_const_lv32_49BE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000100100110111110";
    constant ap_const_lv32_FFFFDB39 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111101101100111001";
    constant ap_const_lv32_2C07 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010110000000111";
    constant ap_const_lv32_FFFFE23F : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111110001000111111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv18_3EEBC : STD_LOGIC_VECTOR (17 downto 0) := "111110111010111100";
    constant ap_const_lv16_9FC : STD_LOGIC_VECTOR (15 downto 0) := "0000100111111100";
    constant ap_const_lv18_1669 : STD_LOGIC_VECTOR (17 downto 0) := "000001011001101001";
    constant ap_const_lv18_3F8E6 : STD_LOGIC_VECTOR (17 downto 0) := "111111100011100110";

    signal data_3_V_read_4_reg_4136 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal data_2_V_read_4_reg_4142 : STD_LOGIC_VECTOR (17 downto 0);
    signal data_1_V_read_4_reg_4148 : STD_LOGIC_VECTOR (17 downto 0);
    signal data_0_V_read_4_reg_4154 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_reg_4161 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_4_1_reg_4166 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_reg_4171 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_reg_4176 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_5_reg_4181 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_5_1_reg_4186 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_5_2_reg_4191 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_15_reg_4196 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_6_reg_4201 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_reg_4206 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_reg_4211 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_4216 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_7_reg_4221 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_22_reg_4226 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_23_reg_4231 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_reg_4236 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_reg_4241 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_0_1_reg_4246 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_0_2_reg_4251 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_4_reg_4256 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_1_reg_4261 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_reg_4266 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_32_1_2_reg_4271 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_1_3_reg_4276 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_s_reg_4281 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_2_1_reg_4286 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_2_2_reg_4291 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_2_3_reg_4296 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_reg_4301 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_3_1_reg_4306 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_3_2_reg_4311 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_3_3_reg_4316 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_fu_3941_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp4_reg_4321 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_fu_3967_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp11_reg_4326 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_fu_3990_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp18_reg_4331 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp25_fu_4014_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp25_reg_4336 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_4_3_fu_188_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_cast1_fu_3446_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_V_10_3_fu_189_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_2_1_fu_190_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_cast1_fu_3796_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_7_fu_191_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_6_1_fu_193_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_cast2_fu_3559_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_10_6_fu_194_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_fu_195_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_1_cast_fu_3750_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_5_3_fu_196_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_7_1_fu_197_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_3_fu_198_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_1_1_fu_199_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_6_3_fu_200_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_1_fu_201_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_cast_fu_3666_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_1_2_fu_202_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_5_fu_203_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_5_cast_fu_3507_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_2_3_fu_204_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_7_2_fu_205_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_cast1_fu_3610_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_10_5_2_fu_206_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_5_1_fu_207_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_0_2_fu_208_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_2_fu_209_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_7_3_fu_210_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_2_2_fu_211_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_4_2_fu_212_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_4_fu_213_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_6_2_fu_214_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_s_fu_215_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_3_2_fu_216_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_3_cast1_fu_3846_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_3_3_fu_217_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_4_1_fu_218_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_3_1_fu_219_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_cast1_fu_3446_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_cast2_fu_3452_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_4_cast_fu_3457_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_4_fu_213_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_10_4_1_fu_218_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_4_2_fu_212_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_10_4_3_fu_188_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_5_cast1_fu_3502_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_5_cast_fu_3507_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_5_fu_203_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_5_1_fu_207_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_5_2_fu_206_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_5_3_fu_196_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_6_cast1_fu_3554_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_cast2_fu_3559_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_cast_fu_3565_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_6_fu_194_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_6_1_fu_193_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_10_6_2_fu_214_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal r_V_10_6_3_fu_200_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal r_V_7_cast1_fu_3610_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_cast2_fu_3616_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_7_cast_fu_3621_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_10_7_fu_191_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_7_1_fu_197_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_10_7_2_fu_205_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_10_7_3_fu_210_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_s_fu_215_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_0_1_fu_201_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_0_2_fu_208_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl_fu_3702_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_shl_cast_fu_3709_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl1_fu_3719_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_neg_fu_3713_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal p_shl1_cast_fu_3726_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_10_0_3_fu_3730_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_10_1_fu_195_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_1_1_fu_199_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal r_V_10_1_2_fu_202_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_1_3_fu_198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_2_fu_209_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_10_2_1_fu_190_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_2_2_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_2_3_fu_204_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_3_fu_189_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_10_3_1_fu_219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_3_2_fu_216_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_10_3_3_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_3896_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp7_fu_3931_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp6_fu_3936_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp5_fu_3926_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_cast_fu_3917_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_3951_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_cast_fu_3908_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_3957_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_cast_fu_3963_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp10_fu_3947_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_12_fu_3899_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_24_fu_3920_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp19_fu_3978_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_3911_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp20_fu_3984_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp17_fu_3973_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_14_fu_3902_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_fu_3905_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_26_fu_3923_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp26_fu_4002_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_21_fu_3914_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp27_fu_4008_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp24_fu_3996_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2_fu_4026_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_6_fu_4029_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp3_fu_4036_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp2_fu_4032_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_4042_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_8_fu_4023_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp1_fu_4058_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp9_fu_4053_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp8_fu_4062_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp16_fu_4077_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp14_fu_4073_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp15_fu_4081_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_5_fu_4020_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp23_fu_4097_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp21_fu_4092_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp22_fu_4101_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal res_0_V_write_assign_fu_4048_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_1_V_fu_4068_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_2_V_fu_4087_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal acc_3_V_fu_4107_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal data_0_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_1_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_2_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_3_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_4_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_5_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_6_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal data_7_V_read_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (17 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= res_0_V_write_assign_fu_4048_p2;
                ap_return_1_int_reg <= acc_1_V_fu_4068_p2;
                ap_return_2_int_reg <= acc_2_V_fu_4087_p2;
                ap_return_3_int_reg <= acc_3_V_fu_4107_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_ce_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                data_0_V_read_4_reg_4154 <= data_0_V_read_int_reg;
                data_1_V_read_4_reg_4148 <= data_1_V_read_int_reg;
                data_2_V_read_4_reg_4142 <= data_2_V_read_int_reg;
                data_3_V_read_4_reg_4136 <= data_3_V_read_int_reg;
                tmp11_reg_4326 <= tmp11_fu_3967_p2;
                tmp18_reg_4331 <= tmp18_fu_3990_p2;
                tmp25_reg_4336 <= tmp25_fu_4014_p2;
                tmp4_reg_4321 <= tmp4_fu_3941_p2;
                tmp_11_reg_4171 <= r_V_10_4_2_fu_212_p2(30 downto 14);
                tmp_13_reg_4176 <= r_V_10_4_3_fu_188_p2(30 downto 14);
                tmp_15_reg_4196 <= r_V_10_5_3_fu_196_p2(28 downto 14);
                tmp_17_reg_4206 <= r_V_10_6_1_fu_193_p2(27 downto 14);
                tmp_18_reg_4211 <= r_V_10_6_2_fu_214_p2(29 downto 14);
                tmp_1_reg_4241 <= r_V_s_fu_215_p2(31 downto 14);
                tmp_20_reg_4216 <= r_V_10_6_3_fu_200_p2(27 downto 14);
                tmp_22_reg_4226 <= r_V_10_7_1_fu_197_p2(28 downto 14);
                tmp_23_reg_4231 <= r_V_10_7_2_fu_205_p2(30 downto 14);
                tmp_25_reg_4236 <= r_V_10_7_3_fu_210_p2(30 downto 14);
                tmp_32_0_1_reg_4246 <= r_V_10_0_1_fu_201_p2(31 downto 14);
                tmp_32_0_2_reg_4251 <= r_V_10_0_2_fu_208_p2(31 downto 14);
                tmp_32_1_2_reg_4271 <= r_V_10_1_2_fu_202_p2(31 downto 14);
                tmp_32_1_3_reg_4276 <= r_V_10_1_3_fu_198_p2(31 downto 14);
                tmp_32_1_reg_4261 <= r_V_10_1_fu_195_p2(31 downto 14);
                tmp_32_2_1_reg_4286 <= r_V_10_2_1_fu_190_p2(31 downto 14);
                tmp_32_2_2_reg_4291 <= r_V_10_2_2_fu_211_p2(31 downto 14);
                tmp_32_2_3_reg_4296 <= r_V_10_2_3_fu_204_p2(31 downto 14);
                tmp_32_3_1_reg_4306 <= r_V_10_3_1_fu_219_p2(31 downto 14);
                tmp_32_3_2_reg_4311 <= r_V_10_3_2_fu_216_p2(31 downto 14);
                tmp_32_3_3_reg_4316 <= r_V_10_3_3_fu_217_p2(31 downto 14);
                tmp_32_4_1_reg_4166 <= r_V_10_4_1_fu_218_p2(31 downto 14);
                tmp_32_5_1_reg_4186 <= r_V_10_5_1_fu_207_p2(31 downto 14);
                tmp_32_5_2_reg_4191 <= r_V_10_5_2_fu_206_p2(31 downto 14);
                tmp_32_5_reg_4181 <= r_V_10_5_fu_203_p2(31 downto 14);
                tmp_32_6_reg_4201 <= r_V_10_6_fu_194_p2(31 downto 14);
                tmp_32_7_reg_4221 <= r_V_10_7_fu_191_p2(31 downto 14);
                tmp_3_reg_4301 <= r_V_10_3_fu_189_p2(30 downto 14);
                tmp_4_reg_4256 <= r_V_10_0_3_fu_3730_p2(28 downto 14);
                tmp_7_reg_4266 <= r_V_10_1_1_fu_199_p2(28 downto 14);
                tmp_9_reg_4161 <= r_V_10_4_fu_213_p2(26 downto 14);
                tmp_s_reg_4281 <= r_V_10_2_fu_209_p2(30 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                data_0_V_read_int_reg <= data_0_V_read;
                data_1_V_read_int_reg <= data_1_V_read;
                data_2_V_read_int_reg <= data_2_V_read;
                data_3_V_read_int_reg <= data_3_V_read;
                data_4_V_read_int_reg <= data_4_V_read;
                data_5_V_read_int_reg <= data_5_V_read;
                data_6_V_read_int_reg <= data_6_V_read;
                data_7_V_read_int_reg <= data_7_V_read;
            end if;
        end if;
    end process;
    acc_1_V_fu_4068_p2 <= std_logic_vector(unsigned(tmp11_reg_4326) + unsigned(tmp8_fu_4062_p2));
    acc_2_V_fu_4087_p2 <= std_logic_vector(unsigned(tmp18_reg_4331) + unsigned(tmp15_fu_4081_p2));
    acc_3_V_fu_4107_p2 <= std_logic_vector(unsigned(tmp25_reg_4336) + unsigned(tmp22_fu_4101_p2));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(res_0_V_write_assign_fu_4048_p2, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= res_0_V_write_assign_fu_4048_p2;
        end if; 
    end process;


    ap_return_1_assign_proc : process(acc_1_V_fu_4068_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= acc_1_V_fu_4068_p2;
        end if; 
    end process;


    ap_return_2_assign_proc : process(acc_2_V_fu_4087_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= acc_2_V_fu_4087_p2;
        end if; 
    end process;


    ap_return_3_assign_proc : process(acc_3_V_fu_4107_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= acc_3_V_fu_4107_p2;
        end if; 
    end process;

    p_neg_fu_3713_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(p_shl_cast_fu_3709_p1));
        p_shl1_cast_fu_3726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl1_fu_3719_p3),29));

    p_shl1_fu_3719_p3 <= (data_0_V_read_4_reg_4154 & ap_const_lv5_0);
        p_shl_cast_fu_3709_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_shl_fu_3702_p3),29));

    p_shl_fu_3702_p3 <= (data_0_V_read_4_reg_4154 & ap_const_lv10_0);
    r_V_10_0_1_fu_201_p0 <= r_V_cast_fu_3666_p1(18 - 1 downto 0);
    r_V_10_0_1_fu_201_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_0_1_fu_201_p0) * signed(ap_const_lv32_FFFFEB13))), 32));
    r_V_10_0_2_fu_208_p0 <= r_V_cast_fu_3666_p1(18 - 1 downto 0);
    r_V_10_0_2_fu_208_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_0_2_fu_208_p0) * signed('0' &ap_const_lv32_3AFC))), 32));
    r_V_10_0_3_fu_3730_p2 <= std_logic_vector(unsigned(p_neg_fu_3713_p2) - unsigned(p_shl1_cast_fu_3726_p1));
    r_V_10_1_1_fu_199_p0 <= data_1_V_read_4_reg_4148;
    r_V_10_1_1_fu_199_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_1_1_fu_199_p0) * signed('0' &ap_const_lv29_2C8))), 29));
    r_V_10_1_2_fu_202_p0 <= r_V_1_cast_fu_3750_p1(18 - 1 downto 0);
    r_V_10_1_2_fu_202_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_1_2_fu_202_p0) * signed(ap_const_lv32_FFFFC980))), 32));
    r_V_10_1_3_fu_198_p0 <= r_V_1_cast_fu_3750_p1(18 - 1 downto 0);
    r_V_10_1_3_fu_198_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_1_3_fu_198_p0) * signed('0' &ap_const_lv32_2CE5))), 32));
    r_V_10_1_fu_195_p0 <= r_V_1_cast_fu_3750_p1(18 - 1 downto 0);
    r_V_10_1_fu_195_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_1_fu_195_p0) * signed('0' &ap_const_lv32_2822))), 32));
    r_V_10_2_1_fu_190_p0 <= r_V_2_cast1_fu_3796_p1(18 - 1 downto 0);
    r_V_10_2_1_fu_190_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_2_1_fu_190_p0) * signed(ap_const_lv32_FFFFE8A7))), 32));
    r_V_10_2_2_fu_211_p0 <= r_V_2_cast1_fu_3796_p1(18 - 1 downto 0);
    r_V_10_2_2_fu_211_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_2_2_fu_211_p0) * signed('0' &ap_const_lv32_2BCE))), 32));
    r_V_10_2_3_fu_204_p0 <= r_V_2_cast1_fu_3796_p1(18 - 1 downto 0);
    r_V_10_2_3_fu_204_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_2_3_fu_204_p0) * signed('0' &ap_const_lv32_33CA))), 32));
    r_V_10_2_fu_209_p0 <= data_2_V_read_4_reg_4142;
    r_V_10_2_fu_209_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_2_fu_209_p0) * signed('0' &ap_const_lv31_ACD))), 31));
    r_V_10_3_1_fu_219_p0 <= r_V_3_cast1_fu_3846_p1(18 - 1 downto 0);
    r_V_10_3_1_fu_219_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_3_1_fu_219_p0) * signed(ap_const_lv32_FFFFE23F))), 32));
    r_V_10_3_2_fu_216_p0 <= r_V_3_cast1_fu_3846_p1(18 - 1 downto 0);
    r_V_10_3_2_fu_216_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_3_2_fu_216_p0) * signed('0' &ap_const_lv32_49BE))), 32));
    r_V_10_3_3_fu_217_p0 <= r_V_3_cast1_fu_3846_p1(18 - 1 downto 0);
    r_V_10_3_3_fu_217_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_3_3_fu_217_p0) * signed(ap_const_lv32_FFFFDB39))), 32));
    r_V_10_3_fu_189_p0 <= data_3_V_read_4_reg_4136;
    r_V_10_3_fu_189_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_3_fu_189_p0) * signed('0' &ap_const_lv31_CAE))), 31));
    r_V_10_4_1_fu_218_p0 <= r_V_4_cast2_fu_3452_p0;
    r_V_10_4_1_fu_218_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_4_1_fu_218_p0) * signed('0' &ap_const_lv32_2C07))), 32));
    r_V_10_4_2_fu_212_p0 <= r_V_4_cast1_fu_3446_p1(18 - 1 downto 0);
    r_V_10_4_2_fu_212_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_4_2_fu_212_p0) * signed(ap_const_lv31_7FFFF7A1))), 31));
    r_V_10_4_3_fu_188_p0 <= r_V_4_cast1_fu_3446_p1(18 - 1 downto 0);
    r_V_10_4_3_fu_188_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_4_3_fu_188_p0) * signed(ap_const_lv31_7FFFF249))), 31));
    r_V_10_4_fu_213_p0 <= r_V_4_cast_fu_3457_p0;
    r_V_10_4_fu_213_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_4_fu_213_p0) * signed('0' &ap_const_lv27_A4))), 27));
    r_V_10_5_1_fu_207_p0 <= r_V_5_cast_fu_3507_p1(18 - 1 downto 0);
    r_V_10_5_1_fu_207_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_5_1_fu_207_p0) * signed(ap_const_lv32_FFFFD1B0))), 32));
    r_V_10_5_2_fu_206_p0 <= r_V_5_cast_fu_3507_p1(18 - 1 downto 0);
    r_V_10_5_2_fu_206_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_5_2_fu_206_p0) * signed('0' &ap_const_lv32_1B05))), 32));
    r_V_10_5_3_fu_196_p0 <= r_V_5_cast1_fu_3502_p0;
    r_V_10_5_3_fu_196_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_5_3_fu_196_p0) * signed('0' &ap_const_lv29_255))), 29));
    r_V_10_5_fu_203_p0 <= r_V_5_cast_fu_3507_p1(18 - 1 downto 0);
    r_V_10_5_fu_203_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_5_fu_203_p0) * signed('0' &ap_const_lv32_14A4))), 32));
    r_V_10_6_1_fu_193_p0 <= r_V_6_cast2_fu_3559_p1(18 - 1 downto 0);
    r_V_10_6_1_fu_193_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_6_1_fu_193_p0) * signed(ap_const_lv28_FFFFE1D))), 28));
    r_V_10_6_2_fu_214_p0 <= r_V_6_cast1_fu_3554_p0;
    r_V_10_6_2_fu_214_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_6_2_fu_214_p0) * signed('0' &ap_const_lv30_46D))), 30));
    r_V_10_6_3_fu_200_p0 <= r_V_6_cast2_fu_3559_p1(18 - 1 downto 0);
    r_V_10_6_3_fu_200_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_6_3_fu_200_p0) * signed(ap_const_lv28_FFFFE32))), 28));
    r_V_10_6_fu_194_p0 <= r_V_6_cast_fu_3565_p0;
    r_V_10_6_fu_194_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_6_fu_194_p0) * signed(ap_const_lv32_FFFFD310))), 32));
    r_V_10_7_1_fu_197_p0 <= r_V_7_cast2_fu_3616_p0;
    r_V_10_7_1_fu_197_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_7_1_fu_197_p0) * signed(ap_const_lv29_1FFFFD89))), 29));
    r_V_10_7_2_fu_205_p0 <= r_V_7_cast1_fu_3610_p1(18 - 1 downto 0);
    r_V_10_7_2_fu_205_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_7_2_fu_205_p0) * signed('0' &ap_const_lv31_C8B))), 31));
    r_V_10_7_3_fu_210_p0 <= r_V_7_cast1_fu_3610_p1(18 - 1 downto 0);
    r_V_10_7_3_fu_210_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_7_3_fu_210_p0) * signed('0' &ap_const_lv31_91B))), 31));
    r_V_10_7_fu_191_p0 <= r_V_7_cast_fu_3621_p0;
    r_V_10_7_fu_191_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_7_fu_191_p0) * signed('0' &ap_const_lv32_12E4))), 32));
        r_V_1_cast_fu_3750_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_1_V_read_4_reg_4148),32));

        r_V_2_cast1_fu_3796_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_2_V_read_4_reg_4142),32));

        r_V_3_cast1_fu_3846_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_3_V_read_4_reg_4136),32));

    r_V_4_cast1_fu_3446_p0 <= data_4_V_read_int_reg;
        r_V_4_cast1_fu_3446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_cast1_fu_3446_p0),31));

    r_V_4_cast2_fu_3452_p0 <= data_4_V_read_int_reg;
    r_V_4_cast_fu_3457_p0 <= data_4_V_read_int_reg;
    r_V_5_cast1_fu_3502_p0 <= data_5_V_read_int_reg;
    r_V_5_cast_fu_3507_p0 <= data_5_V_read_int_reg;
        r_V_5_cast_fu_3507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_cast_fu_3507_p0),32));

    r_V_6_cast1_fu_3554_p0 <= data_6_V_read_int_reg;
    r_V_6_cast2_fu_3559_p0 <= data_6_V_read_int_reg;
        r_V_6_cast2_fu_3559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_cast2_fu_3559_p0),28));

    r_V_6_cast_fu_3565_p0 <= data_6_V_read_int_reg;
    r_V_7_cast1_fu_3610_p0 <= data_7_V_read_int_reg;
        r_V_7_cast1_fu_3610_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_cast1_fu_3610_p0),31));

    r_V_7_cast2_fu_3616_p0 <= data_7_V_read_int_reg;
    r_V_7_cast_fu_3621_p0 <= data_7_V_read_int_reg;
        r_V_cast_fu_3666_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_0_V_read_4_reg_4154),32));

    r_V_s_fu_215_p0 <= r_V_cast_fu_3666_p1(18 - 1 downto 0);
    r_V_s_fu_215_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_s_fu_215_p0) * signed('0' &ap_const_lv32_18A5))), 32));
    res_0_V_write_assign_fu_4048_p2 <= std_logic_vector(unsigned(tmp4_reg_4321) + unsigned(tmp_fu_4042_p2));
    tmp10_fu_3947_p2 <= std_logic_vector(unsigned(tmp_32_4_1_reg_4166) + unsigned(tmp_32_5_1_reg_4186));
    tmp11_fu_3967_p2 <= std_logic_vector(signed(tmp13_cast_fu_3963_p1) + signed(tmp10_fu_3947_p2));
    tmp12_fu_3951_p2 <= std_logic_vector(signed(tmp_24_cast_fu_3917_p1) + signed(ap_const_lv16_9FC));
        tmp13_cast_fu_3963_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp13_fu_3957_p2),18));

    tmp13_fu_3957_p2 <= std_logic_vector(unsigned(tmp12_fu_3951_p2) + unsigned(tmp_18_cast_fu_3908_p1));
    tmp14_fu_4073_p2 <= std_logic_vector(unsigned(tmp_32_0_2_reg_4251) + unsigned(tmp_32_1_2_reg_4271));
    tmp15_fu_4081_p2 <= std_logic_vector(unsigned(tmp16_fu_4077_p2) + unsigned(tmp14_fu_4073_p2));
    tmp16_fu_4077_p2 <= std_logic_vector(unsigned(tmp_32_2_2_reg_4291) + unsigned(tmp_32_3_2_reg_4311));
    tmp17_fu_3973_p2 <= std_logic_vector(signed(tmp_12_fu_3899_p1) + signed(tmp_32_5_2_reg_4191));
    tmp18_fu_3990_p2 <= std_logic_vector(unsigned(tmp20_fu_3984_p2) + unsigned(tmp17_fu_3973_p2));
    tmp19_fu_3978_p2 <= std_logic_vector(signed(tmp_24_fu_3920_p1) + signed(ap_const_lv18_1669));
    tmp1_fu_4058_p2 <= std_logic_vector(unsigned(tmp_32_2_1_reg_4286) + unsigned(tmp_32_3_1_reg_4306));
    tmp20_fu_3984_p2 <= std_logic_vector(unsigned(tmp19_fu_3978_p2) + unsigned(tmp_19_fu_3911_p1));
    tmp21_fu_4092_p2 <= std_logic_vector(signed(tmp_5_fu_4020_p1) + signed(tmp_32_1_3_reg_4276));
    tmp22_fu_4101_p2 <= std_logic_vector(unsigned(tmp23_fu_4097_p2) + unsigned(tmp21_fu_4092_p2));
    tmp23_fu_4097_p2 <= std_logic_vector(unsigned(tmp_32_2_3_reg_4296) + unsigned(tmp_32_3_3_reg_4316));
    tmp24_fu_3996_p2 <= std_logic_vector(signed(tmp_14_fu_3902_p1) + signed(tmp_16_fu_3905_p1));
    tmp25_fu_4014_p2 <= std_logic_vector(unsigned(tmp27_fu_4008_p2) + unsigned(tmp24_fu_3996_p2));
    tmp26_fu_4002_p2 <= std_logic_vector(signed(tmp_26_fu_3923_p1) + signed(ap_const_lv18_3F8E6));
    tmp27_fu_4008_p2 <= std_logic_vector(unsigned(tmp26_fu_4002_p2) + unsigned(tmp_21_fu_3914_p1));
    tmp2_fu_4032_p2 <= std_logic_vector(unsigned(tmp_1_reg_4241) + unsigned(tmp_32_1_reg_4261));
    tmp3_fu_4036_p2 <= std_logic_vector(signed(tmp_2_fu_4026_p1) + signed(tmp_6_fu_4029_p1));
    tmp4_fu_3941_p2 <= std_logic_vector(unsigned(tmp6_fu_3936_p2) + unsigned(tmp5_fu_3926_p2));
    tmp5_fu_3926_p2 <= std_logic_vector(signed(tmp_10_fu_3896_p1) + signed(tmp_32_5_reg_4181));
    tmp6_fu_3936_p2 <= std_logic_vector(unsigned(tmp7_fu_3931_p2) + unsigned(tmp_32_6_reg_4201));
    tmp7_fu_3931_p2 <= std_logic_vector(unsigned(tmp_32_7_reg_4221) + unsigned(ap_const_lv18_3EEBC));
    tmp8_fu_4062_p2 <= std_logic_vector(unsigned(tmp1_fu_4058_p2) + unsigned(tmp9_fu_4053_p2));
    tmp9_fu_4053_p2 <= std_logic_vector(unsigned(tmp_32_0_1_reg_4246) + unsigned(tmp_8_fu_4023_p1));
        tmp_10_fu_3896_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_reg_4161),18));

        tmp_12_fu_3899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_reg_4171),18));

        tmp_14_fu_3902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_reg_4176),18));

        tmp_16_fu_3905_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_4196),18));

        tmp_18_cast_fu_3908_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_reg_4206),16));

        tmp_19_fu_3911_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_reg_4211),18));

        tmp_21_fu_3914_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_20_reg_4216),18));

        tmp_24_cast_fu_3917_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_reg_4226),16));

        tmp_24_fu_3920_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_reg_4231),18));

        tmp_26_fu_3923_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_25_reg_4236),18));

        tmp_2_fu_4026_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_4281),18));

        tmp_5_fu_4020_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_4_reg_4256),18));

        tmp_6_fu_4029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_reg_4301),18));

        tmp_8_fu_4023_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_reg_4266),18));

    tmp_fu_4042_p2 <= std_logic_vector(unsigned(tmp3_fu_4036_p2) + unsigned(tmp2_fu_4032_p2));
end behav;
