// Seed: 1602758333
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_2 = 1'b0 !== (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  assign id_8 = id_5;
endmodule
module module_2 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4,
    inout wire id_5,
    input tri id_6,
    input wire id_7,
    input supply1 id_8,
    input tri1 id_9
);
  wire id_11, id_12, id_13, id_14, id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15
  );
endmodule
