{
    "BENCHMARKS": {
        "sasc": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/sasc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_pic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usb1_1_phy": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simon_bit_serial": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simple_gpio": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_gpio/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "simple_spi": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/simple_spi/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "ss_pcm": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/ss_pcm/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk",
                "Clock2": "pcm_clk_i"
            }
        },
        "wbif_68k": {
            "design":"RTL_Benchmark/Verilog/iwls2005_designs/wbif_68k/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_dc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_dc_gray": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc_gray/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_sc_a": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_a/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_b": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_b/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "stereovision3": {
            "design":"RTL_Benchmark/Verilog/VTR_design/stereovision3/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "tm3_clk_v0",
                "Clock2": "tm3_clk_v2"
            }
        },
        "counter120bitx5": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "counter_16bit": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "shift_reg_8192": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "Xilinx_RAMs": {
            "design":"RTL_Benchmark/Verilog/RS/Xilinx_RAMs/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clkA",
                "Clock2": "clkB"
            }
        },
        "i2c_ip_litex": {
            "design":"RTL_Benchmark/Verilog/Litex_IPs/i2c_ip_litex/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sys_clk"
            }
        },
        "counter_32bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/counter_32bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mult_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/mult_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multiplier_8bit": {
            "design":"RTL_Benchmark/Verilog/ql_design/multiplier_8bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ode": {
            "design":"RTL_Benchmark/Verilog/ql_design/ode/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "spi_master_top": {
            "design":"RTL_Benchmark/Verilog/ql_design/spi_master_top/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ch_intrinsics": {
            "design":"RTL_Benchmark/Verilog/VTR_design/ch_intrinsics/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },




        "two_dimensional_fast_hartley_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/two_dimensional_fast_hartley_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sclk"
            }
        },
        "fast_antilog": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_antilog/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bcd_adder": {
            "design":"RTL_Benchmark/VHDL/opencores/bcd_adder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "mult_booth_array": {
            "design":"RTL_Benchmark/VHDL/opencores/mult_booth_array/rtl/vhdl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "ca_prng": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ca_prng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dct": {
            "design":"RTL_Benchmark/VHDL/opencores/dct/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fixed_point_arithmetic_parameterized": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fixed_point_arithmetic_parameterized/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dpll-isdn": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/dpll-isdn/rtl/Sources/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "MainClock"
            }
        },
        "multiply-accumulate": {
            "design":"RTL_Benchmark/VHDL/opencores/multiply-accumulate/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ck"
            }
        },
        "pid_controler": {
            "design":"RTL_Benchmark/VHDL/opencores/pid_controler/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "CLK_I"
            }
        },
        "priority_encoder": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/priority_encoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "serial_div_uu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/serial_div_uu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "b04": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b05": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b07": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b07/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "b11": {
            "design":"RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "debounce": {
            "design":"RTL_Benchmark/VHDL/debounce/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "steppermotordrive": {
            "design":"RTL_Benchmark/VHDL/opencores/steppermotordrive/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "rect2polar": {
            "design":"RTL_Benchmark/VHDL/opencores/cordic/rtl/rect2polar/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "aes": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i"
            }
        },
        "clkmgr": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_main_i",
                "Clock3": "clk_fixed_i",
                "Clock4": "clk_usb_48mhz_i"
            }
        },
        "csrng": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "keymgr": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/keymgr/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i",
                "Clock2": "clk_edn_i"
            }
        },
        "pattgen": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/pattgen/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "prim_xilinx": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/prim_xilinx/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "rv_timer": {
            "design":"RTL_Benchmark/SVerilog/opentitan/ip/rv_timer/rtl/config.tcl",
            "multi_clock":false,
            "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
    }
}
