/*
    This file was generated automatically by Alchitry Labs 2.0.29-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module rom_ALUFN (
        input wire [5:0] address,
        output reg [5:0] element
    );
    logic [5:0] alu;
    always @* begin
        
        case (address)
            1'h0: begin
                alu = 6'h0;
            end
            1'h1: begin
                alu = 6'h0;
            end
            2'h2: begin
                alu = 6'h1;
            end
            2'h3: begin
                alu = 6'h1;
            end
            3'h4: begin
                alu = 6'h1;
            end
            3'h5: begin
                alu = 6'h2;
            end
            3'h6: begin
                alu = 6'h2;
            end
            3'h7: begin
                alu = 6'h2;
            end
            4'h8: begin
                alu = 6'h18;
            end
            4'h9: begin
                alu = 6'h18;
            end
            4'ha: begin
                alu = 6'h18;
            end
            4'hb: begin
                alu = 6'h1e;
            end
            4'hc: begin
                alu = 6'h1e;
            end
            4'hd: begin
                alu = 6'h1e;
            end
            4'he: begin
                alu = 6'h16;
            end
            4'hf: begin
                alu = 6'h16;
            end
            5'h10: begin
                alu = 6'h1a;
            end
            5'h11: begin
                alu = 6'h20;
            end
            5'h12: begin
                alu = 6'h20;
            end
            5'h13: begin
                alu = 6'h20;
            end
            5'h14: begin
                alu = 6'h21;
            end
            5'h15: begin
                alu = 6'h21;
            end
            5'h16: begin
                alu = 6'h23;
            end
            5'h17: begin
                alu = 6'h33;
            end
            5'h18: begin
                alu = 6'h33;
            end
            5'h19: begin
                alu = 6'h35;
            end
            5'h1a: begin
                alu = 6'h35;
            end
            5'h1b: begin
                alu = 6'h35;
            end
            5'h1c: begin
                alu = 6'h37;
            end
            5'h1d: begin
                alu = 6'h37;
            end
            5'h1e: begin
                alu = 6'h3;
            end
            5'h1f: begin
                alu = 6'h5;
            end
            default: begin
                alu = 6'h0;
            end
        endcase
        element = alu;
    end
    
    
endmodule