{"platformName":"logicanalyze","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"logicanalyze","platHandOff":"E:/Xilinx/vitis_talia/MFSK/logicanalyze.xsa","platIntHandOff":"<platformDir>/hw/logicanalyze.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"logicanalyze","systems":[{"systemName":"logicanalyze","systemDesc":"logicanalyze","sysIsBootAutoGen":"true","systemDispName":"logicanalyze","sysActiveDom":"standalone_microblaze_0","sysDefaultDom":"standalone_microblaze_0","domains":[{"domainName":"standalone_microblaze_0","domainDispName":"standalone_microblaze_0","domainDesc":"standalone_microblaze_0","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.6","mssFile":"","md5Digest":"48d1566275e3b69cd8ca8baf04749e52","compatibleApp":"peripheral_tests","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
