# ROUTER_1X3 
-> Router 1X3 design using Verilog and verification using UVM Testbench Architecture.
-> code coverage and functional coverage verified. 
