--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_rx.twx uart_rx.ncd -o uart_rx.twr uart_rx.pcf -ucf
cnstrn.ucf

Design file:              uart_rx.ncd
Physical constraint file: uart_rx.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock i_Clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
i_Rx_Serial |    2.502(R)|      SLOW  |   -0.785(R)|      FAST  |i_Clock_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock i_Clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led_out1    |         9.919(R)|      SLOW  |         4.434(R)|      FAST  |i_Clock_BUFGP     |   0.000|
led_out2    |         9.837(R)|      SLOW  |         4.413(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<0>|        10.448(R)|      SLOW  |         4.739(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<1>|        10.066(R)|      SLOW  |         4.558(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<2>|        10.425(R)|      SLOW  |         4.727(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<3>|        10.484(R)|      SLOW  |         4.804(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<4>|        10.346(R)|      SLOW  |         4.686(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<5>|        10.332(R)|      SLOW  |         4.709(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<6>|        10.644(R)|      SLOW  |         4.833(R)|      FAST  |i_Clock_BUFGP     |   0.000|
o_Rx_Byte<7>|        10.896(R)|      SLOW  |         5.021(R)|      FAST  |i_Clock_BUFGP     |   0.000|
outsingle   |         9.325(R)|      SLOW  |         4.080(R)|      FAST  |i_Clock_BUFGP     |   0.000|
pin1        |        10.169(R)|      SLOW  |         4.595(R)|      FAST  |i_Clock_BUFGP     |   0.000|
pin2        |        10.362(R)|      SLOW  |         4.697(R)|      FAST  |i_Clock_BUFGP     |   0.000|
square_wave |        10.187(R)|      SLOW  |         4.599(R)|      FAST  |i_Clock_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock i_Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_Clock        |    4.228|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 19 15:10:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



