ARM GAS  /tmp/ccWuVEKf.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32g0xx_hal_rcc_ex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_RCCEx_PeriphCLKConfig
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_RCCEx_PeriphCLKConfig:
  24              	.LFB173:
  25              		.file 1 "Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c"
   1:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
   2:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
   3:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @file    stm32g0xx_hal_rcc_ex.c
   4:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  11:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  12:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @attention
  13:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  14:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics. 
  15:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  16:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  17:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  18:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the 
  19:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  20:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  21:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
  22:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   ******************************************************************************
  23:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  24:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  25:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  26:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #include "stm32g0xx_hal.h"
  27:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  28:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @addtogroup STM32G0xx_HAL_Driver
  29:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  30:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  31:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  32:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  33:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
ARM GAS  /tmp/ccWuVEKf.s 			page 2


  34:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  35:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  36:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  37:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  38:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  39:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  40:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  41:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  42:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  * @{
  43:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  */
  44:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE        100U /* 100 ms (minimum Tick + 1)  */
  45:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  46:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  47:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT        GPIOA
  48:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #define LSCO_PIN              GPIO_PIN_2
  49:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  50:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
  51:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  52:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  53:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  56:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
  57:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  58:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  59:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  60:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  61:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  62:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
  63:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
  64:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
  65:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
  66:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  67:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  68:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
  69:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  70:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  71:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     frequencies.
  72:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
  73:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to
  74:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  75:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  76:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         the backup registers) and RCC_BDCR register are set to their reset values.
  77:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
  78:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
  79:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
  80:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
  81:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
  82:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
  83:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         parameters in the @ref RCC_PeriphCLKInitTypeDef.
  84:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to a @ref RCC_PeriphCLKInitTypeDef structure that
  85:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
  86:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
  87:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC    ADC peripheral clock
  88:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1   I2C1 peripheral clock
  89:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1   I2S1 peripheral clock
  90:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock
ARM GAS  /tmp/ccWuVEKf.s 			page 3


  91:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock     (1)
  92:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock  (1)
  93:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock  (1)
  94:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock (1)
  95:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock     (1)
  96:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock    (1)(2)
  97:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock   (1)(2)
  98:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock     (2)
  99:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 100:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripherals are not available on all devices
 101:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripherals clock selection is not available on all devices
 102:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select
 103:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 104:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *
 105:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval HAL status
 106:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 107:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 108:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
  26              		.loc 1 108 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 20
  34              		.cfi_offset 4, -20
  35              		.cfi_offset 5, -16
  36              		.cfi_offset 6, -12
  37              		.cfi_offset 7, -8
  38              		.cfi_offset 14, -4
  39 0002 83B0     		sub	sp, sp, #12
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 32
  42 0004 0400     		movs	r4, r0
  43              	.LVL1:
 109:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tmpregister;
 110:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t tickstart;
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 113:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 114:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 115:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 116:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 117:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 118:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
  44              		.loc 1 118 0
  45 0006 0368     		ldr	r3, [r0]
  46 0008 9B03     		lsls	r3, r3, #14
  47 000a 60D5     		bpl	.L23
  48              	.LVL2:
  49              	.LBB2:
 119:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 121:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 122:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 123:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
ARM GAS  /tmp/ccWuVEKf.s 			page 4


 124:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 125:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 126:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
  50              		.loc 1 126 0
  51 000c 804B     		ldr	r3, .L33
  52 000e DB6B     		ldr	r3, [r3, #60]
  53 0010 DB00     		lsls	r3, r3, #3
  54 0012 1ED4     		bmi	.L24
  55              	.LBB3:
 127:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 128:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 128 0
  57 0014 7E4A     		ldr	r2, .L33
  58 0016 D16B     		ldr	r1, [r2, #60]
  59 0018 8020     		movs	r0, #128
  60              	.LVL3:
  61 001a 4005     		lsls	r0, r0, #21
  62 001c 0143     		orrs	r1, r0
  63 001e D163     		str	r1, [r2, #60]
  64 0020 D36B     		ldr	r3, [r2, #60]
  65 0022 0340     		ands	r3, r0
  66 0024 0193     		str	r3, [sp, #4]
  67 0026 019B     		ldr	r3, [sp, #4]
  68              	.LVL4:
  69              	.LBE3:
 129:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  70              		.loc 1 129 0
  71 0028 0126     		movs	r6, #1
  72              	.LVL5:
  73              	.L3:
 130:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 131:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 132:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 133:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
  74              		.loc 1 133 0
  75 002a 7A4A     		ldr	r2, .L33+4
  76 002c 1168     		ldr	r1, [r2]
  77 002e 8023     		movs	r3, #128
  78 0030 5B00     		lsls	r3, r3, #1
  79 0032 0B43     		orrs	r3, r1
  80 0034 1360     		str	r3, [r2]
 134:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 135:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 136:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
  81              		.loc 1 136 0
  82 0036 FFF7FEFF 		bl	HAL_GetTick
  83              	.LVL6:
  84 003a 0500     		movs	r5, r0
  85              	.LVL7:
  86              	.L4:
 137:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 138:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
  87              		.loc 1 138 0
  88 003c 754B     		ldr	r3, .L33+4
  89 003e 1B68     		ldr	r3, [r3]
  90 0040 DB05     		lsls	r3, r3, #23
  91 0042 08D4     		bmi	.L27
ARM GAS  /tmp/ccWuVEKf.s 			page 5


 139:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 140:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
  92              		.loc 1 140 0
  93 0044 FFF7FEFF 		bl	HAL_GetTick
  94              	.LVL8:
  95 0048 401B     		subs	r0, r0, r5
  96 004a 0228     		cmp	r0, #2
  97 004c F6D9     		bls	.L4
 141:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 142:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
  98              		.loc 1 142 0
  99 004e 0325     		movs	r5, #3
 100              	.LVL9:
 101 0050 02E0     		b	.L5
 102              	.LVL10:
 103              	.L24:
 120:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 104              		.loc 1 120 0
 105 0052 0026     		movs	r6, #0
 106 0054 E9E7     		b	.L3
 107              	.LVL11:
 108              	.L27:
 109              	.LBE2:
 111:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 110              		.loc 1 111 0
 111 0056 0025     		movs	r5, #0
 112              	.LVL12:
 113              	.L5:
 114              	.LBB4:
 143:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 144:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 145:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 146:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 147:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (ret == HAL_OK)
 115              		.loc 1 147 0
 116 0058 002D     		cmp	r5, #0
 117 005a 21D1     		bne	.L7
 148:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 149:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 150:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 118              		.loc 1 150 0
 119 005c 6C4B     		ldr	r3, .L33
 120 005e DB6D     		ldr	r3, [r3, #92]
 121 0060 C022     		movs	r2, #192
 122 0062 9200     		lsls	r2, r2, #2
 123 0064 1340     		ands	r3, r2
 124              	.LVL13:
 151:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 152:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified */
 153:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelectio
 125              		.loc 1 153 0
 126 0066 10D0     		beq	.L8
 127              		.loc 1 153 0 is_stmt 0 discriminator 1
 128 0068 226B     		ldr	r2, [r4, #48]
 129 006a 9A42     		cmp	r2, r3
 130 006c 0DD0     		beq	.L8
 154:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccWuVEKf.s 			page 6


 155:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 156:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 131              		.loc 1 156 0 is_stmt 1
 132 006e 684A     		ldr	r2, .L33
 133 0070 D36D     		ldr	r3, [r2, #92]
 134              	.LVL14:
 135 0072 6949     		ldr	r1, .L33+8
 136 0074 0B40     		ands	r3, r1
 137              	.LVL15:
 157:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 158:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 138              		.loc 1 158 0
 139 0076 D06D     		ldr	r0, [r2, #92]
 140 0078 8021     		movs	r1, #128
 141 007a 4902     		lsls	r1, r1, #9
 142 007c 0143     		orrs	r1, r0
 143 007e D165     		str	r1, [r2, #92]
 159:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 144              		.loc 1 159 0
 145 0080 D16D     		ldr	r1, [r2, #92]
 146 0082 6648     		ldr	r0, .L33+12
 147 0084 0140     		ands	r1, r0
 148 0086 D165     		str	r1, [r2, #92]
 160:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 161:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 149              		.loc 1 161 0
 150 0088 D365     		str	r3, [r2, #92]
 151              	.L8:
 162:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 163:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 164:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 165:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 152              		.loc 1 165 0
 153 008a DB07     		lsls	r3, r3, #31
 154 008c 10D4     		bmi	.L28
 155              	.LVL16:
 156              	.L9:
 166:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 167:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 169:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 170:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 172:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 174:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 176:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 177:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 178:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 179:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 180:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 181:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       if (ret == HAL_OK)
 157              		.loc 1 181 0
 158 008e 002D     		cmp	r5, #0
 159 0090 06D1     		bne	.L7
 182:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
ARM GAS  /tmp/ccWuVEKf.s 			page 7


 183:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 184:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 160              		.loc 1 184 0
 161 0092 5F4A     		ldr	r2, .L33
 162 0094 D36D     		ldr	r3, [r2, #92]
 163 0096 6049     		ldr	r1, .L33+8
 164 0098 0B40     		ands	r3, r1
 165 009a 216B     		ldr	r1, [r4, #48]
 166 009c 0B43     		orrs	r3, r1
 167 009e D365     		str	r3, [r2, #92]
 168              	.L7:
 169              	.LVL17:
 185:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 186:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       else
 187:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       {
 188:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* set overall return value */
 189:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         status = ret;
 190:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       }
 191:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 192:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 193:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 194:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* set overall return value */
 195:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       status = ret;
 196:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 197:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 198:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 199:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (pwrclkchanged == SET)
 170              		.loc 1 199 0
 171 00a0 012E     		cmp	r6, #1
 172 00a2 15D1     		bne	.L2
 200:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 201:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 173              		.loc 1 201 0
 174 00a4 5A4A     		ldr	r2, .L33
 175 00a6 D36B     		ldr	r3, [r2, #60]
 176 00a8 5D49     		ldr	r1, .L33+16
 177 00aa 0B40     		ands	r3, r1
 178 00ac D363     		str	r3, [r2, #60]
 179 00ae 0FE0     		b	.L2
 180              	.LVL18:
 181              	.L28:
 168:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 182              		.loc 1 168 0
 183 00b0 FFF7FEFF 		bl	HAL_GetTick
 184              	.LVL19:
 185 00b4 0700     		movs	r7, r0
 186              	.LVL20:
 187              	.L10:
 171:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 188              		.loc 1 171 0
 189 00b6 564B     		ldr	r3, .L33
 190 00b8 DB6D     		ldr	r3, [r3, #92]
 191 00ba 9B07     		lsls	r3, r3, #30
 192 00bc E7D4     		bmi	.L9
 173:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 193              		.loc 1 173 0
 194 00be FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/ccWuVEKf.s 			page 8


 195              	.LVL21:
 196 00c2 C01B     		subs	r0, r0, r7
 197 00c4 574B     		ldr	r3, .L33+20
 198 00c6 9842     		cmp	r0, r3
 199 00c8 F5D9     		bls	.L10
 175:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             break;
 200              		.loc 1 175 0
 201 00ca 0325     		movs	r5, #3
 202              	.LVL22:
 203 00cc DFE7     		b	.L9
 204              	.LVL23:
 205              	.L23:
 206              	.LBE4:
 112:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 207              		.loc 1 112 0
 208 00ce 0025     		movs	r5, #0
 209              	.LVL24:
 210              	.L2:
 202:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 203:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 204:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 205:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 206:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 211              		.loc 1 206 0
 212 00d0 2368     		ldr	r3, [r4]
 213 00d2 DB07     		lsls	r3, r3, #31
 214 00d4 06D5     		bpl	.L12
 207:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 208:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 209:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 210:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 211:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 212:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 215              		.loc 1 212 0
 216 00d6 4E4A     		ldr	r2, .L33
 217 00d8 536D     		ldr	r3, [r2, #84]
 218 00da 0321     		movs	r1, #3
 219 00dc 8B43     		bics	r3, r1
 220 00de 6168     		ldr	r1, [r4, #4]
 221 00e0 0B43     		orrs	r3, r1
 222 00e2 5365     		str	r3, [r2, #84]
 223              	.L12:
 213:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 214:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 215:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 216:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 217:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 224              		.loc 1 217 0
 225 00e4 2368     		ldr	r3, [r4]
 226 00e6 9B07     		lsls	r3, r3, #30
 227 00e8 06D5     		bpl	.L13
 218:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 219:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 220:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 221:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 222:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 223:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
ARM GAS  /tmp/ccWuVEKf.s 			page 9


 228              		.loc 1 223 0
 229 00ea 494A     		ldr	r2, .L33
 230 00ec 536D     		ldr	r3, [r2, #84]
 231 00ee 0C21     		movs	r1, #12
 232 00f0 8B43     		bics	r3, r1
 233 00f2 A168     		ldr	r1, [r4, #8]
 234 00f4 0B43     		orrs	r3, r1
 235 00f6 5365     		str	r3, [r2, #84]
 236              	.L13:
 224:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 225:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 226:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 227:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 228:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 229:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 237              		.loc 1 229 0
 238 00f8 2368     		ldr	r3, [r4]
 239 00fa 9B06     		lsls	r3, r3, #26
 240 00fc 06D5     		bpl	.L14
 230:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 231:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 232:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 233:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 234:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 235:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 241              		.loc 1 235 0
 242 00fe 444A     		ldr	r2, .L33
 243 0100 536D     		ldr	r3, [r2, #84]
 244 0102 4949     		ldr	r1, .L33+24
 245 0104 0B40     		ands	r3, r1
 246 0106 E168     		ldr	r1, [r4, #12]
 247 0108 0B43     		orrs	r3, r1
 248 010a 5365     		str	r3, [r2, #84]
 249              	.L14:
 236:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 237:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 238:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 239:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 240:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 241:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 250              		.loc 1 241 0
 251 010c 2368     		ldr	r3, [r4]
 252 010e 9B05     		lsls	r3, r3, #22
 253 0110 06D5     		bpl	.L15
 242:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 243:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
 244:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 254              		.loc 1 244 0
 255 0112 3F4A     		ldr	r2, .L33
 256 0114 536D     		ldr	r3, [r2, #84]
 257 0116 4549     		ldr	r1, .L33+28
 258 0118 0B40     		ands	r3, r1
 259 011a A169     		ldr	r1, [r4, #24]
 260 011c 0B43     		orrs	r3, r1
 261 011e 5365     		str	r3, [r2, #84]
 262              	.L15:
 245:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccWuVEKf.s 			page 10


 246:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 247:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 248:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 249:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 250:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 263              		.loc 1 250 0
 264 0120 2368     		ldr	r3, [r4]
 265 0122 5B05     		lsls	r3, r3, #21
 266 0124 06D5     		bpl	.L16
 251:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 252:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
 253:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 267              		.loc 1 253 0
 268 0126 3A4A     		ldr	r2, .L33
 269 0128 536D     		ldr	r3, [r2, #84]
 270 012a 4149     		ldr	r1, .L33+32
 271 012c 0B40     		ands	r3, r1
 272 012e E169     		ldr	r1, [r4, #28]
 273 0130 0B43     		orrs	r3, r1
 274 0132 5365     		str	r3, [r2, #84]
 275              	.L16:
 254:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 255:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 256:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 257:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 258:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 276              		.loc 1 258 0
 277 0134 2368     		ldr	r3, [r4]
 278 0136 5B06     		lsls	r3, r3, #25
 279 0138 06D5     		bpl	.L17
 259:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 260:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 261:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 262:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 263:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 264:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 280              		.loc 1 264 0
 281 013a 354A     		ldr	r2, .L33
 282 013c 536D     		ldr	r3, [r2, #84]
 283 013e 3D49     		ldr	r1, .L33+36
 284 0140 0B40     		ands	r3, r1
 285 0142 2169     		ldr	r1, [r4, #16]
 286 0144 0B43     		orrs	r3, r1
 287 0146 5365     		str	r3, [r2, #84]
 288              	.L17:
 265:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 266:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 267:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 268:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 269:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 270:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 271:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 272:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 273:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 274:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 275:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 276:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
ARM GAS  /tmp/ccWuVEKf.s 			page 11


 277:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 278:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 279:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 280:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 281:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
 282:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 289              		.loc 1 282 0
 290 0148 2368     		ldr	r3, [r4]
 291 014a 5B04     		lsls	r3, r3, #17
 292 014c 0BD5     		bpl	.L18
 283:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 284:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 285:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 286:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 287:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 288:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 293              		.loc 1 288 0
 294 014e 304A     		ldr	r2, .L33
 295 0150 536D     		ldr	r3, [r2, #84]
 296 0152 9B00     		lsls	r3, r3, #2
 297 0154 9B08     		lsrs	r3, r3, #2
 298 0156 216A     		ldr	r1, [r4, #32]
 299 0158 0B43     		orrs	r3, r1
 300 015a 5365     		str	r3, [r2, #84]
 289:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 290:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 301              		.loc 1 290 0
 302 015c 8023     		movs	r3, #128
 303 015e DB05     		lsls	r3, r3, #23
 304 0160 226A     		ldr	r2, [r4, #32]
 305 0162 9A42     		cmp	r2, r3
 306 0164 39D0     		beq	.L29
 307              	.L18:
 291:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 292:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 294:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 295:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 296:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 297:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 298:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- CEC clock source configuration ---------------------*/
 299:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 308              		.loc 1 299 0
 309 0166 2368     		ldr	r3, [r4]
 310 0168 1B03     		lsls	r3, r3, #12
 311 016a 06D5     		bpl	.L19
 300:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 301:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 302:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 303:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 304:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the CEC clock source */
 305:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 312              		.loc 1 305 0
 313 016c 284A     		ldr	r2, .L33
 314 016e 536D     		ldr	r3, [r2, #84]
 315 0170 4021     		movs	r1, #64
 316 0172 8B43     		bics	r3, r1
ARM GAS  /tmp/ccWuVEKf.s 			page 12


 317 0174 616A     		ldr	r1, [r4, #36]
 318 0176 0B43     		orrs	r3, r1
 319 0178 5365     		str	r3, [r2, #84]
 320              	.L19:
 306:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 307:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 308:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 309:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 310:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM1 clock source configuration ---------------------*/
 311:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 321              		.loc 1 311 0
 322 017a 2368     		ldr	r3, [r4]
 323 017c 9B02     		lsls	r3, r3, #10
 324 017e 0BD5     		bpl	.L20
 312:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 313:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 314:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 315:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 316:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM1 clock source */
 317:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 325              		.loc 1 317 0
 326 0180 234A     		ldr	r2, .L33
 327 0182 536D     		ldr	r3, [r2, #84]
 328 0184 2C49     		ldr	r1, .L33+40
 329 0186 0B40     		ands	r3, r1
 330 0188 A16A     		ldr	r1, [r4, #40]
 331 018a 0B43     		orrs	r3, r1
 332 018c 5365     		str	r3, [r2, #84]
 318:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 319:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 333              		.loc 1 319 0
 334 018e 8023     		movs	r3, #128
 335 0190 DB03     		lsls	r3, r3, #15
 336 0192 A26A     		ldr	r2, [r4, #40]
 337 0194 9A42     		cmp	r2, r3
 338 0196 27D0     		beq	.L30
 339              	.L20:
 320:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 321:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 323:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 324:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 325:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 326:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 327:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 328:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- TIM15 clock source configuration ---------------------*/
 329:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 340              		.loc 1 329 0
 341 0198 2368     		ldr	r3, [r4]
 342 019a 5B02     		lsls	r3, r3, #9
 343 019c 0BD5     		bpl	.L21
 330:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 331:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 332:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
 333:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 334:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the TIM15 clock source */
 335:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
ARM GAS  /tmp/ccWuVEKf.s 			page 13


 344              		.loc 1 335 0
 345 019e 1C4A     		ldr	r2, .L33
 346 01a0 536D     		ldr	r3, [r2, #84]
 347 01a2 2649     		ldr	r1, .L33+44
 348 01a4 0B40     		ands	r3, r1
 349 01a6 E16A     		ldr	r1, [r4, #44]
 350 01a8 0B43     		orrs	r3, r1
 351 01aa 5365     		str	r3, [r2, #84]
 336:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 337:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 352              		.loc 1 337 0
 353 01ac 8023     		movs	r3, #128
 354 01ae 5B04     		lsls	r3, r3, #17
 355 01b0 E26A     		ldr	r2, [r4, #44]
 356 01b2 9A42     		cmp	r2, r3
 357 01b4 1FD0     		beq	.L31
 358              	.L21:
 338:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 339:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLQCLK output */
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 341:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 342:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 343:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 344:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 345:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /*-------------------------- I2S1 clock source configuration ---------------------*/
 346:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 359              		.loc 1 346 0
 360 01b6 2368     		ldr	r3, [r4]
 361 01b8 1B05     		lsls	r3, r3, #20
 362 01ba 0BD5     		bpl	.L22
 347:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 348:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check the parameters */
 349:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));
 350:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 351:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Configure the I2S1 clock source */
 352:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 363              		.loc 1 352 0
 364 01bc 144A     		ldr	r2, .L33
 365 01be 536D     		ldr	r3, [r2, #84]
 366 01c0 1F49     		ldr	r1, .L33+48
 367 01c2 0B40     		ands	r3, r1
 368 01c4 6169     		ldr	r1, [r4, #20]
 369 01c6 0B43     		orrs	r3, r1
 370 01c8 5365     		str	r3, [r2, #84]
 353:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 354:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 371              		.loc 1 354 0
 372 01ca 6269     		ldr	r2, [r4, #20]
 373 01cc 8023     		movs	r3, #128
 374 01ce DB01     		lsls	r3, r3, #7
 375 01d0 9A42     		cmp	r2, r3
 376 01d2 15D0     		beq	.L32
 377              	.L22:
 355:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 356:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Enable PLLPCLK output */
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 358:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccWuVEKf.s 			page 14


 359:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 360:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 361:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return status;
 362:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 378              		.loc 1 362 0
 379 01d4 2800     		movs	r0, r5
 380 01d6 03B0     		add	sp, sp, #12
 381              		@ sp needed
 382              	.LVL25:
 383              	.LVL26:
 384 01d8 F0BD     		pop	{r4, r5, r6, r7, pc}
 385              	.LVL27:
 386              	.L29:
 293:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 387              		.loc 1 293 0
 388 01da 0D4A     		ldr	r2, .L33
 389 01dc D168     		ldr	r1, [r2, #12]
 390 01de 8023     		movs	r3, #128
 391 01e0 5B02     		lsls	r3, r3, #9
 392 01e2 0B43     		orrs	r3, r1
 393 01e4 D360     		str	r3, [r2, #12]
 394 01e6 BEE7     		b	.L18
 395              	.L30:
 322:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 396              		.loc 1 322 0
 397 01e8 094A     		ldr	r2, .L33
 398 01ea D168     		ldr	r1, [r2, #12]
 399 01ec 8023     		movs	r3, #128
 400 01ee 5B04     		lsls	r3, r3, #17
 401 01f0 0B43     		orrs	r3, r1
 402 01f2 D360     		str	r3, [r2, #12]
 403 01f4 D0E7     		b	.L20
 404              	.L31:
 340:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 405              		.loc 1 340 0
 406 01f6 064A     		ldr	r2, .L33
 407 01f8 D168     		ldr	r1, [r2, #12]
 408 01fa 0B43     		orrs	r3, r1
 409 01fc D360     		str	r3, [r2, #12]
 410 01fe DAE7     		b	.L21
 411              	.L32:
 357:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 412              		.loc 1 357 0
 413 0200 034A     		ldr	r2, .L33
 414 0202 D168     		ldr	r1, [r2, #12]
 415 0204 8023     		movs	r3, #128
 416 0206 5B02     		lsls	r3, r3, #9
 417 0208 0B43     		orrs	r3, r1
 418 020a D360     		str	r3, [r2, #12]
 419 020c E2E7     		b	.L22
 420              	.L34:
 421 020e C046     		.align	2
 422              	.L33:
 423 0210 00100240 		.word	1073876992
 424 0214 00700040 		.word	1073770496
 425 0218 FFFCFFFF 		.word	-769
 426 021c FFFFFEFF 		.word	-65537
ARM GAS  /tmp/ccWuVEKf.s 			page 15


 427 0220 FFFFFFEF 		.word	-268435457
 428 0224 10270000 		.word	10000
 429 0228 FFF3FFFF 		.word	-3073
 430 022c FFFFF3FF 		.word	-786433
 431 0230 FFFFCFFF 		.word	-3145729
 432 0234 FFCFFFFF 		.word	-12289
 433 0238 FFFFBFFF 		.word	-4194305
 434 023c FFFFFFFE 		.word	-16777217
 435 0240 FF3FFFFF 		.word	-49153
 436              		.cfi_endproc
 437              	.LFE173:
 439              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 440              		.align	1
 441              		.global	HAL_RCCEx_GetPeriphCLKConfig
 442              		.syntax unified
 443              		.code	16
 444              		.thumb_func
 445              		.fpu softvfp
 447              	HAL_RCCEx_GetPeriphCLKConfig:
 448              	.LFB174:
 363:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 364:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 365:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 366:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 367:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 368:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         clocks: I2C1, I2S1, USART1, RTC, ADC,
 369:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         LPTIM1 (1), LPTIM2 (1), TIM1 (2), TIM15 (1)(2), USART2 (2), LPUART1 (1), CEC (1) and RN
 370:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (1) Peripheral is not available on all devices
 371:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note (2) Peripheral clock selection is not available on all devices
 372:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 373:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 374:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 375:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 449              		.loc 1 375 0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 454              	.LVL28:
 376:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 377:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_I
 378:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_ADC     | RCC_PERIPHCLK_RTC ;
 379:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 380:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL) && defined(RCC_CCIPR_LPTIM2SEL)
 381:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPTIM2  | RCC_PERIPHCLK_LPTIM1;
 382:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL && RCC_CCIPR_LPTIM2SEL */
 383:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 384:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_RNG;
 385:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_RNGSEL */
 386:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 387:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_LPUART1;
 388:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 389:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 390:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_CEC;
 391:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 392:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 393:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM1;
ARM GAS  /tmp/ccWuVEKf.s 			page 16


 394:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 395:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 396:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_TIM15;
 397:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 398:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 399:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |=  RCC_PERIPHCLK_USART2;
 455              		.loc 1 399 0
 456 0000 1D4B     		ldr	r3, .L36
 457 0002 0360     		str	r3, [r0]
 400:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 401:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 402:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 403:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 458              		.loc 1 403 0
 459 0004 1D4B     		ldr	r3, .L36+4
 460 0006 596D     		ldr	r1, [r3, #84]
 461 0008 0322     		movs	r2, #3
 462 000a 0A40     		ands	r2, r1
 463 000c 4260     		str	r2, [r0, #4]
 404:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 405:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 406:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 464              		.loc 1 406 0
 465 000e 596D     		ldr	r1, [r3, #84]
 466 0010 0C22     		movs	r2, #12
 467 0012 0A40     		ands	r2, r1
 468 0014 8260     		str	r2, [r0, #8]
 407:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 408:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 409:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
 410:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
 469              		.loc 1 410 0
 470 0016 5A6D     		ldr	r2, [r3, #84]
 471 0018 C021     		movs	r1, #192
 472 001a 0901     		lsls	r1, r1, #4
 473 001c 0A40     		ands	r2, r1
 474 001e C260     		str	r2, [r0, #12]
 411:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 412:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
 413:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
 475              		.loc 1 413 0
 476 0020 5A6D     		ldr	r2, [r3, #84]
 477 0022 C021     		movs	r1, #192
 478 0024 8901     		lsls	r1, r1, #6
 479 0026 0A40     		ands	r2, r1
 480 0028 0261     		str	r2, [r0, #16]
 414:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 415:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
 416:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
 481              		.loc 1 416 0
 482 002a 5A6D     		ldr	r2, [r3, #84]
 483 002c C021     		movs	r1, #192
 484 002e 0903     		lsls	r1, r1, #12
 485 0030 0A40     		ands	r2, r1
 486 0032 8261     		str	r2, [r0, #24]
 417:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 418:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
ARM GAS  /tmp/ccWuVEKf.s 			page 17


 419:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
 420:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
 487              		.loc 1 420 0
 488 0034 5A6D     		ldr	r2, [r3, #84]
 489 0036 C021     		movs	r1, #192
 490 0038 8903     		lsls	r1, r1, #14
 491 003a 0A40     		ands	r2, r1
 492 003c C261     		str	r2, [r0, #28]
 421:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 422:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 423:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM1 clock source ---------------------------------------------*/
 424:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim1ClockSelection  = __HAL_RCC_GET_TIM1_SOURCE();
 493              		.loc 1 424 0
 494 003e 5A6D     		ldr	r2, [r3, #84]
 495 0040 8021     		movs	r1, #128
 496 0042 C903     		lsls	r1, r1, #15
 497 0044 0A40     		ands	r2, r1
 498 0046 8262     		str	r2, [r0, #40]
 425:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 426:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 427:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the TIM15 clock source ---------------------------------------------*/
 428:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->Tim15ClockSelection  = __HAL_RCC_GET_TIM15_SOURCE();
 499              		.loc 1 428 0
 500 0048 5A6D     		ldr	r2, [r3, #84]
 501 004a 8021     		movs	r1, #128
 502 004c 4904     		lsls	r1, r1, #17
 503 004e 0A40     		ands	r2, r1
 504 0050 C262     		str	r2, [r0, #44]
 429:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 430:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
 431:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
 505              		.loc 1 431 0
 506 0052 DA6D     		ldr	r2, [r3, #92]
 507 0054 C021     		movs	r1, #192
 508 0056 8900     		lsls	r1, r1, #2
 509 0058 0A40     		ands	r2, r1
 510 005a 0263     		str	r2, [r0, #48]
 432:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 433:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
 434:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection     = __HAL_RCC_GET_RNG_SOURCE();
 435:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 436:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the ADC clock source -----------------------------------------------*/
 437:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
 511              		.loc 1 437 0
 512 005c 5A6D     		ldr	r2, [r3, #84]
 513 005e 920F     		lsrs	r2, r2, #30
 514 0060 9207     		lsls	r2, r2, #30
 515 0062 0262     		str	r2, [r0, #32]
 438:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 439:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the CEC clock source -----------------------------------------------*/
 440:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->CecClockSelection     = __HAL_RCC_GET_CEC_SOURCE();
 516              		.loc 1 440 0
 517 0064 596D     		ldr	r1, [r3, #84]
 518 0066 4022     		movs	r2, #64
 519 0068 0A40     		ands	r2, r1
 520 006a 4262     		str	r2, [r0, #36]
 441:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_CECSEL */
ARM GAS  /tmp/ccWuVEKf.s 			page 18


 442:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Get the I2S1 clock source -----------------------------------------------*/
 443:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   PeriphClkInit->I2s1ClockSelection    = __HAL_RCC_GET_I2S1_SOURCE();
 521              		.loc 1 443 0
 522 006c 5B6D     		ldr	r3, [r3, #84]
 523 006e C022     		movs	r2, #192
 524 0070 1202     		lsls	r2, r2, #8
 525 0072 1340     		ands	r3, r2
 526 0074 4361     		str	r3, [r0, #20]
 444:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 527              		.loc 1 444 0
 528              		@ sp needed
 529 0076 7047     		bx	lr
 530              	.L37:
 531              		.align	2
 532              	.L36:
 533 0078 634E6A00 		.word	6966883
 534 007c 00100240 		.word	1073876992
 535              		.cfi_endproc
 536              	.LFE174:
 538              		.global	__aeabi_uidiv
 539              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 540              		.align	1
 541              		.global	HAL_RCCEx_GetPeriphCLKFreq
 542              		.syntax unified
 543              		.code	16
 544              		.thumb_func
 545              		.fpu softvfp
 547              	HAL_RCCEx_GetPeriphCLKFreq:
 548              	.LFB175:
 445:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 446:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 447:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLL
 448:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
 449:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
 450:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 451:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC     RTC peripheral clock
 452:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC     ADC peripheral clock
 453:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1    I2C1 peripheral clock
 454:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S1    I2S1 peripheral clock
 455:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 456:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG     RNG peripheral clock    (1)
 457:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM15   TIM15 peripheral clock  (1)(2)
 458:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_TIM1    TIM1 peripheral clock   (1)(2)
 459:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock (1)
 460:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock (1)
 461:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock(1)
 462:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_CEC     CEC peripheral clock    (1)
 463:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART2 peripheral clock (1)(2)
 464:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (1) Peripheral not available on all devices
 465:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @note   (2) Peripheral Clock configuration not available on all devices
 466:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
 467:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 468:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
 469:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 549              		.loc 1 469 0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccWuVEKf.s 			page 19


 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              	.LVL29:
 554 0000 10B5     		push	{r4, lr}
 555              	.LCFI2:
 556              		.cfi_def_cfa_offset 8
 557              		.cfi_offset 4, -8
 558              		.cfi_offset 14, -4
 559 0002 0400     		movs	r4, r0
 560              	.LVL30:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 471:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 472:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t pllvco;
 473:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t plln;
 474:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 475:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngclk;
 476:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t rngdiv;
 477:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif
 478:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 479:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 480:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 481:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (PeriphClk == RCC_PERIPHCLK_RTC)
 561              		.loc 1 481 0
 562 0004 8023     		movs	r3, #128
 563 0006 9B02     		lsls	r3, r3, #10
 564 0008 9842     		cmp	r0, r3
 565 000a 3ED0     		beq	.L119
 482:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 483:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Get the current RTC source */
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
 485:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 486:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSE is ready and if RTC clock selection is LSE */
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 488:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSE_VALUE;
 490:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 491:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if LSI is ready and if RTC clock selection is LSI */
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 493:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = LSI_VALUE;
 495:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 496:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) &&(srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 498:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       frequency = HSE_VALUE / 32U;
 500:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 501:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Clock not enabled for RTC*/
 502:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else
 503:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 504:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       /* Nothing to do as frequency already initialized to 0U */
 505:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 506:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 507:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   else
 508:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 509:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
 510:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 511:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
 512:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
ARM GAS  /tmp/ccWuVEKf.s 			page 20


 566              		.loc 1 512 0
 567 000c BF4B     		ldr	r3, .L135
 568 000e DA68     		ldr	r2, [r3, #12]
 569 0010 0323     		movs	r3, #3
 570 0012 1340     		ands	r3, r2
 571 0014 022B     		cmp	r3, #2
 572 0016 5CD0     		beq	.L86
 513:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSI_VALUE;
 515:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 516:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 573              		.loc 1 516 0
 574 0018 BC4B     		ldr	r3, .L135
 575 001a DA68     		ldr	r2, [r3, #12]
 576 001c 0323     		movs	r3, #3
 577 001e 1340     		ands	r3, r2
 578 0020 032B     		cmp	r3, #3
 579 0022 54D0     		beq	.L120
 517:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = HSE_VALUE;
 519:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 520:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     else /* No source */
 521:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 522:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       pllvco = 0U;
 580              		.loc 1 522 0
 581 0024 0020     		movs	r0, #0
 582              	.LVL31:
 583              	.L43:
 523:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 524:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 525:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* f(PLL Source) / PLLM */
 526:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 584              		.loc 1 526 0
 585 0026 B94B     		ldr	r3, .L135
 586 0028 DB68     		ldr	r3, [r3, #12]
 587 002a 1B09     		lsrs	r3, r3, #4
 588 002c 0721     		movs	r1, #7
 589 002e 1940     		ands	r1, r3
 590 0030 0131     		adds	r1, r1, #1
 591 0032 FFF7FEFF 		bl	__aeabi_uidiv
 592              	.LVL32:
 527:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     switch (PeriphClk)
 593              		.loc 1 528 0
 594 0036 8023     		movs	r3, #128
 595 0038 DB00     		lsls	r3, r3, #3
 596 003a 9C42     		cmp	r4, r3
 597 003c 00D1     		bne	.LCB609
 598 003e 84E1     		b	.L44	@long jump
 599              	.LCB609:
 600 0040 76D8     		bhi	.L45
 601 0042 202C     		cmp	r4, #32
 602 0044 00D1     		bne	.LCB613
 603 0046 EEE0     		b	.L46	@long jump
 604              	.LCB613:
 605 0048 45D8     		bhi	.L47
 606 004a 012C     		cmp	r4, #1
ARM GAS  /tmp/ccWuVEKf.s 			page 21


 607 004c 00D1     		bne	.LCB617
 608 004e B2E0     		b	.L48	@long jump
 609              	.LCB617:
 610 0050 022C     		cmp	r4, #2
 611 0052 00D0     		beq	.LCB619
 612 0054 C4E1     		b	.L88	@long jump
 613              	.LCB619:
 529:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 530:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_RNGSEL)
 531:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_RNG:
 532:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 533:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGSEL);
 534:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_RNGCLKSOURCE_HSI_DIV8)  /* HSI_DIV8 ? */
 535:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 536:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HSI_VALUE / 8U;
 537:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 538:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_PLL) /* PLL ? */
 539:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 540:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 541:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 542:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ
 543:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 544:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_RNGCLKSOURCE_SYSCLK) /* SYSCLK ? */
 545:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 546:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = HAL_RCC_GetSysClockFreq();
 547:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 548:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 549:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 550:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           rngclk = 0U;
 551:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 552:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 553:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         rngdiv = (1UL << ((READ_BIT(RCC->CCIPR, RCC_CCIPR_RNGDIV)) >> RCC_CCIPR_RNGDIV_Pos));
 554:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         frequency = (rngclk / rngdiv);
 555:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 556:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 557:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif  /* RCC_CCIPR_RNGSEL */
 558:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART1:
 559:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
 561:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 563:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 565:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 567:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 569:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 571:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 573:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE
 575:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 577:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 578:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART1 */
ARM GAS  /tmp/ccWuVEKf.s 			page 22


 579:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 580:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 581:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 582:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 583:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 584:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_USART2SEL)
 585:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_USART2:
 586:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
 587:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
 614              		.loc 1 587 0
 615 0056 AD4B     		ldr	r3, .L135
 616 0058 5A6D     		ldr	r2, [r3, #84]
 617 005a 0C23     		movs	r3, #12
 618 005c 1340     		ands	r3, r2
 619              	.LVL33:
 588:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 589:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 620              		.loc 1 589 0
 621 005e 00D1     		bne	.LCB626
 622 0060 C7E0     		b	.L121	@long jump
 623              	.LCB626:
 590:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 592:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 593:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 624              		.loc 1 593 0
 625 0062 042B     		cmp	r3, #4
 626 0064 00D1     		bne	.LCB628
 627 0066 C7E0     		b	.L122	@long jump
 628              	.LCB628:
 594:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 596:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 597:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 629              		.loc 1 597 0
 630 0068 A84A     		ldr	r2, .L135
 631 006a 1268     		ldr	r2, [r2]
 632 006c 5205     		lsls	r2, r2, #21
 633 006e 02D5     		bpl	.L63
 634              		.loc 1 597 0 is_stmt 0 discriminator 1
 635 0070 082B     		cmp	r3, #8
 636 0072 00D1     		bne	.LCB636
 637 0074 BDE1     		b	.L92	@long jump
 638              	.LCB636:
 639              	.L63:
 598:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 600:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 601:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE
 640              		.loc 1 601 0 is_stmt 1
 641 0076 A54A     		ldr	r2, .L135
 642 0078 D26D     		ldr	r2, [r2, #92]
 643 007a 9207     		lsls	r2, r2, #30
 644 007c 00D4     		bmi	.LCB643
 645 007e BAE1     		b	.L93	@long jump
 646              	.LCB643:
 647              		.loc 1 601 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccWuVEKf.s 			page 23


 648 0080 0C2B     		cmp	r3, #12
 649 0082 00D1     		bne	.LCB645
 650 0084 B9E1     		b	.L94	@long jump
 651              	.LCB645:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 652              		.loc 1 470 0 is_stmt 1
 653 0086 0020     		movs	r0, #0
 654              	.LVL34:
 655 0088 A7E1     		b	.L38
 656              	.LVL35:
 657              	.L119:
 484:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 658              		.loc 1 484 0
 659 008a A04A     		ldr	r2, .L135
 660 008c D36D     		ldr	r3, [r2, #92]
 661 008e C021     		movs	r1, #192
 662 0090 8900     		lsls	r1, r1, #2
 663 0092 0B40     		ands	r3, r1
 664              	.LVL36:
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 665              		.loc 1 487 0
 666 0094 D26D     		ldr	r2, [r2, #92]
 667 0096 9207     		lsls	r2, r2, #30
 668 0098 04D5     		bpl	.L40
 487:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 669              		.loc 1 487 0 is_stmt 0 discriminator 1
 670 009a 8022     		movs	r2, #128
 671 009c 5200     		lsls	r2, r2, #1
 672 009e 9342     		cmp	r3, r2
 673 00a0 00D1     		bne	.LCB669
 674 00a2 93E1     		b	.L82	@long jump
 675              	.LCB669:
 676              	.L40:
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 677              		.loc 1 492 0 is_stmt 1
 678 00a4 994A     		ldr	r2, .L135
 679 00a6 126E     		ldr	r2, [r2, #96]
 680 00a8 9207     		lsls	r2, r2, #30
 681 00aa 04D5     		bpl	.L42
 492:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 682              		.loc 1 492 0 is_stmt 0 discriminator 1
 683 00ac 8022     		movs	r2, #128
 684 00ae 9200     		lsls	r2, r2, #2
 685 00b0 9342     		cmp	r3, r2
 686 00b2 00D1     		bne	.LCB680
 687 00b4 8DE1     		b	.L83	@long jump
 688              	.LCB680:
 689              	.L42:
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 690              		.loc 1 497 0 is_stmt 1
 691 00b6 954A     		ldr	r2, .L135
 692 00b8 1268     		ldr	r2, [r2]
 693 00ba 9203     		lsls	r2, r2, #14
 694 00bc 00D4     		bmi	.LCB687
 695 00be 8BE1     		b	.L84	@long jump
 696              	.LCB687:
 497:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccWuVEKf.s 			page 24


 697              		.loc 1 497 0 is_stmt 0 discriminator 1
 698 00c0 C022     		movs	r2, #192
 699 00c2 9200     		lsls	r2, r2, #2
 700 00c4 9342     		cmp	r3, r2
 701 00c6 00D1     		bne	.LCB691
 702 00c8 88E1     		b	.L85	@long jump
 703              	.LCB691:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 704              		.loc 1 470 0 is_stmt 1
 705 00ca 0020     		movs	r0, #0
 706              	.LVL37:
 707 00cc 85E1     		b	.L38
 708              	.LVL38:
 709              	.L120:
 518:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 710              		.loc 1 518 0
 711 00ce 9048     		ldr	r0, .L135+4
 712              	.LVL39:
 713 00d0 A9E7     		b	.L43
 714              	.LVL40:
 715              	.L86:
 514:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 716              		.loc 1 514 0
 717 00d2 9048     		ldr	r0, .L135+8
 718              	.LVL41:
 719 00d4 A7E7     		b	.L43
 720              	.LVL42:
 721              	.L47:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 722              		.loc 1 528 0
 723 00d6 402C     		cmp	r4, #64
 724 00d8 00D1     		bne	.LCB715
 725 00da DFE0     		b	.L50	@long jump
 726              	.LCB715:
 727 00dc 8023     		movs	r3, #128
 728 00de 9B00     		lsls	r3, r3, #2
 729 00e0 9C42     		cmp	r4, r3
 730 00e2 00D0     		beq	.LCB719
 731 00e4 7CE1     		b	.L88	@long jump
 732              	.LCB719:
 602:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 604:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 605:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for USART2 */
 606:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 607:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 608:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 609:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 610:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 611:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_USART2SEL */
 612:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_CECSEL)
 613:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_CEC:
 614:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current CEC source */
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_CEC_SOURCE();
 616:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 618:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccWuVEKf.s 			page 25


 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = (HSI_VALUE / 488U);
 620:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 622:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 624:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 625:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for CEC */
 626:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 627:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 628:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 629:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 630:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 631:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_CECSEL */
 632:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 633:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPUART1SEL)
 634:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPUART1:
 635:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 637:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 639:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 641:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 643:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 645:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 647:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 649:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LS
 651:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 653:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 654:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPUART1 */
 655:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 656:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 657:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 658:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 659:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 660:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPUART1SEL */
 661:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 662:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_ADC:
 663:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
 665:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 667:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 669:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 671:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 673:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 675:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccWuVEKf.s 			page 26


 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 677:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 678:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 681:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 682:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 683:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for ADC */
 684:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 685:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 686:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 687:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 688:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 689:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 690:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2C1:
 691:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 693:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 695:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 697:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 699:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 701:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 703:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 705:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 706:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2C1 */
 707:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 708:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 709:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 710:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 711:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 712:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 713:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_I2S1:
 714:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current I2S1 source */
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 716:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 718:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 720:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 721:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLP) = f(VCO input) * PLLN / PLLP */
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 724:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 725:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 727:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
 729:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 731:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
ARM GAS  /tmp/ccWuVEKf.s 			page 27


 733:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 735:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 736:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* External clock used.*/
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 738:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 739:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for I2S1 */
 740:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 741:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 742:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 743:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 744:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 745:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 746:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM1SEL)
 747:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM1:
 748:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
 749:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 733              		.loc 1 749 0
 734 00e6 894B     		ldr	r3, .L135
 735 00e8 5B6D     		ldr	r3, [r3, #84]
 736 00ea C022     		movs	r2, #192
 737 00ec 1203     		lsls	r2, r2, #12
 738 00ee 1340     		ands	r3, r2
 739              	.LVL43:
 750:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 751:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 740              		.loc 1 751 0
 741 00f0 00D1     		bne	.LCB727
 742 00f2 27E1     		b	.L123	@long jump
 743              	.LCB727:
 752:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 754:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 755:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 744              		.loc 1 755 0
 745 00f4 854A     		ldr	r2, .L135
 746 00f6 126E     		ldr	r2, [r2, #96]
 747 00f8 9207     		lsls	r2, r2, #30
 748 00fa 04D5     		bpl	.L75
 749              		.loc 1 755 0 is_stmt 0 discriminator 1
 750 00fc 8022     		movs	r2, #128
 751 00fe D202     		lsls	r2, r2, #11
 752 0100 9342     		cmp	r3, r2
 753 0102 00D1     		bne	.LCB737
 754 0104 98E1     		b	.L109	@long jump
 755              	.LCB737:
 756              	.L75:
 756:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 758:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 759:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 757              		.loc 1 759 0 is_stmt 1
 758 0106 814A     		ldr	r2, .L135
 759 0108 1268     		ldr	r2, [r2]
 760 010a 5205     		lsls	r2, r2, #21
 761 010c 04D5     		bpl	.L76
 762              		.loc 1 759 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccWuVEKf.s 			page 28


 763 010e 8022     		movs	r2, #128
 764 0110 1203     		lsls	r2, r2, #12
 765 0112 9342     		cmp	r3, r2
 766 0114 00D1     		bne	.LCB748
 767 0116 92E1     		b	.L110	@long jump
 768              	.LCB748:
 769              	.L76:
 760:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 762:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 763:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE
 770              		.loc 1 763 0 is_stmt 1
 771 0118 7C4A     		ldr	r2, .L135
 772 011a D26D     		ldr	r2, [r2, #92]
 773 011c 9207     		lsls	r2, r2, #30
 774 011e 00D4     		bmi	.LCB755
 775 0120 8FE1     		b	.L111	@long jump
 776              	.LCB755:
 777              		.loc 1 763 0 is_stmt 0 discriminator 1
 778 0122 C022     		movs	r2, #192
 779 0124 1203     		lsls	r2, r2, #12
 780 0126 9342     		cmp	r3, r2
 781 0128 00D1     		bne	.LCB759
 782 012a 8CE1     		b	.L112	@long jump
 783              	.LCB759:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 784              		.loc 1 470 0 is_stmt 1
 785 012c 0020     		movs	r0, #0
 786              	.LVL44:
 787 012e 54E1     		b	.L38
 788              	.LVL45:
 789              	.L45:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 790              		.loc 1 528 0
 791 0130 8023     		movs	r3, #128
 792 0132 1B03     		lsls	r3, r3, #12
 793 0134 9C42     		cmp	r4, r3
 794 0136 62D0     		beq	.L52
 795 0138 1BD8     		bhi	.L53
 796 013a 8023     		movs	r3, #128
 797 013c 1B01     		lsls	r3, r3, #4
 798 013e 9C42     		cmp	r4, r3
 799 0140 00D1     		bne	.LCB777
 800 0142 C7E0     		b	.L54	@long jump
 801              	.LCB777:
 802 0144 8023     		movs	r3, #128
 803 0146 DB01     		lsls	r3, r3, #7
 804 0148 9C42     		cmp	r4, r3
 805 014a 00D0     		beq	.LCB781
 806 014c 48E1     		b	.L88	@long jump
 807              	.LCB781:
 664:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 808              		.loc 1 664 0
 809 014e 6F4B     		ldr	r3, .L135
 810 0150 5B6D     		ldr	r3, [r3, #84]
 811 0152 9B0F     		lsrs	r3, r3, #30
 812 0154 9B07     		lsls	r3, r3, #30
ARM GAS  /tmp/ccWuVEKf.s 			page 29


 813              	.LVL46:
 666:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 814              		.loc 1 666 0
 815 0156 00D1     		bne	.LCB788
 816 0158 8AE0     		b	.L124	@long jump
 817              	.LCB788:
 670:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 818              		.loc 1 670 0
 819 015a 8022     		movs	r2, #128
 820 015c 1206     		lsls	r2, r2, #24
 821 015e 9342     		cmp	r3, r2
 822 0160 00D1     		bne	.LCB792
 823 0162 5BE1     		b	.L101	@long jump
 824              	.LCB792:
 674:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 825              		.loc 1 674 0
 826 0164 8022     		movs	r2, #128
 827 0166 D205     		lsls	r2, r2, #23
 828 0168 9342     		cmp	r3, r2
 829 016a 00D1     		bne	.LCB796
 830 016c 83E0     		b	.L125	@long jump
 831              	.LCB796:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 832              		.loc 1 470 0
 833 016e 0020     		movs	r0, #0
 834              	.LVL47:
 835 0170 33E1     		b	.L38
 836              	.LVL48:
 837              	.L53:
 528:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     {
 838              		.loc 1 528 0
 839 0172 8023     		movs	r3, #128
 840 0174 9B03     		lsls	r3, r3, #14
 841 0176 9C42     		cmp	r4, r3
 842 0178 00D1     		bne	.LCB808
 843 017a 0BE1     		b	.L56	@long jump
 844              	.LCB808:
 845 017c 8023     		movs	r3, #128
 846 017e DB03     		lsls	r3, r3, #15
 847 0180 9C42     		cmp	r4, r3
 848 0182 00D0     		beq	.LCB812
 849 0184 2CE1     		b	.L88	@long jump
 850              	.LCB812:
 764:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 766:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 767:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM1 */
 768:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 769:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 770:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 771:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 772:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 773:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM1SEL */
 774:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 775:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_LPTIM2SEL)
 776:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_LPTIM2:
 777:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
ARM GAS  /tmp/ccWuVEKf.s 			page 30


 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 779:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 781:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 783:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 785:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSI_VALUE;
 787:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 789:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HSI_VALUE;
 791:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE
 793:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = LSE_VALUE;
 795:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 796:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         /* Clock not enabled for LPTIM2 */
 797:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else
 798:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 799:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 800:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 801:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 802:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_LPTIM2SEL */
 803:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 804:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM1SEL)
 805:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM1:
 806:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 808:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 810:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 812:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 813:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 816:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 817:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 818:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 819:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 821:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 822:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 823:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 824:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 825:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 826:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 827:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM1SEL */
 828:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 829:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR_TIM15SEL)
 830:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       case RCC_PERIPHCLK_TIM15:
 831:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 832:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 851              		.loc 1 832 0
 852 0186 614B     		ldr	r3, .L135
ARM GAS  /tmp/ccWuVEKf.s 			page 31


 853 0188 5B6D     		ldr	r3, [r3, #84]
 854              	.LVL49:
 833:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 834:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 855              		.loc 1 834 0
 856 018a DB01     		lsls	r3, r3, #7
 857 018c 00D4     		bmi	.LCB819
 858 018e 1AE1     		b	.L81	@long jump
 859              	.LCB819:
 860              	.LVL50:
 835:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 836:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 861              		.loc 1 836 0
 862 0190 5E4B     		ldr	r3, .L135
 863 0192 DB68     		ldr	r3, [r3, #12]
 864 0194 DB01     		lsls	r3, r3, #7
 865 0196 00D4     		bmi	.LCB826
 866 0198 64E1     		b	.L118	@long jump
 867              	.LCB826:
 837:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 838:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             /* f(PLLQ) = f(VCO input) * PLLN / PLLQ */
 839:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 868              		.loc 1 839 0
 869 019a 5C49     		ldr	r1, .L135
 870 019c CA68     		ldr	r2, [r1, #12]
 871 019e 120A     		lsrs	r2, r2, #8
 872 01a0 7F23     		movs	r3, #127
 873 01a2 1340     		ands	r3, r2
 874              	.LVL51:
 840:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 875              		.loc 1 840 0
 876 01a4 5843     		muls	r0, r3
 877              	.LVL52:
 878 01a6 CB68     		ldr	r3, [r1, #12]
 879              	.LVL53:
 880 01a8 5B0E     		lsrs	r3, r3, #25
 881 01aa 0721     		movs	r1, #7
 882 01ac 1940     		ands	r1, r3
 883 01ae 0131     		adds	r1, r1, #1
 884 01b0 FFF7FEFF 		bl	__aeabi_uidiv
 885              	.LVL54:
 886 01b4 11E1     		b	.L38
 887              	.LVL55:
 888              	.L48:
 560:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 889              		.loc 1 560 0
 890 01b6 554B     		ldr	r3, .L135
 891 01b8 5A6D     		ldr	r2, [r3, #84]
 892 01ba 0323     		movs	r3, #3
 893 01bc 1340     		ands	r3, r2
 894              	.LVL56:
 562:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 895              		.loc 1 562 0
 896 01be 12D0     		beq	.L126
 566:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 897              		.loc 1 566 0
 898 01c0 012B     		cmp	r3, #1
ARM GAS  /tmp/ccWuVEKf.s 			page 32


 899 01c2 13D0     		beq	.L127
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 900              		.loc 1 570 0
 901 01c4 514A     		ldr	r2, .L135
 902 01c6 1268     		ldr	r2, [r2]
 903 01c8 5205     		lsls	r2, r2, #21
 904 01ca 02D5     		bpl	.L60
 570:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 905              		.loc 1 570 0 is_stmt 0 discriminator 1
 906 01cc 022B     		cmp	r3, #2
 907 01ce 00D1     		bne	.LCB869
 908 01d0 08E1     		b	.L89	@long jump
 909              	.LCB869:
 910              	.L60:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 911              		.loc 1 574 0 is_stmt 1
 912 01d2 4E4A     		ldr	r2, .L135
 913 01d4 D26D     		ldr	r2, [r2, #92]
 914 01d6 9207     		lsls	r2, r2, #30
 915 01d8 00D4     		bmi	.LCB876
 916 01da 05E1     		b	.L90	@long jump
 917              	.LCB876:
 574:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 918              		.loc 1 574 0 is_stmt 0 discriminator 1
 919 01dc 032B     		cmp	r3, #3
 920 01de 00D1     		bne	.LCB878
 921 01e0 04E1     		b	.L91	@long jump
 922              	.LCB878:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 923              		.loc 1 470 0 is_stmt 1
 924 01e2 0020     		movs	r0, #0
 925              	.LVL57:
 926 01e4 F9E0     		b	.L38
 927              	.LVL58:
 928              	.L126:
 564:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 929              		.loc 1 564 0
 930 01e6 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 931              	.LVL59:
 932 01ea F6E0     		b	.L38
 933              	.LVL60:
 934              	.L127:
 568:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 935              		.loc 1 568 0
 936 01ec FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 937              	.LVL61:
 938 01f0 F3E0     		b	.L38
 939              	.LVL62:
 940              	.L121:
 591:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 941              		.loc 1 591 0
 942 01f2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 943              	.LVL63:
 944 01f6 F0E0     		b	.L38
 945              	.LVL64:
 946              	.L122:
 595:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
ARM GAS  /tmp/ccWuVEKf.s 			page 33


 947              		.loc 1 595 0
 948 01f8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 949              	.LVL65:
 950 01fc EDE0     		b	.L38
 951              	.LVL66:
 952              	.L52:
 615:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 953              		.loc 1 615 0
 954 01fe 434A     		ldr	r2, .L135
 955 0200 516D     		ldr	r1, [r2, #84]
 956 0202 4023     		movs	r3, #64
 957 0204 0B40     		ands	r3, r1
 958              	.LVL67:
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 959              		.loc 1 617 0
 960 0206 1268     		ldr	r2, [r2]
 961 0208 5205     		lsls	r2, r2, #21
 962 020a 02D5     		bpl	.L64
 617:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 963              		.loc 1 617 0 is_stmt 0 discriminator 1
 964 020c 002B     		cmp	r3, #0
 965 020e 00D1     		bne	.LCB945
 966 0210 F6E0     		b	.L95	@long jump
 967              	.LCB945:
 968              	.L64:
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 969              		.loc 1 621 0 is_stmt 1
 970 0212 3E4A     		ldr	r2, .L135
 971 0214 D26D     		ldr	r2, [r2, #92]
 972 0216 9207     		lsls	r2, r2, #30
 973 0218 00D4     		bmi	.LCB952
 974 021a F3E0     		b	.L96	@long jump
 975              	.LCB952:
 621:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 976              		.loc 1 621 0 is_stmt 0 discriminator 1
 977 021c 002B     		cmp	r3, #0
 978 021e 00D0     		beq	.LCB954
 979 0220 F2E0     		b	.L97	@long jump
 980              	.LCB954:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 981              		.loc 1 470 0 is_stmt 1
 982 0222 0020     		movs	r0, #0
 983              	.LVL68:
 984 0224 D9E0     		b	.L38
 985              	.LVL69:
 986              	.L46:
 636:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 987              		.loc 1 636 0
 988 0226 394B     		ldr	r3, .L135
 989 0228 5B6D     		ldr	r3, [r3, #84]
 990 022a C022     		movs	r2, #192
 991 022c 1201     		lsls	r2, r2, #4
 992 022e 1340     		ands	r3, r2
 993              	.LVL70:
 638:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 994              		.loc 1 638 0
 995 0230 18D0     		beq	.L128
ARM GAS  /tmp/ccWuVEKf.s 			page 34


 642:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 996              		.loc 1 642 0
 997 0232 8022     		movs	r2, #128
 998 0234 D200     		lsls	r2, r2, #3
 999 0236 9342     		cmp	r3, r2
 1000 0238 17D0     		beq	.L129
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1001              		.loc 1 646 0
 1002 023a 344A     		ldr	r2, .L135
 1003 023c 1268     		ldr	r2, [r2]
 1004 023e 5205     		lsls	r2, r2, #21
 1005 0240 04D5     		bpl	.L67
 646:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1006              		.loc 1 646 0 is_stmt 0 discriminator 1
 1007 0242 8022     		movs	r2, #128
 1008 0244 1201     		lsls	r2, r2, #4
 1009 0246 9342     		cmp	r3, r2
 1010 0248 00D1     		bne	.LCB984
 1011 024a E0E0     		b	.L98	@long jump
 1012              	.LCB984:
 1013              	.L67:
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1014              		.loc 1 650 0 is_stmt 1
 1015 024c 2F4A     		ldr	r2, .L135
 1016 024e D26D     		ldr	r2, [r2, #92]
 1017 0250 9207     		lsls	r2, r2, #30
 1018 0252 00D4     		bmi	.LCB991
 1019 0254 DDE0     		b	.L99	@long jump
 1020              	.LCB991:
 650:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1021              		.loc 1 650 0 is_stmt 0 discriminator 1
 1022 0256 C022     		movs	r2, #192
 1023 0258 1201     		lsls	r2, r2, #4
 1024 025a 9342     		cmp	r3, r2
 1025 025c 00D1     		bne	.LCB995
 1026 025e DAE0     		b	.L100	@long jump
 1027              	.LCB995:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1028              		.loc 1 470 0 is_stmt 1
 1029 0260 0020     		movs	r0, #0
 1030              	.LVL71:
 1031 0262 BAE0     		b	.L38
 1032              	.LVL72:
 1033              	.L128:
 640:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1034              		.loc 1 640 0
 1035 0264 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1036              	.LVL73:
 1037 0268 B7E0     		b	.L38
 1038              	.LVL74:
 1039              	.L129:
 644:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1040              		.loc 1 644 0
 1041 026a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1042              	.LVL75:
 1043 026e B4E0     		b	.L38
 1044              	.LVL76:
ARM GAS  /tmp/ccWuVEKf.s 			page 35


 1045              	.L124:
 668:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1046              		.loc 1 668 0
 1047 0270 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1048              	.LVL77:
 1049 0274 B1E0     		b	.L38
 1050              	.LVL78:
 1051              	.L125:
 676:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1052              		.loc 1 676 0
 1053 0276 254B     		ldr	r3, .L135
 1054              	.LVL79:
 1055 0278 DB68     		ldr	r3, [r3, #12]
 1056 027a DB03     		lsls	r3, r3, #15
 1057 027c 00D4     		bmi	.LCB1045
 1058 027e CFE0     		b	.L103	@long jump
 1059              	.LCB1045:
 679:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 1060              		.loc 1 679 0
 1061 0280 2249     		ldr	r1, .L135
 1062 0282 CA68     		ldr	r2, [r1, #12]
 1063 0284 120A     		lsrs	r2, r2, #8
 1064 0286 7F23     		movs	r3, #127
 1065 0288 1340     		ands	r3, r2
 1066              	.LVL80:
 680:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1067              		.loc 1 680 0
 1068 028a 5843     		muls	r0, r3
 1069              	.LVL81:
 1070 028c CB68     		ldr	r3, [r1, #12]
 1071              	.LVL82:
 1072 028e 5B0C     		lsrs	r3, r3, #17
 1073 0290 1F21     		movs	r1, #31
 1074 0292 1940     		ands	r1, r3
 1075 0294 0131     		adds	r1, r1, #1
 1076 0296 FFF7FEFF 		bl	__aeabi_uidiv
 1077              	.LVL83:
 1078 029a 9EE0     		b	.L38
 1079              	.LVL84:
 1080              	.L50:
 692:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1081              		.loc 1 692 0
 1082 029c 1B4B     		ldr	r3, .L135
 1083 029e 5B6D     		ldr	r3, [r3, #84]
 1084 02a0 C022     		movs	r2, #192
 1085 02a2 9201     		lsls	r2, r2, #6
 1086 02a4 1340     		ands	r3, r2
 1087              	.LVL85:
 694:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1088              		.loc 1 694 0
 1089 02a6 0FD0     		beq	.L130
 698:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1090              		.loc 1 698 0
 1091 02a8 8022     		movs	r2, #128
 1092 02aa 5201     		lsls	r2, r2, #5
 1093 02ac 9342     		cmp	r3, r2
 1094 02ae 0ED0     		beq	.L131
ARM GAS  /tmp/ccWuVEKf.s 			page 36


 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1095              		.loc 1 702 0
 1096 02b0 164A     		ldr	r2, .L135
 1097 02b2 1268     		ldr	r2, [r2]
 1098 02b4 5205     		lsls	r2, r2, #21
 1099 02b6 00D4     		bmi	.LCB1089
 1100 02b8 B4E0     		b	.L104	@long jump
 1101              	.LCB1089:
 702:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1102              		.loc 1 702 0 is_stmt 0 discriminator 1
 1103 02ba 8022     		movs	r2, #128
 1104 02bc 9201     		lsls	r2, r2, #6
 1105 02be 9342     		cmp	r3, r2
 1106 02c0 00D1     		bne	.LCB1093
 1107 02c2 B1E0     		b	.L105	@long jump
 1108              	.LCB1093:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1109              		.loc 1 470 0 is_stmt 1
 1110 02c4 0020     		movs	r0, #0
 1111              	.LVL86:
 1112 02c6 88E0     		b	.L38
 1113              	.LVL87:
 1114              	.L130:
 696:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1115              		.loc 1 696 0
 1116 02c8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1117              	.LVL88:
 1118 02cc 85E0     		b	.L38
 1119              	.LVL89:
 1120              	.L131:
 700:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1121              		.loc 1 700 0
 1122 02ce FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1123              	.LVL90:
 1124 02d2 82E0     		b	.L38
 1125              	.LVL91:
 1126              	.L54:
 715:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1127              		.loc 1 715 0
 1128 02d4 0D4B     		ldr	r3, .L135
 1129 02d6 5B6D     		ldr	r3, [r3, #84]
 1130 02d8 C022     		movs	r2, #192
 1131 02da 1202     		lsls	r2, r2, #8
 1132 02dc 1340     		ands	r3, r2
 1133              	.LVL92:
 717:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1134              		.loc 1 717 0
 1135 02de 8022     		movs	r2, #128
 1136 02e0 D201     		lsls	r2, r2, #7
 1137 02e2 9342     		cmp	r3, r2
 1138 02e4 18D0     		beq	.L132
 726:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1139              		.loc 1 726 0
 1140 02e6 002B     		cmp	r3, #0
 1141 02e8 29D0     		beq	.L133
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1142              		.loc 1 730 0
ARM GAS  /tmp/ccWuVEKf.s 			page 37


 1143 02ea 084A     		ldr	r2, .L135
 1144 02ec 1268     		ldr	r2, [r2]
 1145 02ee 5205     		lsls	r2, r2, #21
 1146 02f0 04D5     		bpl	.L73
 730:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1147              		.loc 1 730 0 is_stmt 0 discriminator 1
 1148 02f2 8022     		movs	r2, #128
 1149 02f4 1202     		lsls	r2, r2, #8
 1150 02f6 9342     		cmp	r3, r2
 1151 02f8 00D1     		bne	.LCB1146
 1152 02fa 99E0     		b	.L107	@long jump
 1153              	.LCB1146:
 1154              	.L73:
 734:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1155              		.loc 1 734 0 is_stmt 1
 1156 02fc C022     		movs	r2, #192
 1157 02fe 1202     		lsls	r2, r2, #8
 1158 0300 9342     		cmp	r3, r2
 1159 0302 00D1     		bne	.LCB1151
 1160 0304 96E0     		b	.L108	@long jump
 1161              	.LCB1151:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1162              		.loc 1 470 0
 1163 0306 0020     		movs	r0, #0
 1164              	.LVL93:
 1165 0308 67E0     		b	.L38
 1166              	.L136:
 1167 030a C046     		.align	2
 1168              	.L135:
 1169 030c 00100240 		.word	1073876992
 1170 0310 00127A00 		.word	8000000
 1171 0314 0024F400 		.word	16000000
 1172              	.LVL94:
 1173              	.L132:
 719:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1174              		.loc 1 719 0
 1175 0318 534B     		ldr	r3, .L137
 1176              	.LVL95:
 1177 031a DB68     		ldr	r3, [r3, #12]
 1178 031c DB03     		lsls	r3, r3, #15
 1179 031e 00D4     		bmi	.LCB1173
 1180 0320 84E0     		b	.L106	@long jump
 1181              	.LCB1173:
 722:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR
 1182              		.loc 1 722 0
 1183 0322 5149     		ldr	r1, .L137
 1184 0324 CA68     		ldr	r2, [r1, #12]
 1185 0326 120A     		lsrs	r2, r2, #8
 1186 0328 7F23     		movs	r3, #127
 1187 032a 1340     		ands	r3, r2
 1188              	.LVL96:
 723:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1189              		.loc 1 723 0
 1190 032c 5843     		muls	r0, r3
 1191              	.LVL97:
 1192 032e CB68     		ldr	r3, [r1, #12]
 1193              	.LVL98:
ARM GAS  /tmp/ccWuVEKf.s 			page 38


 1194 0330 5B0C     		lsrs	r3, r3, #17
 1195 0332 1F21     		movs	r1, #31
 1196 0334 1940     		ands	r1, r3
 1197 0336 0131     		adds	r1, r1, #1
 1198 0338 FFF7FEFF 		bl	__aeabi_uidiv
 1199              	.LVL99:
 1200 033c 4DE0     		b	.L38
 1201              	.LVL100:
 1202              	.L133:
 728:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1203              		.loc 1 728 0
 1204 033e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1205              	.LVL101:
 1206 0342 4AE0     		b	.L38
 1207              	.LVL102:
 1208              	.L123:
 753:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1209              		.loc 1 753 0
 1210 0344 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1211              	.LVL103:
 1212 0348 47E0     		b	.L38
 1213              	.LVL104:
 1214              	.L44:
 778:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1215              		.loc 1 778 0
 1216 034a 474B     		ldr	r3, .L137
 1217 034c 5B6D     		ldr	r3, [r3, #84]
 1218 034e C022     		movs	r2, #192
 1219 0350 9203     		lsls	r2, r2, #14
 1220 0352 1340     		ands	r3, r2
 1221              	.LVL105:
 780:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1222              		.loc 1 780 0
 1223 0354 1BD0     		beq	.L134
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1224              		.loc 1 784 0
 1225 0356 444A     		ldr	r2, .L137
 1226 0358 126E     		ldr	r2, [r2, #96]
 1227 035a 9207     		lsls	r2, r2, #30
 1228 035c 04D5     		bpl	.L78
 784:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1229              		.loc 1 784 0 is_stmt 0 discriminator 1
 1230 035e 8022     		movs	r2, #128
 1231 0360 5203     		lsls	r2, r2, #13
 1232 0362 9342     		cmp	r3, r2
 1233 0364 00D1     		bne	.LCB1241
 1234 0366 71E0     		b	.L113	@long jump
 1235              	.LCB1241:
 1236              	.L78:
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1237              		.loc 1 788 0 is_stmt 1
 1238 0368 3F4A     		ldr	r2, .L137
 1239 036a 1268     		ldr	r2, [r2]
 1240 036c 5205     		lsls	r2, r2, #21
 1241 036e 04D5     		bpl	.L79
 788:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1242              		.loc 1 788 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/ccWuVEKf.s 			page 39


 1243 0370 8022     		movs	r2, #128
 1244 0372 9203     		lsls	r2, r2, #14
 1245 0374 9342     		cmp	r3, r2
 1246 0376 00D1     		bne	.LCB1252
 1247 0378 6BE0     		b	.L114	@long jump
 1248              	.LCB1252:
 1249              	.L79:
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1250              		.loc 1 792 0 is_stmt 1
 1251 037a 3B4A     		ldr	r2, .L137
 1252 037c D26D     		ldr	r2, [r2, #92]
 1253 037e 9207     		lsls	r2, r2, #30
 1254 0380 69D5     		bpl	.L115
 792:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1255              		.loc 1 792 0 is_stmt 0 discriminator 1
 1256 0382 C022     		movs	r2, #192
 1257 0384 9203     		lsls	r2, r2, #14
 1258 0386 9342     		cmp	r3, r2
 1259 0388 67D0     		beq	.L116
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1260              		.loc 1 470 0 is_stmt 1
 1261 038a 0020     		movs	r0, #0
 1262              	.LVL106:
 1263 038c 25E0     		b	.L38
 1264              	.LVL107:
 1265              	.L134:
 782:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1266              		.loc 1 782 0
 1267 038e FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1268              	.LVL108:
 1269 0392 22E0     		b	.L38
 1270              	.LVL109:
 1271              	.L56:
 807:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1272              		.loc 1 807 0
 1273 0394 344B     		ldr	r3, .L137
 1274 0396 5B6D     		ldr	r3, [r3, #84]
 1275              	.LVL110:
 809:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 1276              		.loc 1 809 0
 1277 0398 5B02     		lsls	r3, r3, #9
 1278 039a 11D5     		bpl	.L80
 1279              	.LVL111:
 811:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           {
 1280              		.loc 1 811 0
 1281 039c 324B     		ldr	r3, .L137
 1282 039e DB68     		ldr	r3, [r3, #12]
 1283 03a0 DB01     		lsls	r3, r3, #7
 1284 03a2 5DD5     		bpl	.L117
 814:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR
 1285              		.loc 1 814 0
 1286 03a4 3049     		ldr	r1, .L137
 1287 03a6 CA68     		ldr	r2, [r1, #12]
 1288 03a8 120A     		lsrs	r2, r2, #8
 1289 03aa 7F23     		movs	r3, #127
 1290 03ac 1340     		ands	r3, r2
 1291              	.LVL112:
ARM GAS  /tmp/ccWuVEKf.s 			page 40


 815:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 1292              		.loc 1 815 0
 1293 03ae 5843     		muls	r0, r3
 1294              	.LVL113:
 1295 03b0 CB68     		ldr	r3, [r1, #12]
 1296              	.LVL114:
 1297 03b2 5B0E     		lsrs	r3, r3, #25
 1298 03b4 0721     		movs	r1, #7
 1299 03b6 1940     		ands	r1, r3
 1300 03b8 0131     		adds	r1, r1, #1
 1301 03ba FFF7FEFF 		bl	__aeabi_uidiv
 1302              	.LVL115:
 1303 03be 0CE0     		b	.L38
 1304              	.LVL116:
 1305              	.L80:
 820:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1306              		.loc 1 820 0
 1307 03c0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1308              	.LVL117:
 1309 03c4 09E0     		b	.L38
 1310              	.LVL118:
 1311              	.L81:
 841:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           }
 842:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 843:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 844:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
 845:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
 1312              		.loc 1 845 0
 1313 03c6 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 1314              	.LVL119:
 1315 03ca 06E0     		b	.L38
 1316              	.LVL120:
 1317              	.L82:
 489:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 1318              		.loc 1 489 0
 1319 03cc 8020     		movs	r0, #128
 1320              	.LVL121:
 1321 03ce 0002     		lsls	r0, r0, #8
 1322 03d0 03E0     		b	.L38
 1323              	.LVL122:
 1324              	.L83:
 494:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 1325              		.loc 1 494 0
 1326 03d2 FA20     		movs	r0, #250
 1327              	.LVL123:
 1328 03d4 C001     		lsls	r0, r0, #7
 1329 03d6 00E0     		b	.L38
 1330              	.LVL124:
 1331              	.L84:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1332              		.loc 1 470 0
 1333 03d8 0020     		movs	r0, #0
 1334              	.LVL125:
 1335              	.L38:
 846:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 847:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         else /* No clock source */
 848:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccWuVEKf.s 			page 41


 849:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****           /* Nothing to do as frequency already initialized to 0U */
 850:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 851:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 852:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** #endif /* RCC_CCIPR_TIM15SEL */
 853:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 854:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****       default:
 855:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         break;
 856:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 857:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 858:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   return (frequency);
 860:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1336              		.loc 1 860 0
 1337              		@ sp needed
 1338              	.LVL126:
 1339 03da 10BD     		pop	{r4, pc}
 1340              	.LVL127:
 1341              	.L85:
 499:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     }
 1342              		.loc 1 499 0
 1343 03dc 2348     		ldr	r0, .L137+4
 1344              	.LVL128:
 1345 03de FCE7     		b	.L38
 1346              	.LVL129:
 1347              	.L88:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1348              		.loc 1 470 0
 1349 03e0 0020     		movs	r0, #0
 1350              	.LVL130:
 1351 03e2 FAE7     		b	.L38
 1352              	.LVL131:
 1353              	.L89:
 572:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1354              		.loc 1 572 0
 1355 03e4 2248     		ldr	r0, .L137+8
 1356              	.LVL132:
 1357 03e6 F8E7     		b	.L38
 1358              	.LVL133:
 1359              	.L90:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1360              		.loc 1 470 0
 1361 03e8 0020     		movs	r0, #0
 1362              	.LVL134:
 1363 03ea F6E7     		b	.L38
 1364              	.LVL135:
 1365              	.L91:
 576:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1366              		.loc 1 576 0
 1367 03ec 8020     		movs	r0, #128
 1368              	.LVL136:
 1369 03ee 0002     		lsls	r0, r0, #8
 1370 03f0 F3E7     		b	.L38
 1371              	.LVL137:
 1372              	.L92:
 599:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1373              		.loc 1 599 0
 1374 03f2 1F48     		ldr	r0, .L137+8
ARM GAS  /tmp/ccWuVEKf.s 			page 42


 1375              	.LVL138:
 1376 03f4 F1E7     		b	.L38
 1377              	.LVL139:
 1378              	.L93:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1379              		.loc 1 470 0
 1380 03f6 0020     		movs	r0, #0
 1381              	.LVL140:
 1382 03f8 EFE7     		b	.L38
 1383              	.LVL141:
 1384              	.L94:
 603:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1385              		.loc 1 603 0
 1386 03fa 8020     		movs	r0, #128
 1387              	.LVL142:
 1388 03fc 0002     		lsls	r0, r0, #8
 1389 03fe ECE7     		b	.L38
 1390              	.LVL143:
 1391              	.L95:
 619:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1392              		.loc 1 619 0
 1393 0400 1C48     		ldr	r0, .L137+12
 1394              	.LVL144:
 1395 0402 EAE7     		b	.L38
 1396              	.LVL145:
 1397              	.L96:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1398              		.loc 1 470 0
 1399 0404 0020     		movs	r0, #0
 1400              	.LVL146:
 1401 0406 E8E7     		b	.L38
 1402              	.LVL147:
 1403              	.L97:
 623:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1404              		.loc 1 623 0
 1405 0408 8020     		movs	r0, #128
 1406              	.LVL148:
 1407 040a 0002     		lsls	r0, r0, #8
 1408 040c E5E7     		b	.L38
 1409              	.LVL149:
 1410              	.L98:
 648:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1411              		.loc 1 648 0
 1412 040e 1848     		ldr	r0, .L137+8
 1413              	.LVL150:
 1414 0410 E3E7     		b	.L38
 1415              	.LVL151:
 1416              	.L99:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1417              		.loc 1 470 0
 1418 0412 0020     		movs	r0, #0
 1419              	.LVL152:
 1420 0414 E1E7     		b	.L38
 1421              	.LVL153:
 1422              	.L100:
 652:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1423              		.loc 1 652 0
ARM GAS  /tmp/ccWuVEKf.s 			page 43


 1424 0416 8020     		movs	r0, #128
 1425              	.LVL154:
 1426 0418 0002     		lsls	r0, r0, #8
 1427 041a DEE7     		b	.L38
 1428              	.LVL155:
 1429              	.L101:
 672:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1430              		.loc 1 672 0
 1431 041c 1448     		ldr	r0, .L137+8
 1432              	.LVL156:
 1433 041e DCE7     		b	.L38
 1434              	.LVL157:
 1435              	.L103:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1436              		.loc 1 470 0
 1437 0420 0020     		movs	r0, #0
 1438              	.LVL158:
 1439 0422 DAE7     		b	.L38
 1440              	.LVL159:
 1441              	.L104:
 1442 0424 0020     		movs	r0, #0
 1443              	.LVL160:
 1444 0426 D8E7     		b	.L38
 1445              	.LVL161:
 1446              	.L105:
 704:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1447              		.loc 1 704 0
 1448 0428 1148     		ldr	r0, .L137+8
 1449              	.LVL162:
 1450 042a D6E7     		b	.L38
 1451              	.LVL163:
 1452              	.L106:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1453              		.loc 1 470 0
 1454 042c 0020     		movs	r0, #0
 1455              	.LVL164:
 1456 042e D4E7     		b	.L38
 1457              	.LVL165:
 1458              	.L107:
 732:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1459              		.loc 1 732 0
 1460 0430 0F48     		ldr	r0, .L137+8
 1461              	.LVL166:
 1462 0432 D2E7     		b	.L38
 1463              	.LVL167:
 1464              	.L108:
 737:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1465              		.loc 1 737 0
 1466 0434 1048     		ldr	r0, .L137+16
 1467              	.LVL168:
 1468 0436 D0E7     		b	.L38
 1469              	.LVL169:
 1470              	.L109:
 757:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1471              		.loc 1 757 0
 1472 0438 FA20     		movs	r0, #250
 1473              	.LVL170:
ARM GAS  /tmp/ccWuVEKf.s 			page 44


 1474 043a C001     		lsls	r0, r0, #7
 1475 043c CDE7     		b	.L38
 1476              	.LVL171:
 1477              	.L110:
 761:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1478              		.loc 1 761 0
 1479 043e 0C48     		ldr	r0, .L137+8
 1480              	.LVL172:
 1481 0440 CBE7     		b	.L38
 1482              	.LVL173:
 1483              	.L111:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1484              		.loc 1 470 0
 1485 0442 0020     		movs	r0, #0
 1486              	.LVL174:
 1487 0444 C9E7     		b	.L38
 1488              	.LVL175:
 1489              	.L112:
 765:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1490              		.loc 1 765 0
 1491 0446 8020     		movs	r0, #128
 1492              	.LVL176:
 1493 0448 0002     		lsls	r0, r0, #8
 1494 044a C6E7     		b	.L38
 1495              	.LVL177:
 1496              	.L113:
 786:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1497              		.loc 1 786 0
 1498 044c FA20     		movs	r0, #250
 1499              	.LVL178:
 1500 044e C001     		lsls	r0, r0, #7
 1501 0450 C3E7     		b	.L38
 1502              	.LVL179:
 1503              	.L114:
 790:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1504              		.loc 1 790 0
 1505 0452 0748     		ldr	r0, .L137+8
 1506              	.LVL180:
 1507 0454 C1E7     		b	.L38
 1508              	.LVL181:
 1509              	.L115:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
 1510              		.loc 1 470 0
 1511 0456 0020     		movs	r0, #0
 1512              	.LVL182:
 1513 0458 BFE7     		b	.L38
 1514              	.LVL183:
 1515              	.L116:
 794:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****         }
 1516              		.loc 1 794 0
 1517 045a 8020     		movs	r0, #128
 1518              	.LVL184:
 1519 045c 0002     		lsls	r0, r0, #8
 1520 045e BCE7     		b	.L38
 1521              	.LVL185:
 1522              	.L117:
 470:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   uint32_t srcclk;
ARM GAS  /tmp/ccWuVEKf.s 			page 45


 1523              		.loc 1 470 0
 1524 0460 0020     		movs	r0, #0
 1525              	.LVL186:
 1526 0462 BAE7     		b	.L38
 1527              	.LVL187:
 1528              	.L118:
 1529 0464 0020     		movs	r0, #0
 1530              	.LVL188:
 859:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1531              		.loc 1 859 0
 1532 0466 B8E7     		b	.L38
 1533              	.L138:
 1534              		.align	2
 1535              	.L137:
 1536 0468 00100240 		.word	1073876992
 1537 046c 90D00300 		.word	250000
 1538 0470 0024F400 		.word	16000000
 1539 0474 12800000 		.word	32786
 1540 0478 80BB0000 		.word	48000
 1541              		.cfi_endproc
 1542              	.LFE175:
 1544              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 1545              		.align	1
 1546              		.global	HAL_RCCEx_EnableLSCO
 1547              		.syntax unified
 1548              		.code	16
 1549              		.thumb_func
 1550              		.fpu softvfp
 1552              	HAL_RCCEx_EnableLSCO:
 1553              	.LFB176:
 861:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 862:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 863:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @}
 864:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 865:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 866:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
 867:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
 868:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  *
 869:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @verbatim
 870:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 871:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
 872:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****  ===============================================================================
 873:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     [..]
 874:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
 875:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     activation or deactivation of LSE CSS, Low speed clock output and
 876:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     clock after wake-up from STOP mode.
 877:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** @endverbatim
 878:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @{
 879:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 880:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 881:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 882:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
 883:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
 884:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
 885:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
 886:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
 887:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
ARM GAS  /tmp/ccWuVEKf.s 			page 46


 888:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 889:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
 890:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1554              		.loc 1 890 0
 1555              		.cfi_startproc
 1556              		@ args = 0, pretend = 0, frame = 32
 1557              		@ frame_needed = 0, uses_anonymous_args = 0
 1558              	.LVL189:
 1559 0000 30B5     		push	{r4, r5, lr}
 1560              	.LCFI3:
 1561              		.cfi_def_cfa_offset 12
 1562              		.cfi_offset 4, -12
 1563              		.cfi_offset 5, -8
 1564              		.cfi_offset 14, -4
 1565 0002 89B0     		sub	sp, sp, #36
 1566              	.LCFI4:
 1567              		.cfi_def_cfa_offset 48
 1568 0004 0500     		movs	r5, r0
 1569              	.LVL190:
 1570              	.LBB5:
 891:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 894:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 895:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Check the parameters */
 896:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
 897:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 898:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
 899:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   LSCO_CLK_ENABLE();
 1571              		.loc 1 899 0
 1572 0006 224C     		ldr	r4, .L149
 1573 0008 626B     		ldr	r2, [r4, #52]
 1574 000a 0123     		movs	r3, #1
 1575 000c 1A43     		orrs	r2, r3
 1576 000e 6263     		str	r2, [r4, #52]
 1577 0010 626B     		ldr	r2, [r4, #52]
 1578 0012 1340     		ands	r3, r2
 1579 0014 0193     		str	r3, [sp, #4]
 1580 0016 019B     		ldr	r3, [sp, #4]
 1581              	.LBE5:
 900:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 901:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
 902:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
 1582              		.loc 1 902 0
 1583 0018 0423     		movs	r3, #4
 1584 001a 0393     		str	r3, [sp, #12]
 903:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 1585              		.loc 1 903 0
 1586 001c 013B     		subs	r3, r3, #1
 1587 001e 0493     		str	r3, [sp, #16]
 904:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1588              		.loc 1 904 0
 1589 0020 0693     		str	r3, [sp, #24]
 905:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 1590              		.loc 1 905 0
 1591 0022 0023     		movs	r3, #0
 1592 0024 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccWuVEKf.s 			page 47


 906:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 1593              		.loc 1 906 0
 1594 0026 A020     		movs	r0, #160
 1595              	.LVL191:
 1596 0028 03A9     		add	r1, sp, #12
 1597 002a C005     		lsls	r0, r0, #23
 1598 002c FFF7FEFF 		bl	HAL_GPIO_Init
 1599              	.LVL192:
 907:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 908:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
 909:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1600              		.loc 1 909 0
 1601 0030 E36B     		ldr	r3, [r4, #60]
 1602 0032 DB00     		lsls	r3, r3, #3
 1603 0034 1DD4     		bmi	.L144
 1604              	.LBB6:
 910:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 911:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1605              		.loc 1 911 0
 1606 0036 E16B     		ldr	r1, [r4, #60]
 1607 0038 8020     		movs	r0, #128
 1608 003a 4005     		lsls	r0, r0, #21
 1609 003c 0143     		orrs	r1, r0
 1610 003e E163     		str	r1, [r4, #60]
 1611 0040 E36B     		ldr	r3, [r4, #60]
 1612 0042 0340     		ands	r3, r0
 1613 0044 0293     		str	r3, [sp, #8]
 1614 0046 029B     		ldr	r3, [sp, #8]
 1615              	.LVL193:
 1616              	.LBE6:
 912:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1617              		.loc 1 912 0
 1618 0048 0124     		movs	r4, #1
 1619              	.LVL194:
 1620              	.L140:
 913:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 914:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1621              		.loc 1 914 0
 1622 004a 124B     		ldr	r3, .L149+4
 1623 004c 1B68     		ldr	r3, [r3]
 1624 004e DB05     		lsls	r3, r3, #23
 1625 0050 11D5     		bpl	.L146
 893:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1626              		.loc 1 893 0
 1627 0052 0021     		movs	r1, #0
 1628              	.LVL195:
 1629              	.L141:
 915:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 918:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 919:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 920:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
 1630              		.loc 1 920 0
 1631 0054 0E4A     		ldr	r2, .L149
 1632 0056 D06D     		ldr	r0, [r2, #92]
 1633 0058 0F4B     		ldr	r3, .L149+8
ARM GAS  /tmp/ccWuVEKf.s 			page 48


 1634 005a 1840     		ands	r0, r3
 1635 005c 2843     		orrs	r0, r5
 1636 005e 8023     		movs	r3, #128
 1637 0060 5B04     		lsls	r3, r3, #17
 1638 0062 1843     		orrs	r0, r3
 1639 0064 D065     		str	r0, [r2, #92]
 921:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 922:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1640              		.loc 1 922 0
 1641 0066 0129     		cmp	r1, #1
 1642 0068 09D0     		beq	.L147
 1643              	.LVL196:
 1644              	.L142:
 923:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 925:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 926:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
 1645              		.loc 1 926 0
 1646 006a 012C     		cmp	r4, #1
 1647 006c 0AD0     		beq	.L148
 1648              	.L139:
 927:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 929:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 930:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1649              		.loc 1 930 0
 1650 006e 09B0     		add	sp, sp, #36
 1651              		@ sp needed
 1652              	.LVL197:
 1653              	.LVL198:
 1654 0070 30BD     		pop	{r4, r5, pc}
 1655              	.LVL199:
 1656              	.L144:
 892:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1657              		.loc 1 892 0
 1658 0072 0024     		movs	r4, #0
 1659 0074 E9E7     		b	.L140
 1660              	.LVL200:
 1661              	.L146:
 916:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1662              		.loc 1 916 0
 1663 0076 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1664              	.LVL201:
 917:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1665              		.loc 1 917 0
 1666 007a 0121     		movs	r1, #1
 1667 007c EAE7     		b	.L141
 1668              	.LVL202:
 1669              	.L147:
 924:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1670              		.loc 1 924 0
 1671 007e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1672              	.LVL203:
 1673 0082 F2E7     		b	.L142
 1674              	.L148:
 928:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1675              		.loc 1 928 0
ARM GAS  /tmp/ccWuVEKf.s 			page 49


 1676 0084 024A     		ldr	r2, .L149
 1677 0086 D36B     		ldr	r3, [r2, #60]
 1678 0088 0449     		ldr	r1, .L149+12
 1679 008a 0B40     		ands	r3, r1
 1680 008c D363     		str	r3, [r2, #60]
 1681              		.loc 1 930 0
 1682 008e EEE7     		b	.L139
 1683              	.L150:
 1684              		.align	2
 1685              	.L149:
 1686 0090 00100240 		.word	1073876992
 1687 0094 00700040 		.word	1073770496
 1688 0098 FFFFFFFC 		.word	-50331649
 1689 009c FFFFFFEF 		.word	-268435457
 1690              		.cfi_endproc
 1691              	.LFE176:
 1693              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 1694              		.align	1
 1695              		.global	HAL_RCCEx_DisableLSCO
 1696              		.syntax unified
 1697              		.code	16
 1698              		.thumb_func
 1699              		.fpu softvfp
 1701              	HAL_RCCEx_DisableLSCO:
 1702              	.LFB177:
 931:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 932:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** /**
 933:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
 934:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   * @retval None
 935:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   */
 936:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
 937:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** {
 1703              		.loc 1 937 0
 1704              		.cfi_startproc
 1705              		@ args = 0, pretend = 0, frame = 8
 1706              		@ frame_needed = 0, uses_anonymous_args = 0
 1707 0000 10B5     		push	{r4, lr}
 1708              	.LCFI5:
 1709              		.cfi_def_cfa_offset 8
 1710              		.cfi_offset 4, -8
 1711              		.cfi_offset 14, -4
 1712 0002 82B0     		sub	sp, sp, #8
 1713              	.LCFI6:
 1714              		.cfi_def_cfa_offset 16
 1715              	.LVL204:
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 940:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 941:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
 942:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 1716              		.loc 1 942 0
 1717 0004 164B     		ldr	r3, .L161
 1718 0006 DB6B     		ldr	r3, [r3, #60]
 1719 0008 DB00     		lsls	r3, r3, #3
 1720 000a 1AD4     		bmi	.L156
 1721              	.LBB7:
 943:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccWuVEKf.s 			page 50


 944:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 1722              		.loc 1 944 0
 1723 000c 144A     		ldr	r2, .L161
 1724 000e D16B     		ldr	r1, [r2, #60]
 1725 0010 8020     		movs	r0, #128
 1726 0012 4005     		lsls	r0, r0, #21
 1727 0014 0143     		orrs	r1, r0
 1728 0016 D163     		str	r1, [r2, #60]
 1729 0018 D36B     		ldr	r3, [r2, #60]
 1730 001a 0340     		ands	r3, r0
 1731 001c 0193     		str	r3, [sp, #4]
 1732 001e 019B     		ldr	r3, [sp, #4]
 1733              	.LVL205:
 1734              	.LBE7:
 945:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 1735              		.loc 1 945 0
 1736 0020 0124     		movs	r4, #1
 1737              	.LVL206:
 1738              	.L152:
 946:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 947:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 1739              		.loc 1 947 0
 1740 0022 104B     		ldr	r3, .L161+4
 1741 0024 1B68     		ldr	r3, [r3]
 1742 0026 DB05     		lsls	r3, r3, #23
 1743 0028 0DD5     		bpl	.L158
 939:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 1744              		.loc 1 939 0
 1745 002a 0021     		movs	r1, #0
 1746              	.LVL207:
 1747              	.L153:
 948:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 949:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 952:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 953:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 954:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
 1748              		.loc 1 954 0
 1749 002c 0C4A     		ldr	r2, .L161
 1750 002e D36D     		ldr	r3, [r2, #92]
 1751 0030 0D48     		ldr	r0, .L161+8
 1752 0032 0340     		ands	r3, r0
 1753 0034 D365     		str	r3, [r2, #92]
 955:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** 
 956:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   /* Restore previous configuration */
 957:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (backupchanged == SET)
 1754              		.loc 1 957 0
 1755 0036 0129     		cmp	r1, #1
 1756 0038 09D0     		beq	.L159
 1757              	.LVL208:
 1758              	.L154:
 958:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 959:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
 961:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 962:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   if (pwrclkchanged == SET)
ARM GAS  /tmp/ccWuVEKf.s 			page 51


 1759              		.loc 1 962 0
 1760 003a 012C     		cmp	r4, #1
 1761 003c 0AD0     		beq	.L160
 1762              	.L151:
 963:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   {
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
 965:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 966:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c **** }
 1763              		.loc 1 966 0
 1764 003e 02B0     		add	sp, sp, #8
 1765              		@ sp needed
 1766              	.LVL209:
 1767 0040 10BD     		pop	{r4, pc}
 1768              	.LVL210:
 1769              	.L156:
 938:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 1770              		.loc 1 938 0
 1771 0042 0024     		movs	r4, #0
 1772 0044 EDE7     		b	.L152
 1773              	.LVL211:
 1774              	.L158:
 950:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****     backupchanged = SET;
 1775              		.loc 1 950 0
 1776 0046 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1777              	.LVL212:
 951:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1778              		.loc 1 951 0
 1779 004a 0121     		movs	r1, #1
 1780 004c EEE7     		b	.L153
 1781              	.LVL213:
 1782              	.L159:
 960:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1783              		.loc 1 960 0
 1784 004e FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 1785              	.LVL214:
 1786 0052 F2E7     		b	.L154
 1787              	.L160:
 964:Drivers/STM32G0xx_HAL_Driver/Src/stm32g0xx_hal_rcc_ex.c ****   }
 1788              		.loc 1 964 0
 1789 0054 024A     		ldr	r2, .L161
 1790 0056 D36B     		ldr	r3, [r2, #60]
 1791 0058 0449     		ldr	r1, .L161+12
 1792 005a 0B40     		ands	r3, r1
 1793 005c D363     		str	r3, [r2, #60]
 1794              		.loc 1 966 0
 1795 005e EEE7     		b	.L151
 1796              	.L162:
 1797              		.align	2
 1798              	.L161:
 1799 0060 00100240 		.word	1073876992
 1800 0064 00700040 		.word	1073770496
 1801 0068 FFFFFFFE 		.word	-16777217
 1802 006c FFFFFFEF 		.word	-268435457
 1803              		.cfi_endproc
 1804              	.LFE177:
 1806              		.text
 1807              	.Letext0:
ARM GAS  /tmp/ccWuVEKf.s 			page 52


 1808              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1809              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1810              		.file 4 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/system_stm32g0xx.h"
 1811              		.file 5 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g071xx.h"
 1812              		.file 6 "Drivers/CMSIS/Device/ST/STM32G0xx/Include/stm32g0xx.h"
 1813              		.file 7 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_def.h"
 1814              		.file 8 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc_ex.h"
 1815              		.file 9 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_gpio.h"
 1816              		.file 10 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_flash.h"
 1817              		.file 11 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal.h"
 1818              		.file 12 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_pwr.h"
 1819              		.file 13 "Drivers/STM32G0xx_HAL_Driver/Inc/stm32g0xx_hal_rcc.h"
ARM GAS  /tmp/ccWuVEKf.s 			page 53


DEFINED SYMBOLS
                            *ABS*:00000000 stm32g0xx_hal_rcc_ex.c
     /tmp/ccWuVEKf.s:16     .text.HAL_RCCEx_PeriphCLKConfig:00000000 $t
     /tmp/ccWuVEKf.s:23     .text.HAL_RCCEx_PeriphCLKConfig:00000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccWuVEKf.s:423    .text.HAL_RCCEx_PeriphCLKConfig:00000210 $d
     /tmp/ccWuVEKf.s:440    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 $t
     /tmp/ccWuVEKf.s:447    .text.HAL_RCCEx_GetPeriphCLKConfig:00000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccWuVEKf.s:533    .text.HAL_RCCEx_GetPeriphCLKConfig:00000078 $d
     /tmp/ccWuVEKf.s:540    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 $t
     /tmp/ccWuVEKf.s:547    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccWuVEKf.s:1169   .text.HAL_RCCEx_GetPeriphCLKFreq:0000030c $d
     /tmp/ccWuVEKf.s:1175   .text.HAL_RCCEx_GetPeriphCLKFreq:00000318 $t
     /tmp/ccWuVEKf.s:1536   .text.HAL_RCCEx_GetPeriphCLKFreq:00000468 $d
     /tmp/ccWuVEKf.s:1545   .text.HAL_RCCEx_EnableLSCO:00000000 $t
     /tmp/ccWuVEKf.s:1552   .text.HAL_RCCEx_EnableLSCO:00000000 HAL_RCCEx_EnableLSCO
     /tmp/ccWuVEKf.s:1686   .text.HAL_RCCEx_EnableLSCO:00000090 $d
     /tmp/ccWuVEKf.s:1694   .text.HAL_RCCEx_DisableLSCO:00000000 $t
     /tmp/ccWuVEKf.s:1701   .text.HAL_RCCEx_DisableLSCO:00000000 HAL_RCCEx_DisableLSCO
     /tmp/ccWuVEKf.s:1799   .text.HAL_RCCEx_DisableLSCO:00000060 $d

UNDEFINED SYMBOLS
HAL_GetTick
__aeabi_uidiv
HAL_RCC_GetPCLK1Freq
HAL_RCC_GetSysClockFreq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
