// Seed: 2081172313
module module_0 ();
  wire id_1;
  wire id_2;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    input tri id_4,
    input uwire id_5
);
  assign id_0 = 1;
  integer id_7;
  module_0 modCall_1 ();
  parameter id_8 = "";
  wor id_9;
  id_10(
      id_9, id_8 ? id_3 : id_5, id_7, id_2, id_2, 1'h0, id_8 == 1, id_2
  );
  wor id_11;
  assign id_2 = id_11;
endmodule
