//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	sum
.extern .shared .align 4 .b8 sdata[];

.visible .entry sum(
	.param .u64 sum_param_0,
	.param .u64 sum_param_1,
	.param .u32 sum_param_2
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<8>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<11>;


	ld.param.u64 	%rd3, [sum_param_0];
	ld.param.u64 	%rd2, [sum_param_1];
	ld.param.u32 	%r10, [sum_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r11, %r1, 1;
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r4, %r11, %r2, %r3;
	cvta.to.global.u64 	%rd1, %rd3;
	mul.wide.u32 	%rd4, %r4, 4;
	add.s64 	%rd5, %rd1, %rd4;
	ld.global.f32 	%f1, [%rd5];
	shl.b32 	%r12, %r3, 2;
	mov.u32 	%r13, sdata;
	add.s32 	%r5, %r13, %r12;
	st.shared.f32 	[%r5], %f1;
	add.s32 	%r6, %r4, %r2;
	setp.ge.u32	%p1, %r6, %r10;
	@%p1 bra 	BB0_2;

	mul.wide.u32 	%rd6, %r6, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.f32 	%f2, [%rd7];
	add.f32 	%f3, %f2, %f1;
	st.shared.f32 	[%r5], %f3;

BB0_2:
	bar.sync 	0;
	setp.ge.u32	%p2, %r4, %r10;
	@%p2 bra 	BB0_9;

	shr.u32 	%r18, %r2, 1;
	setp.eq.s32	%p3, %r18, 0;
	@%p3 bra 	BB0_7;

BB0_4:
	setp.ge.u32	%p4, %r3, %r18;
	@%p4 bra 	BB0_6;

	add.s32 	%r14, %r18, %r3;
	shl.b32 	%r15, %r14, 2;
	add.s32 	%r17, %r13, %r15;
	ld.shared.f32 	%f4, [%r5];
	ld.shared.f32 	%f5, [%r17];
	add.f32 	%f6, %f5, %f4;
	st.shared.f32 	[%r5], %f6;

BB0_6:
	bar.sync 	0;
	shr.s32 	%r18, %r18, 1;
	setp.gt.s32	%p5, %r18, 0;
	@%p5 bra 	BB0_4;

BB0_7:
	setp.ne.s32	%p6, %r3, 0;
	@%p6 bra 	BB0_9;

	cvta.to.global.u64 	%rd8, %rd2;
	ld.shared.f32 	%f7, [sdata];
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd8, %rd9;
	st.global.f32 	[%rd10], %f7;

BB0_9:
	ret;
}


