Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May 24 00:15:56 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              17 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             126 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                         Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/clear                     |                                                                |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                               |                                                                |                4 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/teller2[31]_i_2_n_0       |                                                                |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/clear                     | design_1_i/VHDL_74HC595_Matrix_0/U0/current_number[31]_i_1_n_0 |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/teller2[31]_i_2_n_0       | design_1_i/VHDL_74HC595_Matrix_0/U0/teller2[31]_i_1_n_0        |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                               | design_1_i/VHDL_74HC595_Matrix_0/U0/clear                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                               | design_1_i/VHDL_74HC595_Matrix_0/U0/teller2[31]_i_2_n_0        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/counter[31]_i_2_n_0       | design_1_i/VHDL_74HC595_Matrix_0/U0/counter[31]_i_1_n_0        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter[31]_i_2_n_0 | design_1_i/VHDL_74HC595_Matrix_0/U0/delay_counter[31]_i_1_n_0  |                9 |             32 |
+-------------------------------------+---------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


