#undef MX6PAD
#undef MX6NAME
#undef MX6

#ifdef FOR_DL_SOLO
#define MX6(a) MX6DL_##a
#define MX6PAD(a) MX6DL_PAD_##a
#define MX6NAME(a) mx6dl_solo_##a
#else
#define MX6(a) MX6Q_##a
#define MX6PAD(a) MX6Q_PAD_##a
#define MX6NAME(a) mx6q_##a
#endif

#define MX6Q_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ	(PAD_CTL_PKE | PAD_CTL_PUE |	\
		PAD_CTL_PUS_22K_UP  | PAD_CTL_SPEED_LOW |		\
		PAD_CTL_DSE_40ohm   | PAD_CTL_SRE_FAST  | PAD_CTL_HYS)
#define MX6DL_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ	MX6Q_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ

#define MX6Q_USDHC_PAD_CTRL_50MHZ	MX6Q_USDHC_PAD_CTRL
#define MX6Q_PAD_SD3_CLK__USDHC3_CLK	MX6Q_PAD_SD3_CLK__USDHC3_CLK_50MHZ
#define MX6Q_PAD_SD3_CMD__USDHC3_CMD	MX6Q_PAD_SD3_CMD__USDHC3_CMD_50MHZ
#define MX6Q_PAD_SD3_DAT0__USDHC3_DAT0	MX6Q_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ
#define MX6Q_PAD_SD3_DAT1__USDHC3_DAT1	MX6Q_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ
#define MX6Q_PAD_SD3_DAT2__USDHC3_DAT2	MX6Q_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ
#define MX6Q_PAD_SD3_DAT3__USDHC3_DAT3	MX6Q_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ
#define MX6Q_PAD_SD4_CLK__USDHC4_CLK	MX6Q_PAD_SD4_CLK__USDHC4_CLK_50MHZ
#define MX6Q_PAD_SD4_CMD__USDHC4_CMD	MX6Q_PAD_SD4_CMD__USDHC4_CMD_50MHZ
#define MX6Q_PAD_SD4_DAT0__USDHC4_DAT0	MX6Q_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ
#define MX6Q_PAD_SD4_DAT1__USDHC4_DAT1	MX6Q_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ
#define MX6Q_PAD_SD4_DAT2__USDHC4_DAT2	MX6Q_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ
#define MX6Q_PAD_SD4_DAT3__USDHC4_DAT3	MX6Q_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ

#define MX6DL_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ	MX6Q_USDHC_PAD_CTRL_22KPU_40OHM_50MHZ
#define MX6DL_USDHC_PAD_CTRL_50MHZ	MX6DL_USDHC_PAD_CTRL
#define MX6DL_PAD_SD3_CLK__USDHC3_CLK	MX6DL_PAD_SD3_CLK__USDHC3_CLK_50MHZ
#define MX6DL_PAD_SD3_CMD__USDHC3_CMD	MX6DL_PAD_SD3_CMD__USDHC3_CMD_50MHZ
#define MX6DL_PAD_SD3_DAT0__USDHC3_DAT0	MX6DL_PAD_SD3_DAT0__USDHC3_DAT0_50MHZ
#define MX6DL_PAD_SD3_DAT1__USDHC3_DAT1	MX6DL_PAD_SD3_DAT1__USDHC3_DAT1_50MHZ
#define MX6DL_PAD_SD3_DAT2__USDHC3_DAT2	MX6DL_PAD_SD3_DAT2__USDHC3_DAT2_50MHZ
#define MX6DL_PAD_SD3_DAT3__USDHC3_DAT3	MX6DL_PAD_SD3_DAT3__USDHC3_DAT3_50MHZ
#define MX6DL_PAD_SD4_CLK__USDHC4_CLK	MX6DL_PAD_SD4_CLK__USDHC4_CLK_50MHZ
#define MX6DL_PAD_SD4_CMD__USDHC4_CMD	MX6DL_PAD_SD4_CMD__USDHC4_CMD_50MHZ
#define MX6DL_PAD_SD4_DAT0__USDHC4_DAT0	MX6DL_PAD_SD4_DAT0__USDHC4_DAT0_50MHZ
#define MX6DL_PAD_SD4_DAT1__USDHC4_DAT1	MX6DL_PAD_SD4_DAT1__USDHC4_DAT1_50MHZ
#define MX6DL_PAD_SD4_DAT2__USDHC4_DAT2	MX6DL_PAD_SD4_DAT2__USDHC4_DAT2_50MHZ
#define MX6DL_PAD_SD4_DAT3__USDHC4_DAT3	MX6DL_PAD_SD4_DAT3__USDHC4_DAT3_50MHZ


#define WEAK (PAD_CTL_PUE | PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_240ohm | PAD_CTL_SPEED_LOW)
#define OUTPUT_40OHM (PAD_CTL_DSE_40ohm | PAD_CTL_SPEED_LOW)
#define CLKO_PAD (PAD_CTL_DSE_240ohm | PAD_CTL_SPEED_HIGH)

#define NP(id, pin, pad_ctl) \
	NEW_PAD_CTRL(MX6PAD(SD##id##_##pin##__USDHC##id##_##pin), MX6(pad_ctl))

#define SD_PINS(id, pad_ctl) \
	NP(id, CLK, pad_ctl),	\
	NP(id, CMD, pad_ctl),	\
	NP(id, DAT0, pad_ctl),	\
	NP(id, DAT1, pad_ctl),	\
	NP(id, DAT2, pad_ctl),	\
	NP(id, DAT3, pad_ctl)

static iomux_v3_cfg_t MX6NAME(common_pads)[] = {
	/* AUDMUX */
	MX6PAD(CSI0_DAT7__AUDMUX_AUD3_RXD),
	MX6PAD(CSI0_DAT4__AUDMUX_AUD3_TXC),
	MX6PAD(CSI0_DAT5__AUDMUX_AUD3_TXD),
	MX6PAD(CSI0_DAT6__AUDMUX_AUD3_TXFS),

	/* UART3 */
	MX6PAD(EIM_D24__UART3_TXD),
	MX6PAD(EIM_D25__UART3_RXD),
	MX6PAD(EIM_D23__UART3_CTS),
	MX6PAD(EIM_D31__UART3_RTS),

	/* CCM  */
	MX6PAD(GPIO_0__CCM_CLKO),		/* SGTL500 sys_mclk */

	/* ECSPI1 */
	MX6PAD(EIM_D17__ECSPI1_MISO),
	MX6PAD(EIM_D18__ECSPI1_MOSI),
	MX6PAD(EIM_D16__ECSPI1_SCLK),
	MX6PAD(EIM_D19__GPIO_3_19),	/*SS1*/

	/* I2C1 */
	MX6PAD(EIM_D21__I2C1_SCL),	/* GPIO3[21] */
	MX6PAD(EIM_D28__I2C1_SDA),	/* GPIO3[28] */

	/* RTC Interrupt */
	MX6PAD(NANDF_CLE__GPIO_6_7),

	/* I2C2 */
	MX6PAD(KEY_COL3__I2C2_SCL),	/* GPIO4[12] */
	MX6PAD(KEY_ROW3__I2C2_SDA),	/* GPIO4[13] */

	/* I2C3 - Camera */
	MX6PAD(GPIO_5__I2C3_SCL),	/* GPIO1[5] */
	MX6PAD(GPIO_16__I2C3_SDA),	/* GPIO7[11] */

	/* IR status */
	MX6PAD(GPIO_9__GPIO_1_9),

	/* PWM1 */
	MX6PAD(SD1_DAT3__PWM1_PWMO),    /* GPIO1[21] */

	/* PWM3 */
	NEW_PAD_CTRL(MX6PAD(SD1_DAT1__PWM3_PWMO),
		     CLKO_PAD),		/* MIPI_CAMERA */

	/* PWM4 */
	NEW_PAD_CTRL(MX6PAD(SD1_CMD__PWM4_PWMO),
		     CLKO_PAD),		/* BUZZER */

	/* UART2 for debug */
	MX6PAD(EIM_D26__UART2_TXD),
	MX6PAD(EIM_D27__UART2_RXD),

	/* USBOTG ID pin */
	MX6PAD(GPIO_1__USBOTG_ID),

	/* USB OC pin */
	MX6PAD(KEY_COL4__USBOH3_USBOTG_OC),
	MX6PAD(EIM_D30__USBOH3_USBH1_OC),

	/* USDHC4 */
	SD_PINS(4, USDHC_PAD_CTRL_50MHZ),
	MX6PAD(NANDF_D6__GPIO_2_6), 	/* CD */

	/* USDHC3 */
	SD_PINS(3, USDHC_PAD_CTRL_50MHZ),
	MX6PAD(SD3_DAT5__GPIO_7_0), 	/* CD */

	/* USDHC2 */
	SD_PINS(2, USDHC_PAD_CTRL_50MHZ),

	NEW_PAD_CTRL(MX6PAD(DI0_PIN4__GPIO_4_20),
		     WEAK_PULLUP),			/* I2C Touch IRQ */

	NEW_PAD_CTRL(MX6PAD(GPIO_2__GPIO_1_2),OUTPUT_40OHM),	/* powerdown_reply - output to latch power */
	MX6PAD(GPIO_3__GPIO_1_3),				/* powerlow - input reflecting power state */
	NEW_PAD_CTRL(MX6PAD(GPIO_6__GPIO_1_6),WEAK_PULLUP),	/* powerdown_notice - input reflecting button press */
	MX6PAD(GPIO_18__GPIO_7_13),				/* buzzer */
	MX6PAD(GPIO_9__GPIO_1_9),				/* IR status */
	0
};

static iomux_v3_cfg_t MX6NAME(mipi_pads)[] = {
	MX6PAD(NANDF_WP_B__GPIO_6_9),		/* MIPI Powerdown */
	MX6PAD(NANDF_D5__GPIO_2_5),		/* MIPI camera reset */
	0
};

#define DISP_PAD_CTRL	PAD_CTL_DSE_120ohm

static iomux_v3_cfg_t MX6NAME(lcd_pads_enable)[] = {
	NEW_PAD_CTRL(MX6PAD(DI0_DISP_CLK__IPU1_DI0_DISP_CLK), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DI0_PIN15__IPU1_DI0_PIN15), DISP_PAD_CTRL),		/* DE */
	NEW_PAD_CTRL(MX6PAD(DI0_PIN2__IPU1_DI0_PIN2), DISP_PAD_CTRL),		/* HSync */
	NEW_PAD_CTRL(MX6PAD(DI0_PIN3__IPU1_DI0_PIN3), DISP_PAD_CTRL),		/* VSync */
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT0__IPU1_DISP0_DAT_0), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT1__IPU1_DISP0_DAT_1), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT2__IPU1_DISP0_DAT_2), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT3__IPU1_DISP0_DAT_3), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT4__IPU1_DISP0_DAT_4), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT5__IPU1_DISP0_DAT_5), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT6__IPU1_DISP0_DAT_6), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT7__IPU1_DISP0_DAT_7), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT8__IPU1_DISP0_DAT_8), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT9__IPU1_DISP0_DAT_9), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT10__IPU1_DISP0_DAT_10), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT11__IPU1_DISP0_DAT_11), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT12__IPU1_DISP0_DAT_12), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT13__IPU1_DISP0_DAT_13), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT14__IPU1_DISP0_DAT_14), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT15__IPU1_DISP0_DAT_15), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT16__IPU1_DISP0_DAT_16), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT17__IPU1_DISP0_DAT_17), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT18__IPU1_DISP0_DAT_18), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT19__IPU1_DISP0_DAT_19), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT20__IPU1_DISP0_DAT_20), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT21__IPU1_DISP0_DAT_21), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT22__IPU1_DISP0_DAT_22), DISP_PAD_CTRL),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT23__IPU1_DISP0_DAT_23), DISP_PAD_CTRL),
	0
};

#define WEAK_PD (PAD_CTL_PUE | PAD_CTL_PUS_100K_DOWN | PAD_CTL_DSE_240ohm | PAD_CTL_SPEED_LOW)

static iomux_v3_cfg_t MX6NAME(lcd_pads_disable)[] = {
	NEW_PAD_CTRL(MX6PAD(DI0_DISP_CLK__GPIO_4_16), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DI0_PIN15__GPIO_4_17), WEAK_PD),			/* DE */
	NEW_PAD_CTRL(MX6PAD(DI0_PIN2__GPIO_4_18), WEAK_PD),			/* HSync */
	NEW_PAD_CTRL(MX6PAD(DI0_PIN3__GPIO_4_19), WEAK_PD),			/* VSync */
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT0__GPIO_4_21), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT1__GPIO_4_22), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT2__GPIO_4_23), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT3__GPIO_4_24), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT4__GPIO_4_25), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT5__GPIO_4_26), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT6__GPIO_4_27), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT7__GPIO_4_28), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT8__GPIO_4_29), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT9__GPIO_4_30), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT10__GPIO_4_31), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT11__GPIO_5_5), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT12__GPIO_5_6), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT13__GPIO_5_7), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT14__GPIO_5_8), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT15__GPIO_5_9), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT16__GPIO_5_10), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT17__GPIO_5_11), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT18__GPIO_5_12), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT19__GPIO_5_13), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT20__GPIO_5_14), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT21__GPIO_5_15), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT22__GPIO_5_16), WEAK_PD),
	NEW_PAD_CTRL(MX6PAD(DISP0_DAT23__GPIO_5_17), WEAK_PD),
	0
};

#define MX6_USDHC_PAD_SETTING(id, speed, pad_ctl)	\
		MX6NAME(sd##id##_##speed##mhz)[] = { SD_PINS(id, pad_ctl), 0 }

static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 50, USDHC_PAD_CTRL_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(4, 200, USDHC_PAD_CTRL_200MHZ);

static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 50, USDHC_PAD_CTRL_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(3, 200, USDHC_PAD_CTRL_200MHZ);

static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 50, USDHC_PAD_CTRL_50MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 100, USDHC_PAD_CTRL_100MHZ);
static iomux_v3_cfg_t MX6_USDHC_PAD_SETTING(2, 200, USDHC_PAD_CTRL_200MHZ);

#define _50MHZ 0
#define _100MHZ 1
#define _200MHZ 2
#define SD_SPEED_CNT 3
static iomux_v3_cfg_t * MX6NAME(sd_pads)[] = {
	MX6NAME(sd4_50mhz),
	MX6NAME(sd4_100mhz),
	MX6NAME(sd4_200mhz),
	MX6NAME(sd3_50mhz),
	MX6NAME(sd3_100mhz),
	MX6NAME(sd3_200mhz),
	MX6NAME(sd2_50mhz),
	MX6NAME(sd2_100mhz),
	MX6NAME(sd2_200mhz),
};
