// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_49 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_74_p2;
wire   [0:0] comparison_30_fu_80_p2;
wire   [0:0] xor_ln195_fu_116_p2;
wire   [0:0] comparison_26_fu_86_p2;
wire   [0:0] activation_31_fu_110_p2;
wire   [0:0] xor_ln195_10_fu_134_p2;
wire   [0:0] comparison_31_fu_92_p2;
wire   [0:0] xor_ln195_11_fu_146_p2;
wire   [0:0] comparison_28_fu_98_p2;
wire   [0:0] activation_33_fu_122_p2;
wire   [0:0] comparison_29_fu_104_p2;
wire   [0:0] activation_34_fu_128_p2;
wire   [0:0] activation_fu_140_p2;
wire   [0:0] or_ln208_fu_170_p2;
wire   [0:0] activation_35_fu_152_p2;
wire   [1:0] zext_ln208_fu_176_p1;
wire   [0:0] or_ln208_17_fu_180_p2;
wire   [0:0] activation_36_fu_158_p2;
wire   [1:0] select_ln208_fu_186_p3;
wire   [1:0] select_ln208_20_fu_200_p3;
wire   [0:0] or_ln208_18_fu_194_p2;
wire   [2:0] zext_ln208_6_fu_208_p1;
wire   [0:0] or_ln208_19_fu_212_p2;
wire   [0:0] activation_37_fu_164_p2;
wire   [2:0] select_ln208_21_fu_218_p3;
wire   [0:0] or_ln208_20_fu_226_p2;
wire   [2:0] select_ln208_22_fu_232_p3;
wire   [2:0] tmp_fu_254_p8;
wire   [0:0] or_ln208_21_fu_240_p2;
wire   [31:0] tmp_fu_254_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_U21(
    .din0(32'd106799),
    .din1(32'd113975),
    .din2(32'd50571),
    .din3(32'd4294937206),
    .din4(32'd58348),
    .din5(32'd35288),
    .din6(32'd114159),
    .din7(tmp_fu_254_p8),
    .dout(tmp_fu_254_p9)
);

assign activation_31_fu_110_p2 = (comparison_fu_74_p2 ^ 1'd1);

assign activation_33_fu_122_p2 = (xor_ln195_fu_116_p2 & comparison_fu_74_p2);

assign activation_34_fu_128_p2 = (comparison_26_fu_86_p2 & activation_31_fu_110_p2);

assign activation_35_fu_152_p2 = (xor_ln195_11_fu_146_p2 & comparison_30_fu_80_p2);

assign activation_36_fu_158_p2 = (comparison_28_fu_98_p2 & activation_33_fu_122_p2);

assign activation_37_fu_164_p2 = (comparison_29_fu_104_p2 & activation_34_fu_128_p2);

assign activation_fu_140_p2 = (xor_ln195_10_fu_134_p2 & activation_31_fu_110_p2);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln208_21_fu_240_p2[0:0] == 1'b1) ? tmp_fu_254_p9 : 32'd0);

assign comparison_26_fu_86_p2 = (($signed(p_read1) < $signed(32'd124794)) ? 1'b1 : 1'b0);

assign comparison_28_fu_98_p2 = (($signed(p_read3) < $signed(32'd81380)) ? 1'b1 : 1'b0);

assign comparison_29_fu_104_p2 = (($signed(p_read2) < $signed(32'd61805)) ? 1'b1 : 1'b0);

assign comparison_30_fu_80_p2 = (($signed(p_read1) < $signed(32'd4294877387)) ? 1'b1 : 1'b0);

assign comparison_31_fu_92_p2 = (($signed(p_read1) < $signed(32'd4294829075)) ? 1'b1 : 1'b0);

assign comparison_fu_74_p2 = (($signed(p_read1) < $signed(32'd73288)) ? 1'b1 : 1'b0);

assign or_ln208_17_fu_180_p2 = (or_ln208_fu_170_p2 | activation_35_fu_152_p2);

assign or_ln208_18_fu_194_p2 = (or_ln208_17_fu_180_p2 | activation_36_fu_158_p2);

assign or_ln208_19_fu_212_p2 = (or_ln208_17_fu_180_p2 | activation_33_fu_122_p2);

assign or_ln208_20_fu_226_p2 = (or_ln208_19_fu_212_p2 | activation_37_fu_164_p2);

assign or_ln208_21_fu_240_p2 = (or_ln208_19_fu_212_p2 | activation_34_fu_128_p2);

assign or_ln208_fu_170_p2 = (comparison_31_fu_92_p2 | activation_fu_140_p2);

assign select_ln208_20_fu_200_p3 = ((or_ln208_17_fu_180_p2[0:0] == 1'b1) ? select_ln208_fu_186_p3 : 2'd3);

assign select_ln208_21_fu_218_p3 = ((or_ln208_18_fu_194_p2[0:0] == 1'b1) ? zext_ln208_6_fu_208_p1 : 3'd4);

assign select_ln208_22_fu_232_p3 = ((or_ln208_19_fu_212_p2[0:0] == 1'b1) ? select_ln208_21_fu_218_p3 : 3'd5);

assign select_ln208_fu_186_p3 = ((or_ln208_fu_170_p2[0:0] == 1'b1) ? zext_ln208_fu_176_p1 : 2'd2);

assign tmp_fu_254_p8 = ((or_ln208_20_fu_226_p2[0:0] == 1'b1) ? select_ln208_22_fu_232_p3 : 3'd6);

assign xor_ln195_10_fu_134_p2 = (comparison_26_fu_86_p2 ^ 1'd1);

assign xor_ln195_11_fu_146_p2 = (comparison_31_fu_92_p2 ^ 1'd1);

assign xor_ln195_fu_116_p2 = (comparison_30_fu_80_p2 ^ 1'd1);

assign zext_ln208_6_fu_208_p1 = select_ln208_20_fu_200_p3;

assign zext_ln208_fu_176_p1 = comparison_26_fu_86_p2;

endmodule //myproject_axi_decision_function_49
