0.6
2018.3
Dec  7 2018
00:33:28
D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.srcs/sim_1/new/fulladd1_sim.v,1573008872,verilog,,,,fulladd1_sim,,,,,,,,
D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.srcs/sources_1/new/fulladd1.v,1573008684,verilog,,D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.srcs/sim_1/new/fulladd1_sim.v,,fulladd1,,,,,,,,
