<stg><name>handle_outcome</name>


<trans_list>

<trans id="194" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln1065" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %loop_index11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index11"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %in_AOV = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_AOV"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %outcome_AOV = alloca i64 1

]]></Node>
<StgValue><ssdm name="outcome_AOV"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="297" op_0_bw="297" op_1_bw="297">
<![CDATA[
entry:28 %destStream_read = read i297 @_ssdm_op_Read.ap_fifo.volatile.i297P0A, i297 %destStream

]]></Node>
<StgValue><ssdm name="destStream_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %tmp_executionId_V = partselect i8 @_ssdm_op_PartSelect.i8.i297.i32.i32, i297 %destStream_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_executionId_V"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %tmp_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i297.i32.i32, i297 %destStream_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_taskId_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="297" op_2_bw="32">
<![CDATA[
entry:31 %in_fault = bitselect i1 @_ssdm_op_BitSelect.i1.i297.i32, i297 %destStream_read, i32 40

]]></Node>
<StgValue><ssdm name="in_fault"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:32 %trunc_ln145_5 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 41, i32 72

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 73, i32 104

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 105, i32 136

]]></Node>
<StgValue><ssdm name="trunc_ln145_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln145_8 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 137, i32 168

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 169, i32 200

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %trunc_ln145_s = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 201, i32 232

]]></Node>
<StgValue><ssdm name="trunc_ln145_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln145_1 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 233, i32 264

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i297.i32.i32, i297 %destStream_read, i32 265, i32 296

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
entry:40 %bitcast_ln145 = bitcast i32 %trunc_ln145_5

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %dout_AOV_addr = getelementptr i32 %in_AOV, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dout_AOV_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:42 %store_ln145 = store i32 %bitcast_ln145, i3 %dout_AOV_addr

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
entry:43 %bitcast_ln145_1 = bitcast i32 %trunc_ln145_6

]]></Node>
<StgValue><ssdm name="bitcast_ln145_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %dout_AOV_addr_1 = getelementptr i32 %in_AOV, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:45 %store_ln145 = store i32 %bitcast_ln145_1, i3 %dout_AOV_addr_1

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:64 %store_ln447 = store i4 0, i4 %loop_index11

]]></Node>
<StgValue><ssdm name="store_ln447"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
entry:46 %bitcast_ln145_2 = bitcast i32 %trunc_ln145_7

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %dout_AOV_addr_2 = getelementptr i32 %in_AOV, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:48 %store_ln145 = store i32 %bitcast_ln145_2, i3 %dout_AOV_addr_2

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
entry:49 %bitcast_ln145_3 = bitcast i32 %trunc_ln145_8

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %dout_AOV_addr_3 = getelementptr i32 %in_AOV, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:51 %store_ln145 = store i32 %bitcast_ln145_3, i3 %dout_AOV_addr_3

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
entry:52 %bitcast_ln145_4 = bitcast i32 %trunc_ln145_9

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %dout_AOV_addr_4 = getelementptr i32 %in_AOV, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:54 %store_ln145 = store i32 %bitcast_ln145_4, i3 %dout_AOV_addr_4

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
entry:55 %bitcast_ln145_5 = bitcast i32 %trunc_ln145_s

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %dout_AOV_addr_5 = getelementptr i32 %in_AOV, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:57 %store_ln145 = store i32 %bitcast_ln145_5, i3 %dout_AOV_addr_5

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="288">
<![CDATA[
entry:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:2 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %errorInTask, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0">
<![CDATA[
entry:3 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i288 %outcomeInRam, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %errorInTask, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="297" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i297 %destStream, void @empty_9, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %errorInTask, void @empty_15, i32 0, i32 0, void @empty_29, i32 1, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_15, i32 0, i32 0, void @empty_29, i32 1, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:9 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_0, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:10 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_1, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:11 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_10, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:12 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_11, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:13 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_12, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:14 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_13, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:15 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_14, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:16 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_15, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:17 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_2, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:18 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_3, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:19 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_4, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:20 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_5, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:21 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_6, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:22 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_7, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:23 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_8, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:24 %specreset_ln716 = specreset void @_ssdm_op_SpecReset, i8 %p_ZL22failedTaskExecutionIds_9, i64 1, void @empty_29

]]></Node>
<StgValue><ssdm name="specreset_ln716"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_24, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
entry:58 %bitcast_ln145_6 = bitcast i32 %trunc_ln145_1

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %dout_AOV_addr_6 = getelementptr i32 %in_AOV, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:60 %store_ln145 = store i32 %bitcast_ln145_6, i3 %dout_AOV_addr_6

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
entry:61 %bitcast_ln145_7 = bitcast i32 %trunc_ln145_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %dout_AOV_addr_7 = getelementptr i32 %in_AOV, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:63 %store_ln145 = store i32 %bitcast_ln145_7, i3 %dout_AOV_addr_7

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
entry:65 %br_ln447 = br void %load-store-loop10

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
load-store-loop10:0 %loop_index11_load = load i4 %loop_index11

]]></Node>
<StgValue><ssdm name="loop_index11_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
load-store-loop10:1 %loop_index11_cast = zext i4 %loop_index11_load

]]></Node>
<StgValue><ssdm name="loop_index11_cast"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop10:2 %exitcond4 = icmp_eq  i4 %loop_index11_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop10:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop10:4 %empty = add i4 %loop_index11_load, i4 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop10:5 %br_ln0 = br i1 %exitcond4, void %load-store-loop10.split, void %memcpy-split9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop10.split:0 %dout_AOV_addr_8 = getelementptr i32 %in_AOV, i64 0, i64 %loop_index11_cast

]]></Node>
<StgValue><ssdm name="dout_AOV_addr_8"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop10.split:1 %dout_AOV_load = load i3 %dout_AOV_addr_8

]]></Node>
<StgValue><ssdm name="dout_AOV_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop10.split:4 %store_ln0 = store i4 %empty, i4 %loop_index11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="8">
<![CDATA[
memcpy-split9:0 %zext_ln587 = zext i8 %tmp_taskId_V

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
memcpy-split9:1 %errorInTask_addr = getelementptr i8 %errorInTask, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="errorInTask_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
memcpy-split9:2 %errorInTask_load = load i4 %errorInTask_addr

]]></Node>
<StgValue><ssdm name="errorInTask_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
load-store-loop10.split:1 %dout_AOV_load = load i3 %dout_AOV_addr_8

]]></Node>
<StgValue><ssdm name="dout_AOV_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop10.split:2 %outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 %loop_index11_cast

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
load-store-loop10.split:3 %store_ln0 = store i32 %dout_AOV_load, i3 %outcome_AOV_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop10.split:5 %br_ln0 = br void %load-store-loop10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="4">
<![CDATA[
memcpy-split9:2 %errorInTask_load = load i4 %errorInTask_addr

]]></Node>
<StgValue><ssdm name="errorInTask_load"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy-split9:3 %icmp_ln450 = icmp_eq  i8 %errorInTask_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln450"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split9:4 %br_ln450 = br i1 %icmp_ln450, void %land.lhs.true, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:0 %p_ZL22failedTaskExecutionIds_0_load = load i8 %p_ZL22failedTaskExecutionIds_0

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_0_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:1 %p_ZL22failedTaskExecutionIds_1_load = load i8 %p_ZL22failedTaskExecutionIds_1

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_1_load"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:2 %p_ZL22failedTaskExecutionIds_2_load = load i8 %p_ZL22failedTaskExecutionIds_2

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_2_load"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:3 %p_ZL22failedTaskExecutionIds_3_load = load i8 %p_ZL22failedTaskExecutionIds_3

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_3_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:4 %p_ZL22failedTaskExecutionIds_4_load = load i8 %p_ZL22failedTaskExecutionIds_4

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_4_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:5 %p_ZL22failedTaskExecutionIds_5_load = load i8 %p_ZL22failedTaskExecutionIds_5

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_5_load"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:6 %p_ZL22failedTaskExecutionIds_6_load = load i8 %p_ZL22failedTaskExecutionIds_6

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_6_load"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:7 %p_ZL22failedTaskExecutionIds_7_load = load i8 %p_ZL22failedTaskExecutionIds_7

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_7_load"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:8 %p_ZL22failedTaskExecutionIds_8_load = load i8 %p_ZL22failedTaskExecutionIds_8

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_8_load"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:9 %p_ZL22failedTaskExecutionIds_9_load = load i8 %p_ZL22failedTaskExecutionIds_9

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_9_load"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:10 %p_ZL22failedTaskExecutionIds_10_load = load i8 %p_ZL22failedTaskExecutionIds_10

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_10_load"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:11 %p_ZL22failedTaskExecutionIds_11_load = load i8 %p_ZL22failedTaskExecutionIds_11

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_11_load"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:12 %p_ZL22failedTaskExecutionIds_12_load = load i8 %p_ZL22failedTaskExecutionIds_12

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_12_load"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:13 %p_ZL22failedTaskExecutionIds_13_load = load i8 %p_ZL22failedTaskExecutionIds_13

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_13_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:14 %p_ZL22failedTaskExecutionIds_14_load = load i8 %p_ZL22failedTaskExecutionIds_14

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_14_load"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
land.lhs.true:15 %p_ZL22failedTaskExecutionIds_15_load = load i8 %p_ZL22failedTaskExecutionIds_15

]]></Node>
<StgValue><ssdm name="p_ZL22failedTaskExecutionIds_15_load"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8">
<![CDATA[
land.lhs.true:16 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.16i8.i8, i8 %p_ZL22failedTaskExecutionIds_0_load, i8 %p_ZL22failedTaskExecutionIds_1_load, i8 %p_ZL22failedTaskExecutionIds_2_load, i8 %p_ZL22failedTaskExecutionIds_3_load, i8 %p_ZL22failedTaskExecutionIds_4_load, i8 %p_ZL22failedTaskExecutionIds_5_load, i8 %p_ZL22failedTaskExecutionIds_6_load, i8 %p_ZL22failedTaskExecutionIds_7_load, i8 %p_ZL22failedTaskExecutionIds_8_load, i8 %p_ZL22failedTaskExecutionIds_9_load, i8 %p_ZL22failedTaskExecutionIds_10_load, i8 %p_ZL22failedTaskExecutionIds_11_load, i8 %p_ZL22failedTaskExecutionIds_12_load, i8 %p_ZL22failedTaskExecutionIds_13_load, i8 %p_ZL22failedTaskExecutionIds_14_load, i8 %p_ZL22failedTaskExecutionIds_15_load, i8 %tmp_taskId_V

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
land.lhs.true:17 %icmp_ln1065 = icmp_eq  i8 %tmp_s, i8 %tmp_executionId_V

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:18 %br_ln450 = br i1 %icmp_ln1065, void %if.then, void %if.end23

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:0 %outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
if.then:1 %outcome_AOV_load = load i3 %outcome_AOV_addr_1

]]></Node>
<StgValue><ssdm name="outcome_AOV_load"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:2 %outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
if.then:3 %outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1">
<![CDATA[
if.then:28 %zext_ln452 = zext i1 %in_fault

]]></Node>
<StgValue><ssdm name="zext_ln452"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
if.then:29 %store_ln452 = store i8 %zext_ln452, i4 %errorInTask_addr

]]></Node>
<StgValue><ssdm name="store_ln452"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="3">
<![CDATA[
if.then:1 %outcome_AOV_load = load i3 %outcome_AOV_addr_1

]]></Node>
<StgValue><ssdm name="outcome_AOV_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="3">
<![CDATA[
if.then:3 %outcome_AOV_load_1 = load i3 %outcome_AOV_addr_2

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_1"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_3"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
if.then:5 %outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_2"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:6 %outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
if.then:7 %outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="128" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="3">
<![CDATA[
if.then:5 %outcome_AOV_load_2 = load i3 %outcome_AOV_addr_3

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_2"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="3">
<![CDATA[
if.then:7 %outcome_AOV_load_3 = load i3 %outcome_AOV_addr_4

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_3"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:8 %outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_5"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
if.then:9 %outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_4"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:10 %outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
if.then:11 %outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="3">
<![CDATA[
if.then:9 %outcome_AOV_load_4 = load i3 %outcome_AOV_addr_5

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_4"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="3">
<![CDATA[
if.then:11 %outcome_AOV_load_5 = load i3 %outcome_AOV_addr_6

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_5"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:12 %outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_7"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
if.then:13 %outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_6"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:14 %outcome_AOV_addr_8 = getelementptr i32 %outcome_AOV, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="outcome_AOV_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
if.then:15 %outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="3">
<![CDATA[
if.then:13 %outcome_AOV_load_6 = load i3 %outcome_AOV_addr_7

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_6"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
if.then:15 %outcome_AOV_load_7 = load i3 %outcome_AOV_addr_8

]]></Node>
<StgValue><ssdm name="outcome_AOV_load_7"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:16 %outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="outcomeInRam_addr"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
if.then:17 %empty_62 = bitcast i32 %outcome_AOV_load

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
if.then:18 %empty_63 = bitcast i32 %outcome_AOV_load_1

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
if.then:19 %empty_64 = bitcast i32 %outcome_AOV_load_2

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
if.then:20 %empty_65 = bitcast i32 %outcome_AOV_load_3

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
if.then:21 %empty_66 = bitcast i32 %outcome_AOV_load_4

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
if.then:22 %empty_67 = bitcast i32 %outcome_AOV_load_5

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
if.then:23 %empty_68 = bitcast i32 %outcome_AOV_load_6

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
if.then:24 %empty_69 = bitcast i32 %outcome_AOV_load_7

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="297">
<![CDATA[
if.then:25 %empty_70 = trunc i297 %destStream_read

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
if.then:26 %tmp_110 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %empty_69, i32 %empty_68, i32 %empty_67, i32 %empty_66, i32 %empty_65, i32 %empty_64, i32 %empty_63, i32 %empty_62, i32 %empty_70

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="288" op_3_bw="36">
<![CDATA[
if.then:27 %store_ln145 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_110, i36 68719476735

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:30 %br_ln454 = br i1 %in_fault, void %if.end, void %if.then14

]]></Node>
<StgValue><ssdm name="br_ln454"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="4" op_1_bw="297" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then14:0 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i297.i32.i32, i297 %destStream_read, i32 32, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
if.then14:1 %switch_ln455 = switch i4 %trunc_ln, void %arrayidx1816.0.0.01.case.15, i4 0, void %arrayidx1816.0.0.01.case.0, i4 1, void %arrayidx1816.0.0.01.case.1, i4 2, void %arrayidx1816.0.0.01.case.2, i4 3, void %arrayidx1816.0.0.01.case.3, i4 4, void %arrayidx1816.0.0.01.case.4, i4 5, void %arrayidx1816.0.0.01.case.5, i4 6, void %arrayidx1816.0.0.01.case.6, i4 7, void %arrayidx1816.0.0.01.case.7, i4 8, void %arrayidx1816.0.0.01.case.8, i4 9, void %arrayidx1816.0.0.01.case.9, i4 10, void %arrayidx1816.0.0.01.case.10, i4 11, void %arrayidx1816.0.0.01.case.11, i4 12, void %arrayidx1816.0.0.01.case.12, i4 13, void %arrayidx1816.0.0.01.case.13, i4 14, void %arrayidx1816.0.0.01.case.14

]]></Node>
<StgValue><ssdm name="switch_ln455"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.14:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_14

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.14:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.13:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_13

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.13:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.12:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_12

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.12:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.11:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_11

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.11:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.10:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_10

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.10:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.9:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_9

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-7"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.9:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.8:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_8

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-8"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.8:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="7"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.7:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_7

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="7"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.7:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="6"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.6:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_6

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="6"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.6:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="5"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.5:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_5

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="5"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.5:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="4"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.4:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_4

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="4"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.4:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="3"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.3:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_3

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="3"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.3:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="2"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.2:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_2

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="2"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.2:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.1:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_1

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.1:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.0:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_0

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.0:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.15:0 %store_ln455 = store i8 %tmp_executionId_V, i8 %p_ZL22failedTaskExecutionIds_15

]]></Node>
<StgValue><ssdm name="store_ln455"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
<literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.case.15:1 %br_ln455 = br void %arrayidx1816.0.0.01.exit

]]></Node>
<StgValue><ssdm name="br_ln455"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
arrayidx1816.0.0.01.exit:0 %tmp_98 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_executionId_V, i8 %tmp_taskId_V

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
arrayidx1816.0.0.01.exit:1 %write_ln457 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %failedTask, i16 %tmp_98

]]></Node>
<StgValue><ssdm name="write_ln457"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
<literal name="in_fault" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="in_fault" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1816.0.0.01.exit:2 %br_ln458 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1065" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln459 = br void %if.end23

]]></Node>
<StgValue><ssdm name="br_ln459"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0">
<![CDATA[
if.end23:0 %ret_ln461 = ret

]]></Node>
<StgValue><ssdm name="ret_ln461"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
