$date
	Sun Oct 23 08:32:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#433133
b1 !
1"
#433134
b1 &
b1 %
1$
#433135
0"
#433138
1#
#433142
b0 &
0#
b0 %
0$
#1487358
b10001 &
b10001 %
1$
b10001 !
1"
#1487359
0"
#1487362
b110100 &
b110100 %
#1487366
b11010 &
b11010 %
#1487370
b1101 &
b1101 %
#1487374
b101000 &
b101000 %
#1487378
b10100 &
b10100 %
#1487382
b1010 &
b1010 %
#1487386
b101 &
b101 %
#1487390
b10000 &
b10000 %
#1487394
b1000 &
b1000 %
#1487398
b100 &
b100 %
#1487402
b10 &
b10 %
#1487406
b1 &
1#
b1 %
#1487410
b0 &
b0 %
0#
0$
#2458028
b1101 !
1"
#2458030
b1101 &
b1101 %
1$
#2458031
0"
#2458034
b101000 &
b101000 %
#2458038
b10100 &
b10100 %
#2458042
b1010 &
b1010 %
#2458046
b101 &
b101 %
#2458050
b10000 &
b10000 %
#2458054
b1000 &
b1000 %
#2458058
b100 &
b100 %
#2458062
b10 &
b10 %
#2458066
b1 &
b1 %
1#
#2458070
b0 &
0#
b0 %
0$
#4500012
