Analysis & Elaboration report for CPU
Mon Mar 29 15:12:59 2021
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                        ;
+------------------------------------+--------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Mon Mar 29 15:12:59 2021                ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; CPU                                              ;
; Top-level Entity Name              ; CPU                                              ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; CPU                ; CPU                ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file subtraction.v
    Info (12023): Found entity 1: Subtraction
Info (12021): Found 1 design units, including 1 entities, in source file st_tb.v
    Info (12023): Found entity 1: st_tb
Info (12021): Found 1 design units, including 1 entities, in source file shiftr.v
    Info (12023): Found entity 1: ShiftR
Info (12021): Found 1 design units, including 1 entities, in source file shiftl.v
    Info (12023): Found entity 1: ShiftL
Info (12021): Found 1 design units, including 1 entities, in source file sel_enc_log.v
    Info (12023): Found entity 1: Sel_Enc_Log
Info (12021): Found 1 design units, including 1 entities, in source file rotater.v
    Info (12023): Found entity 1: RotateR
Info (12021): Found 1 design units, including 1 entities, in source file rotatel.v
    Info (12023): Found entity 1: RotateL
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 0 design units, including 0 entities, in source file ram_inst.v
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: Ram
Info (12021): Found 1 design units, including 1 entities, in source file r0_reg.v
    Info (12023): Found entity 1: R0_Reg
Info (12021): Found 1 design units, including 1 entities, in source file out_port.v
    Info (12023): Found entity 1: Out_Port
Info (12021): Found 1 design units, including 1 entities, in source file or_32.v
    Info (12023): Found entity 1: OR_32
Info (12021): Found 1 design units, including 1 entities, in source file not_32.v
    Info (12023): Found entity 1: NOT_32
Info (12021): Found 1 design units, including 1 entities, in source file negate.v
    Info (12023): Found entity 1: Negate
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: Multiplier
Info (12021): Found 1 design units, including 1 entities, in source file mf_tb.v
    Info (12023): Found entity 1: mf_tb
Info (12021): Found 1 design units, including 1 entities, in source file mdr_mux_tb.v
    Info (12023): Found entity 1: MDR_Mux_TB
Info (12021): Found 1 design units, including 1 entities, in source file mdr_mux.v
    Info (12023): Found entity 1: MDR_Mux
Info (12021): Found 1 design units, including 1 entities, in source file ldi_tb.v
    Info (12023): Found entity 1: ldi_tb
Info (12021): Found 1 design units, including 1 entities, in source file ld_tb.v
    Info (12023): Found entity 1: ld_tb
Info (12021): Found 1 design units, including 1 entities, in source file jump_tb.v
    Info (12023): Found entity 1: jump_tb
Info (12021): Found 1 design units, including 1 entities, in source file inout_tb.v
    Info (12023): Found entity 1: inout_tb
Info (12021): Found 1 design units, including 1 entities, in source file in_port.v
    Info (12023): Found entity 1: In_Port
Info (12021): Found 1 design units, including 1 entities, in source file division.v
    Info (12023): Found entity 1: Division
Info (12021): Found 1 design units, including 1 entities, in source file datapath_tb.v
    Info (12023): Found entity 1: Datapath_TB
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: Datapath
Info (12021): Found 1 design units, including 1 entities, in source file con_ff.v
    Info (12023): Found entity 1: CON_FF
Info (12021): Found 1 design units, including 1 entities, in source file c_signextended.v
    Info (12023): Found entity 1: C_SignExtended
Info (12021): Found 1 design units, including 1 entities, in source file busmux_tb.v
    Info (12023): Found entity 1: BusMux_TB
Warning (12090): Entity "BusMux" obtained from "BusMux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file busmux.v
    Info (12023): Found entity 1: BusMux
Info (12021): Found 1 design units, including 1 entities, in source file br_tb.v
    Info (12023): Found entity 1: br_tb
Info (12021): Found 1 design units, including 1 entities, in source file and_32.v
    Info (12023): Found entity 1: AND_32
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.v
    Info (12023): Found entity 1: ALU_TB
Info (12021): Found 1 design units, including 1 entities, in source file alu_imm_tb.v
    Info (12023): Found entity 1: ALU_imm_tb
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 4 design units, including 4 entities, in source file adder_32.v
    Info (12023): Found entity 1: Adder_32
    Info (12023): Found entity 2: Adder_16
    Info (12023): Found entity 3: CLA_4bits
    Info (12023): Found entity 4: BCell
Error (10170): Verilog HDL syntax error at control_unit.v(12) near text "6";  expecting ";" File: C:/Users/17ngml/Documents/CPUreal/control_unit.v Line: 12
Error (10170): Verilog HDL syntax error at control_unit.v(116) near text "end"; "end" without "begin"  File: C:/Users/17ngml/Documents/CPUreal/control_unit.v Line: 116
Error (10171): Verilog HDL syntax error at control_unit.v(146) near end of file ;  expecting "endmodule" File: C:/Users/17ngml/Documents/CPUreal/control_unit.v Line: 146
Info (12021): Found 0 design units, including 0 entities, in source file control_unit.v
Info (144001): Generated suppressed messages file C:/Users/17ngml/Documents/CPUreal/output_files/CPU.map.smsg


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/17ngml/Documents/CPUreal/output_files/CPU.map.smsg.


