Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:31:55 2022
****************************************


  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          5.8348                     2.9689 &   4.9689 r
  la_data_in[24] (net)                                   2   0.3429 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9689 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0447   5.8492   0.9500  -2.8880  -2.8617 &   2.1072 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1708   0.9500            0.0391 &   2.1463 r
  mprj/buf_i[152] (net)                                  2   0.0140 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1708   0.9500   0.0000   0.0005 &   2.1468 r
  data arrival time                                                                                                  2.1468

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5821   1.0500   0.0000   4.6648 &   6.6170 r
  clock reconvergence pessimism                                                                           0.0000     6.6170
  clock uncertainty                                                                                       0.1000     6.7170
  library hold time                                                                     1.0000            0.1576     6.8747
  data required time                                                                                                 6.8747
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8747
  data arrival time                                                                                                 -2.1468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3151 
  total derate : arrival time                                                                             0.1555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4706 

  slack (with derating applied) (VIOLATED)                                                               -4.7279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2573 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          5.7900                     2.9427 &   4.9427 r
  la_data_in[25] (net)                                   2   0.3401 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9427 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.9326   5.8049   0.9500  -2.8143  -2.7832 &   2.1595 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1662   0.9500            0.0367 &   2.1962 r
  mprj/buf_i[153] (net)                                  2   0.0119 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0475   0.1662   0.9500  -0.0215  -0.0222 &   2.1740 r
  data arrival time                                                                                                  2.1740

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5812   1.0500   0.0000   4.6821 &   6.6344 r
  clock reconvergence pessimism                                                                           0.0000     6.6344
  clock uncertainty                                                                                       0.1000     6.7344
  library hold time                                                                     1.0000            0.1578     6.8922
  data required time                                                                                                 6.8922
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8922
  data arrival time                                                                                                 -2.1740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7182

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3159 
  total derate : arrival time                                                                             0.1528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4687 

  slack (with derating applied) (VIOLATED)                                                               -4.7182 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2495 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                          6.7058                     3.3931 &   5.3931 r
  la_data_in[31] (net)                                   2   0.3937 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.3931 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3331   6.7282   0.9500  -2.9601  -2.8806 &   2.5125 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1725   0.9500           -0.0119 &   2.5006 r
  mprj/buf_i[159] (net)                                  1   0.0088 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1725   0.9500   0.0000   0.0003 &   2.5009 r
  data arrival time                                                                                                  2.5009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5823   1.0500   0.0000   4.6626 &   6.6148 r
  clock reconvergence pessimism                                                                           0.0000     6.6148
  clock uncertainty                                                                                       0.1000     6.7148
  library hold time                                                                     1.0000            0.1576     6.8724
  data required time                                                                                                 6.8724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8724
  data arrival time                                                                                                 -2.5009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3715

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.1606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4756 

  slack (with derating applied) (VIOLATED)                                                               -4.3715 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8960 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             5.6187                     2.8586 &   4.8586 r
  la_oenb[22] (net)                                      2   0.3301 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8586 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1943   5.6326   0.9500  -2.3807  -2.3361 &   2.5225 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1901   0.9500            0.0687 &   2.5911 r
  mprj/buf_i[86] (net)                                   2   0.0273 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0565   0.1902   0.9500  -0.0277  -0.0278 &   2.5633 r
  data arrival time                                                                                                  2.5633

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5811   1.0500   0.0000   4.6840 &   6.6363 r
  clock reconvergence pessimism                                                                           0.0000     6.6363
  clock uncertainty                                                                                       0.1000     6.7363
  library hold time                                                                     1.0000            0.1568     6.8931
  data required time                                                                                                 6.8931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8931
  data arrival time                                                                                                 -2.5633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3297

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.1327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4487 

  slack (with derating applied) (VIOLATED)                                                               -4.3297 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8810 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             5.7890                     2.9486 &   4.9486 r
  la_oenb[24] (net)                                      2   0.3404 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9486 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2765   5.8028   0.9500  -2.4654  -2.4207 &   2.5279 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1643   0.9500            0.0348 &   2.5627 r
  mprj/buf_i[88] (net)                                   2   0.0109 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0204   0.1643   0.9500  -0.0089  -0.0090 &   2.5537 r
  data arrival time                                                                                                  2.5537

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5818   1.0500   0.0000   4.6722 &   6.6245 r
  clock reconvergence pessimism                                                                           0.0000     6.6245
  clock uncertainty                                                                                       0.1000     6.7245
  library hold time                                                                     1.0000            0.1579     6.8824
  data required time                                                                                                 6.8824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8824
  data arrival time                                                                                                 -2.5537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3155 
  total derate : arrival time                                                                             0.1344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4499 

  slack (with derating applied) (VIOLATED)                                                               -4.3287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8789 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             5.6183                     2.8589 &   4.8589 r
  la_oenb[23] (net)                                      2   0.3301 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8589 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1643   5.6321   0.9500  -2.3889  -2.3450 &   2.5139 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1786   0.9500            0.0583 &   2.5722 r
  mprj/buf_i[87] (net)                                   2   0.0204 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1786   0.9500   0.0000   0.0008 &   2.5730 r
  data arrival time                                                                                                  2.5730

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5821   1.0500   0.0000   4.6662 &   6.6185 r
  clock reconvergence pessimism                                                                           0.0000     6.6185
  clock uncertainty                                                                                       0.1000     6.7185
  library hold time                                                                     1.0000            0.1573     6.8758
  data required time                                                                                                 6.8758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8758
  data arrival time                                                                                                 -2.5730
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3152 
  total derate : arrival time                                                                             0.1311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4463 

  slack (with derating applied) (VIOLATED)                                                               -4.3028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8565 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             5.7371                     2.9464 &   4.9464 r
  la_oenb[21] (net)                                      2   0.3356 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9464 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9359   5.7473   0.9500  -2.8398  -2.8314 &   2.1150 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1729   0.9500            0.0467 &   2.1617 r
  mprj/buf_i[85] (net)                                   2   0.0160 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0565   0.1729   0.9500  -0.0261  -0.0269 &   2.1348 r
  data arrival time                                                                                                  2.1348

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5732   1.0500   0.0000   4.1935 &   6.1458 r
  clock reconvergence pessimism                                                                           0.0000     6.1458
  clock uncertainty                                                                                       0.1000     6.2458
  library hold time                                                                     1.0000            0.1576     6.4034
  data required time                                                                                                 6.4034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4034
  data arrival time                                                                                                 -2.1348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2685

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2927 
  total derate : arrival time                                                                             0.1537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4463 

  slack (with derating applied) (VIOLATED)                                                               -4.2685 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8222 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                             6.6346                     3.3286 &   5.3286 r
  la_oenb[43] (net)                                      2   0.3884 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.3286 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.9916   6.6631   0.9500  -2.7356  -2.6191 &   2.7095 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2198   0.9500            0.0354 &   2.7449 r
  mprj/buf_i[107] (net)                                  2   0.0349 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1129   0.2199   0.9500  -0.0544  -0.0545 &   2.6904 r
  data arrival time                                                                                                  2.6904

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5835   1.0500   0.0000   4.6276 &   6.5798 r
  clock reconvergence pessimism                                                                           0.0000     6.5798
  clock uncertainty                                                                                       0.1000     6.6798
  library hold time                                                                     1.0000            0.1555     6.8353
  data required time                                                                                                 6.8353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8353
  data arrival time                                                                                                 -2.6904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.1548 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4682 

  slack (with derating applied) (VIOLATED)                                                               -4.1449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6767 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             5.7520                     2.9119 &   4.9119 r
  la_oenb[31] (net)                                      2   0.3374 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9119 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8544   5.7694   0.9500  -2.2398  -2.1668 &   2.7452 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1506   0.9500            0.0221 &   2.7672 r
  mprj/buf_i[95] (net)                                   1   0.0041 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1506   0.9500   0.0000   0.0001 &   2.7673 r
  data arrival time                                                                                                  2.7673

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5823   1.0500   0.0000   4.6620 &   6.6143 r
  clock reconvergence pessimism                                                                           0.0000     6.6143
  clock uncertainty                                                                                       0.1000     6.7143
  library hold time                                                                     1.0000            0.1585     6.8728
  data required time                                                                                                 6.8728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8728
  data arrival time                                                                                                 -2.7673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.1229 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4379 

  slack (with derating applied) (VIOLATED)                                                               -4.1055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6676 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                             5.9282                     2.9984 &   4.9984 r
  la_oenb[32] (net)                                      2   0.3477 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9984 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9951   5.9468   0.9500  -2.2934  -2.2124 &   2.7861 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1689   0.9500            0.0314 &   2.8174 r
  mprj/buf_i[96] (net)                                   1   0.0123 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0612   0.1689   0.9500  -0.0285  -0.0295 &   2.7879 r
  data arrival time                                                                                                  2.7879

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5828   1.0500   0.0000   4.6490 &   6.6012 r
  clock reconvergence pessimism                                                                           0.0000     6.6012
  clock uncertainty                                                                                       0.1000     6.7012
  library hold time                                                                     1.0000            0.1577     6.8590
  data required time                                                                                                 6.8590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8590
  data arrival time                                                                                                 -2.7879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.1281 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4424 

  slack (with derating applied) (VIOLATED)                                                               -4.0710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6286 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             6.1261                     3.1042 &   5.1042 r
  la_oenb[11] (net)                                      2   0.3597 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1042 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.9716   6.1443   0.9500  -2.7766  -2.7190 &   2.3852 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1906   0.9500            0.0407 &   2.4259 r
  mprj/buf_i[75] (net)                                   2   0.0233 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0574   0.1906   0.9500  -0.0273  -0.0278 &   2.3981 r
  data arrival time                                                                                                  2.3981

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5729   1.0500   0.0000   4.2110 &   6.1633 r
  clock reconvergence pessimism                                                                           0.0000     6.1633
  clock uncertainty                                                                                       0.1000     6.2633
  library hold time                                                                     1.0000            0.1568     6.4201
  data required time                                                                                                 6.4201
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4201
  data arrival time                                                                                                 -2.3981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.1527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4462 

  slack (with derating applied) (VIOLATED)                                                               -4.0219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5757 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                             6.1114                     3.0908 &   5.0908 r
  la_oenb[33] (net)                                      2   0.3585 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0908 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0136   6.1310   0.9500  -2.3306  -2.2430 &   2.8478 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1673   0.9500            0.0188 &   2.8666 r
  mprj/buf_i[97] (net)                                   1   0.0103 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0583   0.1673   0.9500  -0.0272  -0.0282 &   2.8385 r
  data arrival time                                                                                                  2.8385

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5830   1.0500   0.0000   4.6435 &   6.5958 r
  clock reconvergence pessimism                                                                           0.0000     6.5958
  clock uncertainty                                                                                       0.1000     6.6958
  library hold time                                                                     1.0000            0.1578     6.8535
  data required time                                                                                                 6.8535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8535
  data arrival time                                                                                                 -2.8385
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4437 

  slack (with derating applied) (VIOLATED)                                                               -4.0151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5714 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          5.6363                     2.8468 &   4.8468 r
  la_data_in[28] (net)                                   2   0.3303 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8468 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3818   5.6546   0.9500  -2.0660  -1.9841 &   2.8628 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1730   0.9500            0.0519 &   2.9147 r
  mprj/buf_i[156] (net)                                  2   0.0168 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0510   0.1730   0.9500  -0.0238  -0.0244 &   2.8903 r
  data arrival time                                                                                                  2.8903

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5811   1.0500   0.0000   4.6830 &   6.6353 r
  clock reconvergence pessimism                                                                           0.0000     6.6353
  clock uncertainty                                                                                       0.1000     6.7353
  library hold time                                                                     1.0000            0.1575     6.8928
  data required time                                                                                                 6.8928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8928
  data arrival time                                                                                                 -2.8903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.1170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4330 

  slack (with derating applied) (VIOLATED)                                                               -4.0025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5696 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                          6.0664                     3.0940 &   5.0940 r
  la_data_in[34] (net)                                   2   0.3570 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0940 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0277   6.0801   0.9500  -2.3317  -2.2686 &   2.8254 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1728   0.9500            0.0278 &   2.8533 r
  mprj/buf_i[162] (net)                                  2   0.0134 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1728   0.9500   0.0000   0.0005 &   2.8537 r
  data arrival time                                                                                                  2.8537

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5830   1.0500   0.0000   4.6434 &   6.5957 r
  clock reconvergence pessimism                                                                           0.0000     6.5957
  clock uncertainty                                                                                       0.1000     6.6957
  library hold time                                                                     1.0000            0.1576     6.8533
  data required time                                                                                                 6.8533
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8533
  data arrival time                                                                                                 -2.8537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9995

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4416 

  slack (with derating applied) (VIOLATED)                                                               -3.9995 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5579 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             5.4658                     2.7842 &   4.7842 r
  la_oenb[20] (net)                                      2   0.3212 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7842 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1876   5.4787   0.9500  -2.3771  -2.3414 &   2.4428 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1756   0.9500            0.0641 &   2.5069 r
  mprj/buf_i[84] (net)                                   2   0.0198 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0730   0.1757   0.9500  -0.0338  -0.0347 &   2.4722 r
  data arrival time                                                                                                  2.4722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5730   1.0500   0.0000   4.2055 &   6.1578 r
  clock reconvergence pessimism                                                                           0.0000     6.1578
  clock uncertainty                                                                                       0.1000     6.2578
  library hold time                                                                     1.0000            0.1574     6.4152
  data required time                                                                                                 6.4152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4152
  data arrival time                                                                                                 -2.4722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2932 
  total derate : arrival time                                                                             0.1321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4253 

  slack (with derating applied) (VIOLATED)                                                               -3.9430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5177 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             5.9956                     3.0426 &   5.0426 r
  la_oenb[13] (net)                                      2   0.3521 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0426 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7867   6.0124   0.9500  -2.6667  -2.6131 &   2.4295 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1935   0.9500            0.0507 &   2.4802 r
  mprj/buf_i[77] (net)                                   2   0.0262 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0200   0.1935   0.9500  -0.0102  -0.0096 &   2.4706 r
  data arrival time                                                                                                  2.4706

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5732   1.0500   0.0000   4.1915 &   6.1437 r
  clock reconvergence pessimism                                                                           0.0000     6.1437
  clock uncertainty                                                                                       0.1000     6.2437
  library hold time                                                                     1.0000            0.1567     6.4004
  data required time                                                                                                 6.4004
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4004
  data arrival time                                                                                                 -2.4706
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2926 
  total derate : arrival time                                                                             0.1464 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4390 

  slack (with derating applied) (VIOLATED)                                                               -3.9298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4908 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             5.9423                     3.0070 &   5.0070 r
  la_oenb[12] (net)                                      2   0.3486 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.0070 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5835   5.9606   0.9500  -2.5837  -2.5194 &   2.4875 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1863   0.9500            0.0471 &   2.5347 r
  mprj/buf_i[76] (net)                                   2   0.0224 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0592   0.1864   0.9500  -0.0284  -0.0287 &   2.5059 r
  data arrival time                                                                                                  2.5059

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5729   1.0500   0.0000   4.2100 &   6.1623 r
  clock reconvergence pessimism                                                                           0.0000     6.1623
  clock uncertainty                                                                                       0.1000     6.2623
  library hold time                                                                     1.0000            0.1570     6.4192
  data required time                                                                                                 6.4192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4192
  data arrival time                                                                                                 -2.5059
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2934 
  total derate : arrival time                                                                             0.1433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4368 

  slack (with derating applied) (VIOLATED)                                                               -3.9133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4766 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                          6.0896                     3.0911 &   5.0911 r
  la_data_in[33] (net)                                   2   0.3577 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0911 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.7531   6.1065   0.9500  -2.2341  -2.1532 &   2.9378 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1577   0.9500            0.0097 &   2.9475 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1577   0.9500   0.0000   0.0002 &   2.9477 r
  data arrival time                                                                                                  2.9477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5830   1.0500   0.0000   4.6435 &   6.5957 r
  clock reconvergence pessimism                                                                           0.0000     6.5957
  clock uncertainty                                                                                       0.1000     6.6957
  library hold time                                                                     1.0000            0.1582     6.8540
  data required time                                                                                                 6.8540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8540
  data arrival time                                                                                                 -2.9477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4364 

  slack (with derating applied) (VIOLATED)                                                               -3.9062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4698 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          5.5282                     2.8378 &   4.8378 r
  la_data_in[21] (net)                                   2   0.3232 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8378 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2107   5.5382   0.9500  -2.4041  -2.3786 &   2.4592 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1739   0.9500            0.0592 &   2.5184 r
  mprj/buf_i[149] (net)                                  2   0.0183 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0492   0.1739   0.9500  -0.0226  -0.0230 &   2.4954 r
  data arrival time                                                                                                  2.4954

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5733   1.0500   0.0000   4.1911 &   6.1434 r
  clock reconvergence pessimism                                                                           0.0000     6.1434
  clock uncertainty                                                                                       0.1000     6.2434
  library hold time                                                                     1.0000            0.1575     6.4009
  data required time                                                                                                 6.4009
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4009
  data arrival time                                                                                                 -2.4954
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2925 
  total derate : arrival time                                                                             0.1321 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4247 

  slack (with derating applied) (VIOLATED)                                                               -3.9055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4808 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          5.6467                     2.8753 &   4.8753 r
  la_data_in[22] (net)                                   2   0.3319 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.8753 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1458   5.6599   0.9500  -2.4756  -2.4382 &   2.4371 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1792   0.9500            0.0573 &   2.4944 r
  mprj/buf_i[150] (net)                                  2   0.0205 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0267   0.1792   0.9500  -0.0133  -0.0132 &   2.4812 r
  data arrival time                                                                                                  2.4812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5734   1.0500   0.0000   4.1771 &   6.1294 r
  clock reconvergence pessimism                                                                           0.0000     6.1294
  clock uncertainty                                                                                       0.1000     6.2294
  library hold time                                                                     1.0000            0.1573     6.3867
  data required time                                                                                                 6.3867
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3867
  data arrival time                                                                                                 -2.4812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9054

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2919 
  total derate : arrival time                                                                             0.1360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4279 

  slack (with derating applied) (VIOLATED)                                                               -3.9054 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4776 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             5.5617                     2.8054 &   4.8054 r
  la_oenb[34] (net)                                      2   0.3258 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8054 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2655   5.5807   0.9500  -1.8904  -1.7954 &   3.0100 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1834   0.9500            0.0655 &   3.0754 r
  mprj/buf_i[98] (net)                                   2   0.0236 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0227   0.1834   0.9500  -0.0116  -0.0112 &   3.0642 r
  data arrival time                                                                                                  3.0642

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5823   1.0500   0.0000   4.6616 &   6.6139 r
  clock reconvergence pessimism                                                                           0.0000     6.6139
  clock uncertainty                                                                                       0.1000     6.7139
  library hold time                                                                     1.0000            0.1571     6.8709
  data required time                                                                                                 6.8709
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8709
  data arrival time                                                                                                 -3.0642
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8067

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3149 
  total derate : arrival time                                                                             0.1086 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4235 

  slack (with derating applied) (VIOLATED)                                                               -3.8067 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3832 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                             7.8331                     3.9578 &   5.9578 r
  la_oenb[55] (net)                                      2   0.4601 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9578 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.0514   7.8605   0.9500  -3.4270  -3.3079 &   2.6498 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3026   0.9500            0.0373 &   2.6872 r
  mprj/buf_i[119] (net)                                  2   0.0716 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2380   0.3033   0.9500  -0.1217  -0.1190 &   2.5682 r
  data arrival time                                                                                                  2.5682

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1351 &   6.0874 r
  clock reconvergence pessimism                                                                           0.0000     6.0874
  clock uncertainty                                                                                       0.1000     6.1874
  library hold time                                                                     1.0000            0.1519     6.3393
  data required time                                                                                                 6.3393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3393
  data arrival time                                                                                                 -2.5682
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7711

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2899 
  total derate : arrival time                                                                             0.1951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4850 

  slack (with derating applied) (VIOLATED)                                                               -3.7711 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2861 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          5.5411                     2.7854 &   4.7854 r
  la_data_in[35] (net)                                   2   0.3242 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7854 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1373   5.5624   0.9500  -1.8047  -1.7001 &   3.0854 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1576   0.9500            0.0418 &   3.1271 r
  mprj/buf_i[163] (net)                                  2   0.0092 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1576   0.9500   0.0000   0.0003 &   3.1274 r
  data arrival time                                                                                                  3.1274

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5830   1.0500   0.0000   4.6434 &   6.5957 r
  clock reconvergence pessimism                                                                           0.0000     6.5957
  clock uncertainty                                                                                       0.1000     6.6957
  library hold time                                                                     1.0000            0.1582     6.8539
  data required time                                                                                                 6.8539
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8539
  data arrival time                                                                                                 -3.1274
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.1027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4168 

  slack (with derating applied) (VIOLATED)                                                               -3.7265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3097 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                             6.2995                     3.1404 &   5.1404 r
  la_oenb[48] (net)                                      2   0.3678 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1404 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8061   6.3319   0.9500  -2.1572  -2.0077 &   3.1327 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2245   0.9500            0.0572 &   3.1899 r
  mprj/buf_i[112] (net)                                  2   0.0400 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0324   0.2247   0.9500  -0.0180  -0.0152 &   3.1747 r
  data arrival time                                                                                                  3.1747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5805   1.0500   0.0000   4.6930 &   6.6453 r
  clock reconvergence pessimism                                                                           0.0000     6.6453
  clock uncertainty                                                                                       0.1000     6.7453
  library hold time                                                                     1.0000            0.1553     6.9006
  data required time                                                                                                 6.9006
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9006
  data arrival time                                                                                                 -3.1747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3164 
  total derate : arrival time                                                                             0.1255 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4420 

  slack (with derating applied) (VIOLATED)                                                               -3.7259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2839 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          5.7873                     2.9363 &   4.9363 r
  la_data_in[15] (net)                                   2   0.3398 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.9363 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0547   5.8032   0.9500  -2.3293  -2.2677 &   2.6686 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1972   0.9500            0.0656 &   2.7342 r
  mprj/buf_i[143] (net)                                  2   0.0301 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0429   0.1972   0.9500  -0.0222  -0.0221 &   2.7121 r
  data arrival time                                                                                                  2.7121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5730   1.0500   0.0000   4.2054 &   6.1577 r
  clock reconvergence pessimism                                                                           0.0000     6.1577
  clock uncertainty                                                                                       0.1000     6.2577
  library hold time                                                                     1.0000            0.1565     6.4142
  data required time                                                                                                 6.4142
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4142
  data arrival time                                                                                                 -2.7121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2932 
  total derate : arrival time                                                                             0.1305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4237 

  slack (with derating applied) (VIOLATED)                                                               -3.7021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2784 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             5.4222                     2.7366 &   4.7366 r
  la_oenb[35] (net)                                      2   0.3176 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7366 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.8627   5.4410   0.9500  -1.6958  -1.5945 &   3.1420 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1479   0.9500            0.0386 &   3.1807 r
  mprj/buf_i[99] (net)                                   1   0.0050 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1479   0.9500   0.0000   0.0001 &   3.1808 r
  data arrival time                                                                                                  3.1808

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5830   1.0500   0.0000   4.6433 &   6.5956 r
  clock reconvergence pessimism                                                                           0.0000     6.5956
  clock uncertainty                                                                                       0.1000     6.6956
  library hold time                                                                     1.0000            0.1586     6.8542
  data required time                                                                                                 6.8542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8542
  data arrival time                                                                                                 -3.1808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6735

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.0966 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -3.6735 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2628 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             6.5272                     3.3144 &   5.3144 r
  la_oenb[36] (net)                                      2   0.3836 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.3144 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6648   6.5454   0.9500  -2.1775  -2.0773 &   3.2370 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1880   0.9500            0.0160 &   3.2531 r
  mprj/buf_i[100] (net)                                  2   0.0187 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0824   0.1880   0.9500  -0.0375  -0.0387 &   3.2144 r
  data arrival time                                                                                                  3.2144

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5828   1.0500   0.0000   4.6484 &   6.6006 r
  clock reconvergence pessimism                                                                           0.0000     6.6006
  clock uncertainty                                                                                       0.1000     6.7006
  library hold time                                                                     1.0000            0.1569     6.8575
  data required time                                                                                                 6.8575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8575
  data arrival time                                                                                                 -3.2144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.1226 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4369 

  slack (with derating applied) (VIOLATED)                                                               -3.6432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2062 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.9918                     2.0234 &   4.0234 r
  la_oenb[15] (net)                                      2   0.2336 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0234 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4910   4.0021   0.9500  -1.4007  -1.3513 &   2.6721 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1555   0.9500            0.1278 &   2.7999 r
  mprj/buf_i[79] (net)                                   2   0.0195 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0204   0.1555   0.9500  -0.0062  -0.0058 &   2.7941 r
  data arrival time                                                                                                  2.7941

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5729   1.0500   0.0000   4.2091 &   6.1614 r
  clock reconvergence pessimism                                                                           0.0000     6.1614
  clock uncertainty                                                                                       0.1000     6.2614
  library hold time                                                                     1.0000            0.1583     6.4197
  data required time                                                                                                 6.4197
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4197
  data arrival time                                                                                                 -2.7941
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2934 
  total derate : arrival time                                                                             0.0834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3768 

  slack (with derating applied) (VIOLATED)                                                               -3.6256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2488 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             5.5270                     2.8129 &   4.8129 r
  la_oenb[25] (net)                                      2   0.3247 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8129 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4731   5.5401   0.9500  -2.0749  -2.0184 &   2.7945 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1496   0.9500            0.0346 &   2.8291 r
  mprj/buf_i[89] (net)                                   1   0.0052 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0462   0.1496   0.9500  -0.0201  -0.0209 &   2.8082 r
  data arrival time                                                                                                  2.8082

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5733   1.0500   0.0000   4.1852 &   6.1375 r
  clock reconvergence pessimism                                                                           0.0000     6.1375
  clock uncertainty                                                                                       0.1000     6.2375
  library hold time                                                                     1.0000            0.1586     6.3960
  data required time                                                                                                 6.3960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3960
  data arrival time                                                                                                 -2.8082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2923 
  total derate : arrival time                                                                             0.1150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4073 

  slack (with derating applied) (VIOLATED)                                                               -3.5878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1806 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             5.7360                     2.9296 &   4.9296 r
  la_oenb[27] (net)                                      2   0.3376 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9296 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7212   5.7479   0.9500  -2.1916  -2.1405 &   2.7891 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1798   0.9500            0.0529 &   2.8420 r
  mprj/buf_i[91] (net)                                   2   0.0201 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0943   0.1798   0.9500  -0.0434  -0.0449 &   2.7971 r
  data arrival time                                                                                                  2.7971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5735   1.0500   0.0000   4.1681 &   6.1204 r
  clock reconvergence pessimism                                                                           0.0000     6.1204
  clock uncertainty                                                                                       0.1000     6.2204
  library hold time                                                                     1.0000            0.1572     6.3777
  data required time                                                                                                 6.3777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3777
  data arrival time                                                                                                 -2.7971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2914 
  total derate : arrival time                                                                             0.1230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4145 

  slack (with derating applied) (VIOLATED)                                                               -3.5806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1661 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             5.6788                     2.8780 &   4.8780 r
  la_oenb[39] (net)                                      2   0.3333 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8780 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2760   5.6975   0.9500  -1.7466  -1.6402 &   3.2378 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1703   0.9500            0.0472 &   3.2850 r
  mprj/buf_i[103] (net)                                  2   0.0149 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0209   0.1703   0.9500  -0.0114  -0.0115 &   3.2734 r
  data arrival time                                                                                                  3.2734

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5833   1.0500   0.0000   4.6360 &   6.5883 r
  clock reconvergence pessimism                                                                           0.0000     6.5883
  clock uncertainty                                                                                       0.1000     6.6883
  library hold time                                                                     1.0000            0.1577     6.8460
  data required time                                                                                                 6.8460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8460
  data arrival time                                                                                                 -3.2734
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5725

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3137 
  total derate : arrival time                                                                             0.1006 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4143 

  slack (with derating applied) (VIOLATED)                                                               -3.5725 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1582 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.0001                     0.5330 &   2.5330 f
  io_in[19] (net)                                        2   0.0969 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.5330 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.0026   0.9500   0.0000   0.0283 &   2.5613 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1376   0.9500            0.4186 &   2.9799 f
  mprj/buf_i[211] (net)                                  2   0.0467 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1381   0.9500   0.0000   0.0049 &   2.9847 f
  data arrival time                                                                                                  2.9847

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2568 &   6.2091 r
  clock reconvergence pessimism                                                                           0.0000     6.2091
  clock uncertainty                                                                                       0.1000     6.3091
  library hold time                                                                     1.0000            0.2307     6.5397
  data required time                                                                                                 6.5397
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5397
  data arrival time                                                                                                 -2.9847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5550

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2957 
  total derate : arrival time                                                                             0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3194 

  slack (with derating applied) (VIOLATED)                                                               -3.5550 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2356 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          1.8359                     0.9498 &   2.9498 f
  la_data_in[23] (net)                                   2   0.1780 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9498 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2116   1.8525   0.9500  -0.1399  -0.0460 &   2.9038 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1326   0.9500            0.5448 &   3.4486 f
  mprj/buf_i[151] (net)                                  2   0.0228 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0261   0.1326   0.9500  -0.0027  -0.0020 &   3.4466 f
  data arrival time                                                                                                  3.4466

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5811   1.0500   0.0000   4.6834 &   6.6357 r
  clock reconvergence pessimism                                                                           0.0000     6.6357
  clock uncertainty                                                                                       0.1000     6.7357
  library hold time                                                                     1.0000            0.2315     6.9672
  data required time                                                                                                 6.9672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9672
  data arrival time                                                                                                 -3.4466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3571 

  slack (with derating applied) (VIOLATED)                                                               -3.5206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1635 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          5.5052                     2.7767 &   4.7767 r
  la_data_in[13] (net)                                   2   0.3224 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7767 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4900   5.5235   0.9500  -2.0187  -1.9356 &   2.8410 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1756   0.9500            0.0616 &   2.9026 r
  mprj/buf_i[141] (net)                                  2   0.0194 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0076   0.1756   0.9500  -0.0006   0.0001 &   2.9027 r
  data arrival time                                                                                                  2.9027

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2102 &   6.1624 r
  clock reconvergence pessimism                                                                           0.0000     6.1624
  clock uncertainty                                                                                       0.1000     6.2624
  library hold time                                                                     1.0000            0.1574     6.4199
  data required time                                                                                                 6.4199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4199
  data arrival time                                                                                                 -2.9027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2934 
  total derate : arrival time                                                                             0.1139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4074 

  slack (with derating applied) (VIOLATED)                                                               -3.5172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1098 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          3.6332                     1.8354 &   3.8354 r
  la_data_in[20] (net)                                   2   0.2121 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8354 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9342   3.6435   0.9500  -1.1017  -1.0457 &   2.7897 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1520   0.9500            0.1445 &   2.9342 r
  mprj/buf_i[148] (net)                                  2   0.0203 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0530   0.1520   0.9500  -0.0261  -0.0267 &   2.9075 r
  data arrival time                                                                                                  2.9075

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5730   1.0500   0.0000   4.2055 &   6.1578 r
  clock reconvergence pessimism                                                                           0.0000     6.1578
  clock uncertainty                                                                                       0.1000     6.2578
  library hold time                                                                     1.0000            0.1585     6.4163
  data required time                                                                                                 6.4163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4163
  data arrival time                                                                                                 -2.9075
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2932 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3631 

  slack (with derating applied) (VIOLATED)                                                               -3.5087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1456 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          5.4579                     2.7692 &   4.7692 r
  la_data_in[27] (net)                                   2   0.3203 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7692 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3312   5.4726   0.9500  -1.9684  -1.9018 &   2.8674 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1673   0.9500            0.0570 &   2.9245 r
  mprj/buf_i[155] (net)                                  2   0.0149 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0568   0.1674   0.9500  -0.0271  -0.0280 &   2.8965 r
  data arrival time                                                                                                  2.8965

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5733   1.0500   0.0000   4.1843 &   6.1366 r
  clock reconvergence pessimism                                                                           0.0000     6.1366
  clock uncertainty                                                                                       0.1000     6.2366
  library hold time                                                                     1.0000            0.1578     6.3944
  data required time                                                                                                 6.3944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3944
  data arrival time                                                                                                 -2.8965
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2922 
  total derate : arrival time                                                                             0.1115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4037 

  slack (with derating applied) (VIOLATED)                                                               -3.4979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0942 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             5.8033                     2.9581 &   4.9581 r
  la_oenb[16] (net)                                      2   0.3413 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.9581 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5935   5.8170   0.9500  -2.1199  -2.0588 &   2.8993 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1713   0.9500            0.0415 &   2.9407 r
  mprj/buf_i[80] (net)                                   2   0.0145 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.1713   0.9500  -0.0040  -0.0037 &   2.9371 r
  data arrival time                                                                                                  2.9371

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5729   1.0500   0.0000   4.2104 &   6.1627 r
  clock reconvergence pessimism                                                                           0.0000     6.1627
  clock uncertainty                                                                                       0.1000     6.2627
  library hold time                                                                     1.0000            0.1576     6.4203
  data required time                                                                                                 6.4203
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4203
  data arrival time                                                                                                 -2.9371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.1172 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (VIOLATED)                                                               -3.4833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0726 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             5.6645                     2.8790 &   4.8790 r
  la_oenb[14] (net)                                      2   0.3327 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8790 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.3315   5.6789   0.9500  -2.0401  -1.9712 &   2.9078 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1935   0.9500            0.0691 &   2.9769 r
  mprj/buf_i[78] (net)                                   2   0.0289 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0544   0.1936   0.9500  -0.0289  -0.0292 &   2.9477 r
  data arrival time                                                                                                  2.9477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5731   1.0500   0.0000   4.2010 &   6.1533 r
  clock reconvergence pessimism                                                                           0.0000     6.1533
  clock uncertainty                                                                                       0.1000     6.2533
  library hold time                                                                     1.0000            0.1567     6.4099
  data required time                                                                                                 6.4099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4099
  data arrival time                                                                                                 -2.9477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2930 
  total derate : arrival time                                                                             0.1161 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4091 

  slack (with derating applied) (VIOLATED)                                                               -3.4622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0530 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.9730                     1.0220 &   3.0220 f
  la_oenb[28] (net)                                      2   0.1917 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0220 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2015   1.9906   0.9500  -0.0906   0.0146 &   3.0366 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1189   0.9500            0.5497 &   3.5863 f
  mprj/buf_i[92] (net)                                   1   0.0095 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0251   0.1189   0.9500  -0.0024  -0.0022 &   3.5841 f
  data arrival time                                                                                                  3.5841

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5806   1.0500   0.0000   4.6910 &   6.6433 r
  clock reconvergence pessimism                                                                           0.0000     6.6433
  clock uncertainty                                                                                       0.1000     6.7433
  library hold time                                                                     1.0000            0.2337     6.9769
  data required time                                                                                                 6.9769
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9769
  data arrival time                                                                                                 -3.5841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3163 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (VIOLATED)                                                               -3.3928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0371 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             5.3933                     2.6926 &   4.6926 r
  la_oenb[41] (net)                                      2   0.3147 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.6926 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4609   5.4199   0.9500  -1.4222  -1.2823 &   3.4103 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1665   0.9500            0.0592 &   3.4695 r
  mprj/buf_i[105] (net)                                  2   0.0148 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0722   0.1665   0.9500  -0.0331  -0.0343 &   3.4352 r
  data arrival time                                                                                                  3.4352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.6139 &   6.5662 r
  clock reconvergence pessimism                                                                           0.0000     6.5662
  clock uncertainty                                                                                       0.1000     6.6662
  library hold time                                                                     1.0000            0.1578     6.8240
  data required time                                                                                                 6.8240
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8240
  data arrival time                                                                                                 -3.4352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3997 

  slack (with derating applied) (VIOLATED)                                                               -3.3888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9891 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.7976                     0.9295 &   2.9295 f
  la_oenb[29] (net)                                      2   0.1742 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9295 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1274   1.8135   0.9500  -0.0211   0.0783 &   3.0078 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1239   0.9500            0.5305 &   3.5383 f
  mprj/buf_i[93] (net)                                   2   0.0160 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0278   0.1240   0.9500  -0.0027  -0.0023 &   3.5360 f
  data arrival time                                                                                                  3.5360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5835   1.0500   0.0000   4.6269 &   6.5792 r
  clock reconvergence pessimism                                                                           0.0000     6.5792
  clock uncertainty                                                                                       0.1000     6.6792
  library hold time                                                                     1.0000            0.2329     6.9121
  data required time                                                                                                 6.9121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9121
  data arrival time                                                                                                 -3.5360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3477 

  slack (with derating applied) (VIOLATED)                                                               -3.3761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0284 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          5.8650                     3.0071 &   5.0071 r
  la_data_in[19] (net)                                   2   0.3428 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.0071 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1743   5.8767   0.9500  -2.3988  -2.3560 &   2.6511 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1790   0.9500            0.0450 &   2.6961 r
  mprj/buf_i[147] (net)                                  2   0.0186 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0616   0.1790   0.9500  -0.0286  -0.0294 &   2.6668 r
  data arrival time                                                                                                  2.6668

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5525   1.0500   0.0000   3.8318 &   5.7841 r
  clock reconvergence pessimism                                                                           0.0000     5.7841
  clock uncertainty                                                                                       0.1000     5.8841
  library hold time                                                                     1.0000            0.1573     6.0414
  data required time                                                                                                 6.0414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0414
  data arrival time                                                                                                 -2.6668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2754 
  total derate : arrival time                                                                             0.1323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4078 

  slack (with derating applied) (VIOLATED)                                                               -3.3746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9668 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           7.4223                     3.7210 &   5.7210 r
  la_data_in[3] (net)                                    2   0.4347 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.7210 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9976   7.4571   0.9500  -3.2764  -3.1480 &   2.5729 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1902   0.9500           -0.0372 &   2.5358 r
  mprj/buf_i[131] (net)                                  2   0.0130 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1902   0.9500   0.0000   0.0004 &   2.5362 r
  data arrival time                                                                                                  2.5362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.7012 &   5.6535 r
  clock reconvergence pessimism                                                                           0.0000     5.6535
  clock uncertainty                                                                                       0.1000     5.7535
  library hold time                                                                     1.0000            0.1568     5.9103
  data required time                                                                                                 5.9103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9103
  data arrival time                                                                                                 -2.5362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2692 
  total derate : arrival time                                                                             0.1810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4502 

  slack (with derating applied) (VIOLATED)                                                               -3.3741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9239 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             5.1316                     2.5355 &   4.5355 r
  la_oenb[51] (net)                                      2   0.2986 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5355 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1419   5.1659   0.9500  -1.2194  -1.0469 &   3.4886 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2277   0.9500            0.1228 &   3.6114 r
  mprj/buf_i[115] (net)                                  2   0.0507 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1183   0.2280   0.9500  -0.0632  -0.0618 &   3.5496 r
  data arrival time                                                                                                  3.5496

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5804   1.0500   0.0000   4.6937 &   6.6460 r
  clock reconvergence pessimism                                                                           0.0000     6.6460
  clock uncertainty                                                                                       0.1000     6.7460
  library hold time                                                                     1.0000            0.1552     6.9011
  data required time                                                                                                 6.9011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9011
  data arrival time                                                                                                 -3.5496
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3165 
  total derate : arrival time                                                                             0.0831 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3996 

  slack (with derating applied) (VIOLATED)                                                               -3.3515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9519 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.2829                     0.6722 &   2.6722 f
  io_in[20] (net)                                        2   0.1242 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6722 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2889   0.9500   0.0000   0.0517 &   2.7240 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1509   0.9500            0.4734 &   3.1974 f
  mprj/buf_i[212] (net)                                  2   0.0483 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1522   0.9500   0.0000   0.0072 &   3.2046 f
  data arrival time                                                                                                  3.2046

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2563 &   6.2086 r
  clock reconvergence pessimism                                                                           0.0000     6.2086
  clock uncertainty                                                                                       0.1000     6.3086
  library hold time                                                                     1.0000            0.2275     6.5361
  data required time                                                                                                 6.5361
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5361
  data arrival time                                                                                                 -3.2046
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2956 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3237 

  slack (with derating applied) (VIOLATED)                                                               -3.3315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0078 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          4.8157                     2.3953 &   4.3953 r
  la_data_in[44] (net)                                   2   0.2804 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3953 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9080   4.8430   0.9500  -1.0874  -0.9434 &   3.4519 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2094   0.9500            0.1251 &   3.5770 r
  mprj/buf_i[172] (net)                                  2   0.0431 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1239   0.2096   0.9500  -0.0603  -0.0601 &   3.5169 r
  data arrival time                                                                                                  3.5169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5835   1.0500   0.0000   4.6276 &   6.5799 r
  clock reconvergence pessimism                                                                           0.0000     6.5799
  clock uncertainty                                                                                       0.1000     6.6799
  library hold time                                                                     1.0000            0.1560     6.8358
  data required time                                                                                                 6.8358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8358
  data arrival time                                                                                                 -3.5169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.0746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3879 

  slack (with derating applied) (VIOLATED)                                                               -3.3190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9311 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               1.3654                     0.7269 &   2.7269 f
  io_in[18] (net)                                        2   0.1332 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7269 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0553   1.3699   0.9500  -0.0317   0.0140 &   2.7409 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1398   0.9500            0.4787 &   3.2196 f
  mprj/buf_i[210] (net)                                  2   0.0387 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1401   0.9500   0.0000   0.0036 &   3.2232 f
  data arrival time                                                                                                  3.2232

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2554 &   6.2077 r
  clock reconvergence pessimism                                                                           0.0000     6.2077
  clock uncertainty                                                                                       0.1000     6.3077
  library hold time                                                                     1.0000            0.2304     6.5381
  data required time                                                                                                 6.5381
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5381
  data arrival time                                                                                                 -3.2232
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2956 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3251 

  slack (with derating applied) (VIOLATED)                                                               -3.3149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9898 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          3.7318                     1.8878 &   3.8878 r
  la_data_in[16] (net)                                   2   0.2180 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8878 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5955   3.7420   0.9500  -0.9680  -0.9022 &   2.9856 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1476   0.9500            0.1354 &   3.1210 r
  mprj/buf_i[144] (net)                                  2   0.0168 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1476   0.9500   0.0000   0.0006 &   3.1216 r
  data arrival time                                                                                                  3.1216

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2106 &   6.1629 r
  clock reconvergence pessimism                                                                           0.0000     6.1629
  clock uncertainty                                                                                       0.1000     6.2629
  library hold time                                                                     1.0000            0.1587     6.4215
  data required time                                                                                                 6.4215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4215
  data arrival time                                                                                                 -3.1216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3550 

  slack (with derating applied) (VIOLATED)                                                               -3.2999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9449 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.9983                     1.0348 &   3.0348 f
  la_data_in[29] (net)                                   2   0.1940 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0348 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1968   2.0163   0.9500  -0.0627   0.0458 &   3.0805 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1186   0.9500            0.5528 &   3.6333 f
  mprj/buf_i[157] (net)                                  1   0.0088 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1186   0.9500   0.0000   0.0002 &   3.6335 f
  data arrival time                                                                                                  3.6335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5835   1.0500   0.0000   4.6276 &   6.5799 r
  clock reconvergence pessimism                                                                           0.0000     6.5799
  clock uncertainty                                                                                       0.1000     6.6799
  library hold time                                                                     1.0000            0.2337     6.9136
  data required time                                                                                                 6.9136
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9136
  data arrival time                                                                                                 -3.6335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3514 

  slack (with derating applied) (VIOLATED)                                                               -3.2801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9286 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[38] (in)                                                          4.7426                     2.3670 &   4.3670 r
  la_data_in[38] (net)                                   2   0.2765 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3670 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7267   4.7652   0.9500  -1.0104  -0.8778 &   3.4892 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1522   0.9500            0.0824 &   3.5716 r
  mprj/buf_i[166] (net)                                  2   0.0118 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0230   0.1522   0.9500  -0.0108  -0.0110 &   3.5606 r
  data arrival time                                                                                                  3.5606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5836   1.0500   0.0000   4.6240 &   6.5763 r
  clock reconvergence pessimism                                                                           0.0000     6.5763
  clock uncertainty                                                                                       0.1000     6.6763
  library hold time                                                                     1.0000            0.1584     6.8347
  data required time                                                                                                 6.8347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8347
  data arrival time                                                                                                 -3.5606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3132 
  total derate : arrival time                                                                             0.0651 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (VIOLATED)                                                               -3.2741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8959 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[30] (in)                                                          4.7624                     2.3933 &   4.3933 r
  la_data_in[30] (net)                                   2   0.2783 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3933 r
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7982   4.7835   0.9500  -1.0290  -0.9029 &   3.4904 r
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1506   0.9500            0.0797 &   3.5701 r
  mprj/buf_i[158] (net)                                  2   0.0109 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0178   0.1506   0.9500  -0.0074  -0.0074 &   3.5627 r
  data arrival time                                                                                                  3.5627

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5836   1.0500   0.0000   4.6258 &   6.5780 r
  clock reconvergence pessimism                                                                           0.0000     6.5780
  clock uncertainty                                                                                       0.1000     6.6780
  library hold time                                                                     1.0000            0.1585     6.8366
  data required time                                                                                                 6.8366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8366
  data arrival time                                                                                                 -3.5627
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3132 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3786 

  slack (with derating applied) (VIOLATED)                                                               -3.2739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8952 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                               7.0499                     3.4348 &   5.4348 r
  io_in[31] (net)                                        2   0.4094 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4348 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1249   7.1186   0.9500  -2.2459  -1.9695 &   3.4653 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2354   0.9500            0.0237 &   3.4890 r
  mprj/buf_i[223] (net)                                  2   0.0401 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2356   0.9500   0.0000   0.0036 &   3.4926 r
  data arrival time                                                                                                  3.4926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5074 &   6.4597 r
  clock reconvergence pessimism                                                                           0.0000     6.4597
  clock uncertainty                                                                                       0.1000     6.5597
  library hold time                                                                     1.0000            0.1548     6.7145
  data required time                                                                                                 6.7145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7145
  data arrival time                                                                                                 -3.4926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2219

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3076 
  total derate : arrival time                                                                             0.1342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4418 

  slack (with derating applied) (VIOLATED)                                                               -3.2219 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7801 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             2.5566                     1.2994 &   3.2994 f
  la_oenb[47] (net)                                      2   0.2465 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2994 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6386   2.5778   0.9500  -0.3553  -0.2016 &   3.0978 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2060   0.9500            0.7112 &   3.8090 f
  mprj/buf_i[111] (net)                                  2   0.0656 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1566   0.2067   0.9500  -0.0828  -0.0802 &   3.7288 f
  data arrival time                                                                                                  3.7288

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5810   1.0500   0.0000   4.6859 &   6.6382 r
  clock reconvergence pessimism                                                                           0.0000     6.6382
  clock uncertainty                                                                                       0.1000     6.7382
  library hold time                                                                     1.0000            0.2124     6.9505
  data required time                                                                                                 6.9505
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9505
  data arrival time                                                                                                 -3.7288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3161 
  total derate : arrival time                                                                             0.0687 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3848 

  slack (with derating applied) (VIOLATED)                                                               -3.2217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8369 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[36] (in)                                                          4.6396                     2.2965 &   4.2965 r
  la_data_in[36] (net)                                   2   0.2699 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2965 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6066   4.6676   0.9500  -0.8875  -0.7305 &   3.5660 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1454   0.9500            0.0812 &   3.6473 r
  mprj/buf_i[164] (net)                                  1   0.0091 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0211   0.1454   0.9500  -0.0115  -0.0117 &   3.6355 r
  data arrival time                                                                                                  3.6355

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5830   1.0500   0.0000   4.6433 &   6.5956 r
  clock reconvergence pessimism                                                                           0.0000     6.5956
  clock uncertainty                                                                                       0.1000     6.6956
  library hold time                                                                     1.0000            0.1587     6.8543
  data required time                                                                                                 6.8543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8543
  data arrival time                                                                                                 -3.6355
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3141 
  total derate : arrival time                                                                             0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (VIOLATED)                                                               -3.2188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8449 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             2.0350                     1.0520 &   3.0520 f
  la_oenb[30] (net)                                      2   0.1975 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0520 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.0536   0.9500   0.0000   0.1152 &   3.1672 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1233   0.9500            0.5627 &   3.7299 f
  mprj/buf_i[94] (net)                                   2   0.0111 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0130   0.1233   0.9500  -0.0011  -0.0008 &   3.7291 f
  data arrival time                                                                                                  3.7291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5822   1.0500   0.0000   4.6626 &   6.6148 r
  clock reconvergence pessimism                                                                           0.0000     6.6148
  clock uncertainty                                                                                       0.1000     6.7148
  library hold time                                                                     1.0000            0.2330     6.9478
  data required time                                                                                                 6.9478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9478
  data arrival time                                                                                                 -3.7291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2187

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3507 

  slack (with derating applied) (VIOLATED)                                                               -3.2187 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8680 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          2.3291                     1.1862 &   3.1862 f
  la_data_in[37] (net)                                   2   0.2246 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1862 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3547   2.3471   0.9500  -0.2192  -0.0827 &   3.1035 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1321   0.9500            0.6108 &   3.7143 f
  mprj/buf_i[165] (net)                                  2   0.0121 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0091   0.1321   0.9500  -0.0007  -0.0004 &   3.7139 f
  data arrival time                                                                                                  3.7139

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5829   1.0500   0.0000   4.6479 &   6.6002 r
  clock reconvergence pessimism                                                                           0.0000     6.6002
  clock uncertainty                                                                                       0.1000     6.7002
  library hold time                                                                     1.0000            0.2316     6.9318
  data required time                                                                                                 6.9318
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9318
  data arrival time                                                                                                 -3.7139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3652 

  slack (with derating applied) (VIOLATED)                                                               -3.2179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8527 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          2.7058                     1.3708 &   3.3708 f
  la_data_in[32] (net)                                   2   0.2608 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3708 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8096   2.7312   0.9500  -0.4668  -0.3083 &   3.0625 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1280   0.9500            0.6569 &   3.7194 f
  mprj/buf_i[160] (net)                                  1   0.0053 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1280   0.9500   0.0000   0.0002 &   3.7196 f
  data arrival time                                                                                                  3.7196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5828   1.0500   0.0000   4.6488 &   6.6011 r
  clock reconvergence pessimism                                                                           0.0000     6.6011
  clock uncertainty                                                                                       0.1000     6.7011
  library hold time                                                                     1.0000            0.2322     6.9333
  data required time                                                                                                 6.9333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9333
  data arrival time                                                                                                 -3.7196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3818 

  slack (with derating applied) (VIOLATED)                                                               -3.2138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8319 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[42] (in)                                                          4.6232                     2.3021 &   4.3021 r
  la_data_in[42] (net)                                   2   0.2692 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3021 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5801   4.6484   0.9500  -0.8798  -0.7371 &   3.5650 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1666   0.9500            0.1019 &   3.6669 r
  mprj/buf_i[170] (net)                                  2   0.0210 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0817   0.1666   0.9500  -0.0393  -0.0405 &   3.6264 r
  data arrival time                                                                                                  3.6264

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.6134 &   6.5657 r
  clock reconvergence pessimism                                                                           0.0000     6.5657
  clock uncertainty                                                                                       0.1000     6.6657
  library hold time                                                                     1.0000            0.1578     6.8235
  data required time                                                                                                 6.8235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8235
  data arrival time                                                                                                 -3.6264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3738 

  slack (with derating applied) (VIOLATED)                                                               -3.1971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8233 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          4.8862                     2.4163 &   4.4163 r
  la_data_in[39] (net)                                   2   0.2842 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4163 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9551   4.9173   0.9500  -0.9880  -0.8211 &   3.5952 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1540   0.9500            0.0754 &   3.6707 r
  mprj/buf_i[167] (net)                                  2   0.0117 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0300   0.1540   0.9500  -0.0142  -0.0145 &   3.6562 r
  data arrival time                                                                                                  3.6562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5832   1.0500   0.0000   4.6371 &   6.5894 r
  clock reconvergence pessimism                                                                           0.0000     6.5894
  clock uncertainty                                                                                       0.1000     6.6894
  library hold time                                                                     1.0000            0.1584     6.8478
  data required time                                                                                                 6.8478
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8478
  data arrival time                                                                                                 -3.6562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3138 
  total derate : arrival time                                                                             0.0655 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3793 

  slack (with derating applied) (VIOLATED)                                                               -3.1916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8123 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[47] (in)                                                          4.6226                     2.2997 &   4.2997 r
  la_data_in[47] (net)                                   2   0.2691 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2997 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3702   4.6485   0.9500  -0.7930  -0.6410 &   3.6587 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2352   0.9500            0.1564 &   3.8150 r
  mprj/buf_i[175] (net)                                  2   0.0593 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2025   0.2355   0.9500  -0.1079  -0.1084 &   3.7066 r
  data arrival time                                                                                                  3.7066

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5811   1.0500   0.0000   4.6840 &   6.6363 r
  clock reconvergence pessimism                                                                           0.0000     6.6363
  clock uncertainty                                                                                       0.1000     6.7363
  library hold time                                                                     1.0000            0.1548     6.8911
  data required time                                                                                                 6.8911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8911
  data arrival time                                                                                                 -3.7066
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1845

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3796 

  slack (with derating applied) (VIOLATED)                                                               -3.1845 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8048 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             2.3660                     1.2051 &   3.2051 f
  la_oenb[38] (net)                                      2   0.2282 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2051 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3812   2.3846   0.9500  -0.2241  -0.0834 &   3.1217 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1393   0.9500            0.6229 &   3.7446 f
  mprj/buf_i[102] (net)                                  2   0.0165 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0327   0.1393   0.9500  -0.0031  -0.0027 &   3.7418 f
  data arrival time                                                                                                  3.7418

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5833   1.0500   0.0000   4.6360 &   6.5883 r
  clock reconvergence pessimism                                                                           0.0000     6.5883
  clock uncertainty                                                                                       0.1000     6.6883
  library hold time                                                                     1.0000            0.2305     6.9188
  data required time                                                                                                 6.9188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9188
  data arrival time                                                                                                 -3.7418
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3137 
  total derate : arrival time                                                                             0.0522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3659 

  slack (with derating applied) (VIOLATED)                                                               -3.1770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8111 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[42] (in)                                                             5.0478                     2.4917 &   4.4917 r
  la_oenb[42] (net)                                      2   0.2935 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.4917 r
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9165   5.0807   0.9500  -1.0853  -0.9130 &   3.5787 r
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1902   0.9500            0.0967 &   3.6754 r
  mprj/buf_i[106] (net)                                  2   0.0304 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0327   0.1903   0.9500  -0.0167  -0.0154 &   3.6600 r
  data arrival time                                                                                                  3.6600

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5837   1.0500   0.0000   4.6190 &   6.5713 r
  clock reconvergence pessimism                                                                           0.0000     6.5713
  clock uncertainty                                                                                       0.1000     6.6713
  library hold time                                                                     1.0000            0.1568     6.8281
  data required time                                                                                                 6.8281
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8281
  data arrival time                                                                                                 -3.6600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3129 
  total derate : arrival time                                                                             0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3851 

  slack (with derating applied) (VIOLATED)                                                               -3.1681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7830 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             2.3916                     1.2150 &   3.2150 f
  la_oenb[37] (net)                                      2   0.2305 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2150 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3215   2.4115   0.9500  -0.2007  -0.0559 &   3.1591 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   0.9500            0.6211 &   3.7801 f
  mprj/buf_i[101] (net)                                  2   0.0124 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0063   0.1341   0.9500  -0.0005  -0.0001 &   3.7800 f
  data arrival time                                                                                                  3.7800

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5829   1.0500   0.0000   4.6466 &   6.5989 r
  clock reconvergence pessimism                                                                           0.0000     6.5989
  clock uncertainty                                                                                       0.1000     6.6989
  library hold time                                                                     1.0000            0.2313     6.9302
  data required time                                                                                                 6.9302
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9302
  data arrival time                                                                                                 -3.7800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3651 

  slack (with derating applied) (VIOLATED)                                                               -3.1502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7850 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[45] (in)                                                          4.6594                     2.3047 &   4.3047 r
  la_data_in[45] (net)                                   2   0.2709 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3047 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4578   4.6880   0.9500  -0.7890  -0.6232 &   3.6815 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2244   0.9500            0.1449 &   3.8264 r
  mprj/buf_i[173] (net)                                  2   0.0525 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1372   0.2248   0.9500  -0.0731  -0.0715 &   3.7549 r
  data arrival time                                                                                                  3.7549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5810   1.0500   0.0000   4.6859 &   6.6381 r
  clock reconvergence pessimism                                                                           0.0000     6.6381
  clock uncertainty                                                                                       0.1000     6.7381
  library hold time                                                                     1.0000            0.1553     6.8934
  data required time                                                                                                 6.8934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8934
  data arrival time                                                                                                 -3.7549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3161 
  total derate : arrival time                                                                             0.0618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3779 

  slack (with derating applied) (VIOLATED)                                                               -3.1386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7607 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          2.7334                     1.3678 &   3.3678 f
  la_data_in[49] (net)                                   2   0.2623 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3678 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7206   2.7621   0.9500  -0.3998  -0.2195 &   3.1484 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1826   0.9500            0.7128 &   3.8612 f
  mprj/buf_i[177] (net)                                  2   0.0426 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0873   0.1829   0.9500  -0.0240  -0.0213 &   3.8399 f
  data arrival time                                                                                                  3.8399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5806   1.0500   0.0000   4.6911 &   6.6434 r
  clock reconvergence pessimism                                                                           0.0000     6.6434
  clock uncertainty                                                                                       0.1000     6.7434
  library hold time                                                                     1.0000            0.2190     6.9624
  data required time                                                                                                 6.9624
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9624
  data arrival time                                                                                                 -3.8399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3164 
  total derate : arrival time                                                                             0.0695 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3858 

  slack (with derating applied) (VIOLATED)                                                               -3.1225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7367 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          2.7438                     1.3732 &   3.3732 f
  la_data_in[41] (net)                                   2   0.2633 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3732 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7587   2.7734   0.9500  -0.4467  -0.2717 &   3.1015 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1392   0.9500            0.6730 &   3.7746 f
  mprj/buf_i[169] (net)                                  2   0.0109 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0103   0.1392   0.9500  -0.0009  -0.0006 &   3.7740 f
  data arrival time                                                                                                  3.7740

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.6135 &   6.5658 r
  clock reconvergence pessimism                                                                           0.0000     6.5658
  clock uncertainty                                                                                       0.1000     6.6658
  library hold time                                                                     1.0000            0.2305     6.8963
  data required time                                                                                                 6.8963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8963
  data arrival time                                                                                                 -3.7740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0682 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (VIOLATED)                                                               -3.1223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7415 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             2.4966                     1.2674 &   3.2674 f
  la_oenb[40] (net)                                      2   0.2406 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2674 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4487   2.5179   0.9500  -0.2744  -0.1230 &   3.1444 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   0.9500            0.6350 &   3.7793 f
  mprj/buf_i[104] (net)                                  2   0.0111 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.1341   0.9500  -0.0018  -0.0015 &   3.7778 f
  data arrival time                                                                                                  3.7778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.6135 &   6.5658 r
  clock reconvergence pessimism                                                                           0.0000     6.5658
  clock uncertainty                                                                                       0.1000     6.6658
  library hold time                                                                     1.0000            0.2313     6.8971
  data required time                                                                                                 6.8971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8971
  data arrival time                                                                                                 -3.7778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3686 

  slack (with derating applied) (VIOLATED)                                                               -3.1192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7506 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          2.5311                     1.2790 &   3.2790 f
  la_data_in[40] (net)                                   2   0.2436 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2790 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5043   2.5543   0.9500  -0.2879  -0.1299 &   3.1492 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1478   0.9500            0.6536 &   3.8027 f
  mprj/buf_i[168] (net)                                  2   0.0204 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0902   0.1478   0.9500  -0.0229  -0.0234 &   3.7793 f
  data arrival time                                                                                                  3.7793

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.6134 &   6.5657 r
  clock reconvergence pessimism                                                                           0.0000     6.5657
  clock uncertainty                                                                                       0.1000     6.6657
  library hold time                                                                     1.0000            0.2287     6.8944
  data required time                                                                                                 6.8944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8944
  data arrival time                                                                                                 -3.7793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3717 

  slack (with derating applied) (VIOLATED)                                                               -3.1151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7434 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          2.7133                     1.3643 &   3.3643 f
  la_data_in[52] (net)                                   2   0.2609 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3643 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7032   2.7408   0.9500  -0.3970  -0.2206 &   3.1437 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2047   0.9500            0.7310 &   3.8747 f
  mprj/buf_i[180] (net)                                  2   0.0596 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0831   0.2053   0.9500  -0.0308  -0.0264 &   3.8483 f
  data arrival time                                                                                                  3.8483

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5804   1.0500   0.0000   4.6934 &   6.6457 r
  clock reconvergence pessimism                                                                           0.0000     6.6457
  clock uncertainty                                                                                       0.1000     6.7457
  library hold time                                                                     1.0000            0.2128     6.9585
  data required time                                                                                                 6.9585
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9585
  data arrival time                                                                                                 -3.8483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3165 
  total derate : arrival time                                                                             0.0705 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3870 

  slack (with derating applied) (VIOLATED)                                                               -3.1102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7232 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               4.4814                     2.2671 &   4.2671 r
  io_in[22] (net)                                        2   0.2623 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2671 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1744   4.4939   0.9500  -1.1392  -1.0550 &   3.2120 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2042   0.9500            0.1359 &   3.3479 r
  mprj/buf_i[214] (net)                                  2   0.0419 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2050   0.9500   0.0000   0.0064 &   3.3543 r
  data arrival time                                                                                                  3.3543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2503 &   6.2026 r
  clock reconvergence pessimism                                                                           0.0000     6.2026
  clock uncertainty                                                                                       0.1000     6.3026
  library hold time                                                                     1.0000            0.1562     6.4588
  data required time                                                                                                 6.4588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4588
  data arrival time                                                                                                 -3.3543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1045

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2954 
  total derate : arrival time                                                                             0.0719 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3672 

  slack (with derating applied) (VIOLATED)                                                               -3.1045 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7372 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               1.9106                     1.0099 &   3.0099 f
  io_in[21] (net)                                        2   0.1869 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0099 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3673   1.9194   0.9500  -0.2284  -0.1575 &   2.8524 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1633   0.9500            0.5783 &   3.4307 f
  mprj/buf_i[213] (net)                                  2   0.0429 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1643   0.9500   0.0000   0.0065 &   3.4373 f
  data arrival time                                                                                                  3.4373

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2533 &   6.2056 r
  clock reconvergence pessimism                                                                           0.0000     6.2056
  clock uncertainty                                                                                       0.1000     6.3056
  library hold time                                                                     1.0000            0.2241     6.5297
  data required time                                                                                                 6.5297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5297
  data arrival time                                                                                                 -3.4373
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0924

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2955 
  total derate : arrival time                                                                             0.0465 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3420 

  slack (with derating applied) (VIOLATED)                                                               -3.0924 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7504 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           4.2998                     2.1753 &   4.1753 r
  la_data_in[9] (net)                                    2   0.2516 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1753 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7881   4.3125   0.9500  -1.0407  -0.9521 &   3.2232 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1543   0.9500            0.1097 &   3.3330 r
  mprj/buf_i[137] (net)                                  2   0.0162 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1543   0.9500   0.0000   0.0005 &   3.3335 r
  data arrival time                                                                                                  3.3335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2106 &   6.1628 r
  clock reconvergence pessimism                                                                           0.0000     6.1628
  clock uncertainty                                                                                       0.1000     6.2628
  library hold time                                                                     1.0000            0.1584     6.4212
  data required time                                                                                                 6.4212
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4212
  data arrival time                                                                                                 -3.3335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3587 

  slack (with derating applied) (VIOLATED)                                                               -3.0877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7290 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                             6.3767                     3.2741 &   5.2741 r
  la_oenb[58] (net)                                      2   0.3731 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.2741 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6328   6.3886   0.9500  -2.1642  -2.0726 &   3.2015 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2828   0.9500            0.0978 &   3.2994 r
  mprj/buf_i[122] (net)                                  2   0.0719 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1520   0.2835   0.9500  -0.0773  -0.0714 &   3.2280 r
  data arrival time                                                                                                  3.2280

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5725   1.0500   0.0000   4.1101 &   6.0624 r
  clock reconvergence pessimism                                                                           0.0000     6.0624
  clock uncertainty                                                                                       0.1000     6.1624
  library hold time                                                                     1.0000            0.1527     6.3151
  data required time                                                                                                 6.3151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3151
  data arrival time                                                                                                 -3.2280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2887 
  total derate : arrival time                                                                             0.1283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4169 

  slack (with derating applied) (VIOLATED)                                                               -3.0872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6702 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                              6.0478                     3.0611 &   5.0611 r
  la_oenb[9] (net)                                       2   0.3549 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.0611 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0381   6.0661   0.9500  -2.3523  -2.2731 &   2.7880 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1791   0.9500            0.0346 &   2.8227 r
  mprj/buf_i[73] (net)                                   2   0.0172 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0081   0.1791   0.9500  -0.0030  -0.0025 &   2.8202 r
  data arrival time                                                                                                  2.8202

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.6954 &   5.6477 r
  clock reconvergence pessimism                                                                           0.0000     5.6477
  clock uncertainty                                                                                       0.1000     5.7477
  library hold time                                                                     1.0000            0.1573     5.9049
  data required time                                                                                                 5.9049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9049
  data arrival time                                                                                                 -2.8202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2689 
  total derate : arrival time                                                                             0.1300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3989 

  slack (with derating applied) (VIOLATED)                                                               -3.0847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6858 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          2.6272                     1.3247 &   3.3247 f
  la_data_in[48] (net)                                   2   0.2528 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3247 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5454   2.6530   0.9500  -0.3000  -0.1296 &   3.1951 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1911   0.9500            0.7052 &   3.9003 f
  mprj/buf_i[176] (net)                                  2   0.0502 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0870   0.1918   0.9500  -0.0280  -0.0236 &   3.8768 f
  data arrival time                                                                                                  3.8768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5808   1.0500   0.0000   4.6885 &   6.6408 r
  clock reconvergence pessimism                                                                           0.0000     6.6408
  clock uncertainty                                                                                       0.1000     6.7408
  library hold time                                                                     1.0000            0.2165     6.9574
  data required time                                                                                                 6.9574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9574
  data arrival time                                                                                                 -3.8768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3162 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3798 

  slack (with derating applied) (VIOLATED)                                                               -3.0806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7008 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                             6.7038                     3.4407 &   5.4407 r
  la_oenb[56] (net)                                      2   0.3923 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.4407 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9403   6.7176   0.9500  -2.2760  -2.1766 &   3.2642 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2913   0.9500            0.0870 &   3.3511 r
  mprj/buf_i[120] (net)                                  2   0.0740 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1866   0.2920   0.9500  -0.0963  -0.0916 &   3.2595 r
  data arrival time                                                                                                  3.2595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5730   1.0500   0.0000   4.1200 &   6.0723 r
  clock reconvergence pessimism                                                                           0.0000     6.0723
  clock uncertainty                                                                                       0.1000     6.1723
  library hold time                                                                     1.0000            0.1524     6.3247
  data required time                                                                                                 6.3247
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3247
  data arrival time                                                                                                 -3.2595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2892 
  total derate : arrival time                                                                             0.1349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4241 

  slack (with derating applied) (VIOLATED)                                                               -3.0652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6411 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[53] (in)                                                          4.7541                     2.3632 &   4.3632 r
  la_data_in[53] (net)                                   2   0.2768 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3632 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3937   4.7817   0.9500  -0.8195  -0.6608 &   3.7024 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2276   0.9500            0.1416 &   3.8439 r
  mprj/buf_i[181] (net)                                  2   0.0531 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0346   0.2283   0.9500  -0.0187  -0.0128 &   3.8312 r
  data arrival time                                                                                                  3.8312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5808   1.0500   0.0000   4.6888 &   6.6411 r
  clock reconvergence pessimism                                                                           0.0000     6.6411
  clock uncertainty                                                                                       0.1000     6.7411
  library hold time                                                                     1.0000            0.1551     6.8962
  data required time                                                                                                 6.8962
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8962
  data arrival time                                                                                                 -3.8312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0651

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3162 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3765 

  slack (with derating applied) (VIOLATED)                                                               -3.0651 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6886 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             2.6447                     1.3421 &   3.3421 f
  la_oenb[44] (net)                                      2   0.2550 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3421 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5779   2.6680   0.9500  -0.2836  -0.1164 &   3.2257 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1792   0.9500            0.6966 &   3.9224 f
  mprj/buf_i[108] (net)                                  2   0.0414 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0425   0.1796   0.9500  -0.0049  -0.0006 &   3.9218 f
  data arrival time                                                                                                  3.9218

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5806   1.0500   0.0000   4.6911 &   6.6433 r
  clock reconvergence pessimism                                                                           0.0000     6.6433
  clock uncertainty                                                                                       0.1000     6.7433
  library hold time                                                                     1.0000            0.2199     6.9632
  data required time                                                                                                 6.9632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9632
  data arrival time                                                                                                 -3.9218
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3163 
  total derate : arrival time                                                                             0.0609 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3772 

  slack (with derating applied) (VIOLATED)                                                               -3.0414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6642 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             2.4755                     1.2491 &   3.2491 f
  la_oenb[50] (net)                                      2   0.2381 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2491 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3962   2.4988   0.9500  -0.2298  -0.0666 &   3.1825 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1629   0.9500            0.6591 &   3.8416 f
  mprj/buf_i[114] (net)                                  2   0.0320 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0118   0.1631   0.9500  -0.0010   0.0021 &   3.8436 f
  data arrival time                                                                                                  3.8436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5840   1.0500   0.0000   4.6022 &   6.5545 r
  clock reconvergence pessimism                                                                           0.0000     6.5545
  clock uncertainty                                                                                       0.1000     6.6545
  library hold time                                                                     1.0000            0.2245     6.8790
  data required time                                                                                                 6.8790
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8790
  data arrival time                                                                                                 -3.8436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3121 
  total derate : arrival time                                                                             0.0556 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3677 

  slack (with derating applied) (VIOLATED)                                                               -3.0353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6676 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             4.0055                     2.0299 &   4.0299 r
  la_oenb[19] (net)                                      2   0.2344 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0299 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9775   4.0162   0.9500  -1.0973  -1.0294 &   3.0005 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1437   0.9500            0.1167 &   3.1172 r
  mprj/buf_i[83] (net)                                   2   0.0125 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0201   0.1437   0.9500  -0.0087  -0.0087 &   3.1085 r
  data arrival time                                                                                                  3.1085

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5588   1.0500   0.0000   3.8983 &   5.8506 r
  clock reconvergence pessimism                                                                           0.0000     5.8506
  clock uncertainty                                                                                       0.1000     5.9506
  library hold time                                                                     1.0000            0.1588     6.1094
  data required time                                                                                                 6.1094
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1094
  data arrival time                                                                                                 -3.1085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2786 
  total derate : arrival time                                                                             0.0679 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3465 

  slack (with derating applied) (VIOLATED)                                                               -3.0008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6543 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             1.9997                     1.0397 &   3.0397 f
  la_oenb[26] (net)                                      2   0.1945 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.0397 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3742   2.0170   0.9500  -0.2232  -0.1244 &   2.9153 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1156   0.9500            0.5500 &   3.4653 f
  mprj/buf_i[90] (net)                                   1   0.0071 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0163   0.1156   0.9500  -0.0015  -0.0013 &   3.4641 f
  data arrival time                                                                                                  3.4641

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5734   1.0500   0.0000   4.1766 &   6.1289 r
  clock reconvergence pessimism                                                                           0.0000     6.1289
  clock uncertainty                                                                                       0.1000     6.2289
  library hold time                                                                     1.0000            0.2342     6.4631
  data required time                                                                                                 6.4631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4631
  data arrival time                                                                                                 -3.4641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2919 
  total derate : arrival time                                                                             0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3378 

  slack (with derating applied) (VIOLATED)                                                               -2.9990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6612 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[8] (in)                                                              4.0217                     2.0258 &   4.0258 r
  la_oenb[8] (net)                                       2   0.2348 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0258 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3450   4.0351   0.9500  -0.8000  -0.7049 &   3.3210 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1453   0.9500            0.1172 &   3.4381 r
  mprj/buf_i[72] (net)                                   2   0.0132 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0168   0.1453   0.9500  -0.0039  -0.0037 &   3.4344 r
  data arrival time                                                                                                  3.4344

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5729   1.0500   0.0000   4.2103 &   6.1626 r
  clock reconvergence pessimism                                                                           0.0000     6.1626
  clock uncertainty                                                                                       0.1000     6.2626
  library hold time                                                                     1.0000            0.1588     6.4213
  data required time                                                                                                 6.4213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4213
  data arrival time                                                                                                 -3.4344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0535 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3470 

  slack (with derating applied) (VIOLATED)                                                               -2.9869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6400 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[49] (in)                                                             4.6111                     2.2917 &   4.2917 r
  la_oenb[49] (net)                                      2   0.2684 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2917 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3001   4.6379   0.9500  -0.7111  -0.5504 &   3.7414 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2031   0.9500            0.1286 &   3.8700 r
  mprj/buf_i[113] (net)                                  2   0.0406 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0706   0.2035   0.9500  -0.0344  -0.0311 &   3.8389 r
  data arrival time                                                                                                  3.8389

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5839   1.0500   0.0000   4.6109 &   6.5632 r
  clock reconvergence pessimism                                                                           0.0000     6.5632
  clock uncertainty                                                                                       0.1000     6.6632
  library hold time                                                                     1.0000            0.1562     6.8194
  data required time                                                                                                 6.8194
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8194
  data arrival time                                                                                                 -3.8389
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3125 
  total derate : arrival time                                                                             0.0546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3672 

  slack (with derating applied) (VIOLATED)                                                               -2.9805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6133 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                               7.1535                     3.4411 &   5.4411 r
  io_in[32] (net)                                        2   0.4127 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4411 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6759   7.2073   0.9500  -2.0496  -1.7202 &   3.7209 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2404   0.9500            0.0229 &   3.7439 r
  mprj/buf_i[224] (net)                                  2   0.0421 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2407   0.9500   0.0000   0.0041 &   3.7480 r
  data arrival time                                                                                                  3.7480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5144 &   6.4667 r
  clock reconvergence pessimism                                                                           0.0000     6.4667
  clock uncertainty                                                                                       0.1000     6.5667
  library hold time                                                                     1.0000            0.1546     6.7213
  data required time                                                                                                 6.7213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7213
  data arrival time                                                                                                 -3.7480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3079 
  total derate : arrival time                                                                             0.1266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4346 

  slack (with derating applied) (VIOLATED)                                                               -2.9733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5387 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              5.3127                     2.6877 &   4.6877 r
  la_oenb[7] (net)                                       2   0.3114 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.6877 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2539   5.3296   0.9500  -1.8483  -1.7610 &   2.9266 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1519   0.9500            0.0494 &   2.9761 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1519   0.9500   0.0000   0.0003 &   2.9763 r
  data arrival time                                                                                                  2.9763

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5401   1.0500   0.0000   3.7256 &   5.6779 r
  clock reconvergence pessimism                                                                           0.0000     5.6779
  clock uncertainty                                                                                       0.1000     5.7779
  library hold time                                                                     1.0000            0.1585     5.9364
  data required time                                                                                                 5.9364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9364
  data arrival time                                                                                                 -2.9763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2704 
  total derate : arrival time                                                                             0.1045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3749 

  slack (with derating applied) (VIOLATED)                                                               -2.9600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5851 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          2.7217                     1.3621 &   3.3621 f
  la_data_in[43] (net)                                   2   0.2612 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3621 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5676   2.7506   0.9500  -0.3121  -0.1291 &   3.2329 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1721   0.9500            0.7010 &   3.9339 f
  mprj/buf_i[171] (net)                                  2   0.0346 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0559   0.1723   0.9500  -0.0058  -0.0028 &   3.9311 f
  data arrival time                                                                                                  3.9311

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5839   1.0500   0.0000   4.6109 &   6.5632 r
  clock reconvergence pessimism                                                                           0.0000     6.5632
  clock uncertainty                                                                                       0.1000     6.6632
  library hold time                                                                     1.0000            0.2219     6.8851
  data required time                                                                                                 6.8851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8851
  data arrival time                                                                                                 -3.9311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3125 
  total derate : arrival time                                                                             0.0634 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3759 

  slack (with derating applied) (VIOLATED)                                                               -2.9540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5781 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               5.5969                     2.7836 &   4.7836 r
  io_in[28] (net)                                        2   0.3263 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7836 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.1689   5.6290   0.9500  -1.2678  -1.0982 &   3.6854 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2202   0.9500            0.0895 &   3.7749 r
  mprj/buf_i[220] (net)                                  2   0.0426 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2208   0.9500   0.0000   0.0058 &   3.7807 r
  data arrival time                                                                                                  3.7807

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5142 &   6.4665 r
  clock reconvergence pessimism                                                                           0.0000     6.4665
  clock uncertainty                                                                                       0.1000     6.5665
  library hold time                                                                     1.0000            0.1555     6.7219
  data required time                                                                                                 6.7219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7219
  data arrival time                                                                                                 -3.7807
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3079 
  total derate : arrival time                                                                             0.0807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3886 

  slack (with derating applied) (VIOLATED)                                                               -2.9413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5527 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          2.4809                     1.2520 &   3.2520 f
  la_data_in[51] (net)                                   2   0.2387 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2520 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2784   2.5052   0.9500  -0.1186   0.0540 &   3.3060 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1846   0.9500            0.6812 &   3.9872 f
  mprj/buf_i[179] (net)                                  2   0.0490 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0881   0.1850   0.9500  -0.0334  -0.0310 &   3.9562 f
  data arrival time                                                                                                  3.9562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5840   1.0500   0.0000   4.6004 &   6.5527 r
  clock reconvergence pessimism                                                                           0.0000     6.5527
  clock uncertainty                                                                                       0.1000     6.6527
  library hold time                                                                     1.0000            0.2184     6.8711
  data required time                                                                                                 6.8711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8711
  data arrival time                                                                                                 -3.9562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3120 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3651 

  slack (with derating applied) (VIOLATED)                                                               -2.9149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5498 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          4.9083                     2.4378 &   4.4378 r
  la_data_in[46] (net)                                   2   0.2857 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4378 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0804   4.9374   0.9500  -1.1746  -1.0286 &   3.4092 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2265   0.9500            0.1341 &   3.5433 r
  mprj/buf_i[174] (net)                                  2   0.0520 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1733   0.2268   0.9500  -0.0889  -0.0890 &   3.4543 r
  data arrival time                                                                                                  3.4543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1587 &   6.1110 r
  clock reconvergence pessimism                                                                           0.0000     6.1110
  clock uncertainty                                                                                       0.1000     6.2110
  library hold time                                                                     1.0000            0.1552     6.3662
  data required time                                                                                                 6.3662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3662
  data arrival time                                                                                                 -3.4543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9120

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2910 
  total derate : arrival time                                                                             0.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3722 

  slack (with derating applied) (VIOLATED)                                                               -2.9120 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5397 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          1.9667                     1.0239 &   3.0239 f
  la_data_in[17] (net)                                   2   0.1913 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0239 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1313   1.9825   0.9500  -0.0993   0.0015 &   3.0254 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1297   0.9500            0.5596 &   3.5849 f
  mprj/buf_i[145] (net)                                  2   0.0171 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0117   0.1297   0.9500  -0.0010  -0.0003 &   3.5846 f
  data arrival time                                                                                                  3.5846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2104 &   6.1627 r
  clock reconvergence pessimism                                                                           0.0000     6.1627
  clock uncertainty                                                                                       0.1000     6.2627
  library hold time                                                                     1.0000            0.2320     6.4947
  data required time                                                                                                 6.4947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4947
  data arrival time                                                                                                 -3.5846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9101

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3335 

  slack (with derating applied) (VIOLATED)                                                               -2.9101 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5766 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                               7.8348                     3.7376 &   5.7376 r
  io_in[33] (net)                                        2   0.4510 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7376 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.1915   7.9043   0.9500  -2.3203  -1.9255 &   3.8121 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2555   0.9500           -0.0039 &   3.8082 r
  mprj/buf_i[225] (net)                                  2   0.0445 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2561   0.9500   0.0000   0.0062 &   3.8143 r
  data arrival time                                                                                                  3.8143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5842   1.0500   0.0000   4.5133 &   6.4656 r
  clock reconvergence pessimism                                                                           0.0000     6.4656
  clock uncertainty                                                                                       0.1000     6.5656
  library hold time                                                                     1.0000            0.1539     6.7195
  data required time                                                                                                 6.7195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7195
  data arrival time                                                                                                 -3.8143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3079 
  total derate : arrival time                                                                             0.1434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4513 

  slack (with derating applied) (VIOLATED)                                                               -2.9052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4539 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             2.4457                     1.2424 &   3.2424 f
  la_oenb[52] (net)                                      2   0.2357 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2424 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1129   2.4658   0.9500  -0.0093   0.1554 &   3.3979 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1958   0.9500            0.6854 &   4.0833 f
  mprj/buf_i[116] (net)                                  2   0.0577 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0898   0.1964   0.9500  -0.0295  -0.0245 &   4.0588 f
  data arrival time                                                                                                  4.0588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5805   1.0500   0.0000   4.6930 &   6.6453 r
  clock reconvergence pessimism                                                                           0.0000     6.6453
  clock uncertainty                                                                                       0.1000     6.7453
  library hold time                                                                     1.0000            0.2153     6.9606
  data required time                                                                                                 6.9606
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9606
  data arrival time                                                                                                 -4.0588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9017

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3164 
  total derate : arrival time                                                                             0.0470 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3635 

  slack (with derating applied) (VIOLATED)                                                               -2.9017 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5382 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          2.0426                     1.0674 &   3.0674 f
  la_data_in[14] (net)                                   2   0.1989 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0674 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2407   2.0584   0.9500  -0.1648  -0.0642 &   3.0032 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1396   0.9500            0.5802 &   3.5834 f
  mprj/buf_i[142] (net)                                  2   0.0239 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1396   0.9500   0.0000   0.0009 &   3.5843 f
  data arrival time                                                                                                  3.5843

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5732   1.0500   0.0000   4.1914 &   6.1437 r
  clock reconvergence pessimism                                                                           0.0000     6.1437
  clock uncertainty                                                                                       0.1000     6.2437
  library hold time                                                                     1.0000            0.2304     6.4742
  data required time                                                                                                 6.4742
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4742
  data arrival time                                                                                                 -3.5843
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2926 
  total derate : arrival time                                                                             0.0445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3371 

  slack (with derating applied) (VIOLATED)                                                               -2.8899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5528 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          2.3605                     1.1960 &   3.1960 f
  la_data_in[50] (net)                                   2   0.2273 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1960 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3812   0.9500   0.0000   0.1618 &   3.3578 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1714   0.9500            0.6520 &   4.0099 f
  mprj/buf_i[178] (net)                                  2   0.0410 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0742   0.1717   0.9500  -0.0121  -0.0090 &   4.0009 f
  data arrival time                                                                                                  4.0009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5839   1.0500   0.0000   4.6109 &   6.5632 r
  clock reconvergence pessimism                                                                           0.0000     6.5632
  clock uncertainty                                                                                       0.1000     6.6632
  library hold time                                                                     1.0000            0.2221     6.8852
  data required time                                                                                                 6.8852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8852
  data arrival time                                                                                                 -4.0009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3125 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3562 

  slack (with derating applied) (VIOLATED)                                                               -2.8843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5282 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[27] (in)                                                               4.7412                     2.3837 &   4.3837 r
  io_in[27] (net)                                        2   0.2771 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3837 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3899   4.7591   0.9500  -0.8635  -0.7422 &   3.6415 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2147   0.9500            0.1337 &   3.7752 r
  mprj/buf_i[219] (net)                                  2   0.0467 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2150   0.9500   0.0000   0.0045 &   3.7797 r
  data arrival time                                                                                                  3.7797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5828   1.0500   0.0000   4.4028 &   6.3551 r
  clock reconvergence pessimism                                                                           0.0000     6.3551
  clock uncertainty                                                                                       0.1000     6.4551
  library hold time                                                                     1.0000            0.1557     6.6108
  data required time                                                                                                 6.6108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6108
  data arrival time                                                                                                 -3.7797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3026 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3617 

  slack (with derating applied) (VIOLATED)                                                               -2.8311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4694 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                             7.4165                     3.7811 &   5.7811 r
  la_oenb[60] (net)                                      2   0.4369 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.7811 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7687   7.4346   0.9500  -2.6365  -2.5176 &   3.2635 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3451   0.9500            0.0845 &   3.3480 r
  mprj/buf_i[124] (net)                                  2   0.0992 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2936   0.3466   0.9500  -0.1482  -0.1412 &   3.2068 r
  data arrival time                                                                                                  3.2068

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5519   1.0500   0.0000   3.8254 &   5.7776 r
  clock reconvergence pessimism                                                                           0.0000     5.7776
  clock uncertainty                                                                                       0.1000     5.8776
  library hold time                                                                     1.0000            0.1503     6.0280
  data required time                                                                                                 6.0280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0280
  data arrival time                                                                                                 -3.2068
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2751 
  total derate : arrival time                                                                             0.1576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4328 

  slack (with derating applied) (VIOLATED)                                                               -2.8212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3884 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.4909                     0.7792 &   2.7792 f
  io_in[17] (net)                                        2   0.1446 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7792 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5001   0.9500   0.0000   0.0677 &   2.8469 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1532   0.9500            0.5111 &   3.3580 f
  mprj/buf_i[209] (net)                                  2   0.0460 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1537   0.9500   0.0000   0.0046 &   3.3626 f
  data arrival time                                                                                                  3.3626

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5582   1.0500   0.0000   3.8922 &   5.8445 r
  clock reconvergence pessimism                                                                           0.0000     5.8445
  clock uncertainty                                                                                       0.1000     5.9445
  library hold time                                                                     1.0000            0.2271     6.1716
  data required time                                                                                                 6.1716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1716
  data arrival time                                                                                                 -3.3626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8090

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2783 
  total derate : arrival time                                                                             0.0307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3090 

  slack (with derating applied) (VIOLATED)                                                               -2.8090 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5000 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                              5.8925                     2.9703 &   4.9703 r
  la_oenb[2] (net)                                       2   0.3452 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9703 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2240   5.9133   0.9500  -1.9360  -1.8296 &   3.1407 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1638   0.9500            0.0278 &   3.1685 r
  mprj/buf_i[66] (net)                                   2   0.0100 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0137   0.1638   0.9500  -0.0056  -0.0056 &   3.1630 r
  data arrival time                                                                                                  3.1630

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.7019 &   5.6542 r
  clock reconvergence pessimism                                                                           0.0000     5.6542
  clock uncertainty                                                                                       0.1000     5.7542
  library hold time                                                                     1.0000            0.1579     5.9122
  data required time                                                                                                 5.9122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9122
  data arrival time                                                                                                 -3.1630
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2692 
  total derate : arrival time                                                                             0.1093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3785 

  slack (with derating applied) (VIOLATED)                                                               -2.7492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3707 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               2.0173                     1.0383 &   3.0383 f
  io_in[26] (net)                                        2   0.1954 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0383 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0394   0.9500   0.0000   0.1251 &   3.1635 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1785   0.9500            0.6127 &   3.7762 f
  mprj/buf_i[218] (net)                                  2   0.0541 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1790   0.9500   0.0000   0.0051 &   3.7812 f
  data arrival time                                                                                                  3.7812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2470 &   6.1992 r
  clock reconvergence pessimism                                                                           0.0000     6.1992
  clock uncertainty                                                                                       0.1000     6.2992
  library hold time                                                                     1.0000            0.2201     6.5193
  data required time                                                                                                 6.5193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5193
  data arrival time                                                                                                 -3.7812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7381

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2952 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3343 

  slack (with derating applied) (VIOLATED)                                                               -2.7381 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4038 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          2.1004                     1.0719 &   3.0719 f
  la_data_in[12] (net)                                   2   0.2025 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.0719 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0766   2.1166   0.9500  -0.0063   0.1233 &   3.1952 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1328   0.9500            0.5811 &   3.7763 f
  mprj/buf_i[140] (net)                                  2   0.0166 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0175   0.1328   0.9500  -0.0016  -0.0011 &   3.7752 f
  data arrival time                                                                                                  3.7752

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2106 &   6.1628 r
  clock reconvergence pessimism                                                                           0.0000     6.1628
  clock uncertainty                                                                                       0.1000     6.2628
  library hold time                                                                     1.0000            0.2315     6.4943
  data required time                                                                                                 6.4943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4943
  data arrival time                                                                                                 -3.7752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7192

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0378 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3313 

  slack (with derating applied) (VIOLATED)                                                               -2.7192 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3879 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          2.5042                     1.2677 &   3.2677 f
  la_data_in[26] (net)                                   2   0.2411 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2677 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5251   2.5269   0.9500  -0.2931  -0.1395 &   3.1282 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1263   0.9500            0.6286 &   3.7568 f
  mprj/buf_i[154] (net)                                  1   0.0067 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0211   0.1263   0.9500  -0.0019  -0.0017 &   3.7551 f
  data arrival time                                                                                                  3.7551

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5733   1.0500   0.0000   4.1851 &   6.1374 r
  clock reconvergence pessimism                                                                           0.0000     6.1374
  clock uncertainty                                                                                       0.1000     6.2374
  library hold time                                                                     1.0000            0.2325     6.4699
  data required time                                                                                                 6.4699
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4699
  data arrival time                                                                                                 -3.7551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2923 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3490 

  slack (with derating applied) (VIOLATED)                                                               -2.7148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3659 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           5.8572                     2.9229 &   4.9229 r
  la_data_in[8] (net)                                    2   0.3420 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9229 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3065   5.8894   0.9500  -1.7561  -1.6024 &   3.3206 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1597   0.9500            0.0248 &   3.3453 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0442   0.1597   0.9500  -0.0203  -0.0211 &   3.3242 r
  data arrival time                                                                                                  3.3242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5519   1.0500   0.0000   3.8254 &   5.7777 r
  clock reconvergence pessimism                                                                           0.0000     5.7777
  clock uncertainty                                                                                       0.1000     5.8777
  library hold time                                                                     1.0000            0.1581     6.0358
  data required time                                                                                                 6.0358
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0358
  data arrival time                                                                                                 -3.3242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2751 
  total derate : arrival time                                                                             0.1029 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3780 

  slack (with derating applied) (VIOLATED)                                                               -2.7116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3336 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               3.0885                     1.5306 &   3.5306 f
  io_in[29] (net)                                        2   0.2957 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5306 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8083   3.1254   0.9500  -0.5174  -0.2966 &   3.2340 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1896   0.9500            0.7643 &   3.9983 f
  mprj/buf_i[221] (net)                                  2   0.0402 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0200   0.1901   0.9500  -0.0018   0.0029 &   4.0012 f
  data arrival time                                                                                                  4.0012

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5834   1.0500   0.0000   4.4324 &   6.3846 r
  clock reconvergence pessimism                                                                           0.0000     6.3846
  clock uncertainty                                                                                       0.1000     6.4846
  library hold time                                                                     1.0000            0.2170     6.7016
  data required time                                                                                                 6.7016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7016
  data arrival time                                                                                                 -4.0012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3040 
  total derate : arrival time                                                                             0.0794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3835 

  slack (with derating applied) (VIOLATED)                                                               -2.7004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3169 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              5.8146                     2.9125 &   4.9125 r
  la_oenb[1] (net)                                       2   0.3399 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.9125 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2061   5.8403   0.9500  -1.8324  -1.7056 &   3.2069 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1613   0.9500            0.0294 &   3.2363 r
  mprj/buf_i[65] (net)                                   2   0.0092 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1613   0.9500   0.0000   0.0003 &   3.2366 r
  data arrival time                                                                                                  3.2366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.7023 &   5.6546 r
  clock reconvergence pessimism                                                                           0.0000     5.6546
  clock uncertainty                                                                                       0.1000     5.7546
  library hold time                                                                     1.0000            0.1581     5.9126
  data required time                                                                                                 5.9126
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9126
  data arrival time                                                                                                 -3.2366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2693 
  total derate : arrival time                                                                             0.1047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3739 

  slack (with derating applied) (VIOLATED)                                                               -2.6760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3021 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               2.1410                     1.0919 &   3.0919 f
  io_in[25] (net)                                        2   0.2065 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0919 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1569   0.9500   0.0000   0.1394 &   3.2312 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1763   0.9500            0.6269 &   3.8581 f
  mprj/buf_i[217] (net)                                  2   0.0494 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1768   0.9500   0.0000   0.0050 &   3.8631 f
  data arrival time                                                                                                  3.8631

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2463 &   6.1986 r
  clock reconvergence pessimism                                                                           0.0000     6.1986
  clock uncertainty                                                                                       0.1000     6.2986
  library hold time                                                                     1.0000            0.2207     6.5192
  data required time                                                                                                 6.5192
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5192
  data arrival time                                                                                                 -3.8631
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2952 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3358 

  slack (with derating applied) (VIOLATED)                                                               -2.6562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3204 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             4.3035                     2.1900 &   4.1900 r
  la_oenb[10] (net)                                      2   0.2523 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1900 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9478   4.3132   0.9500  -1.1083  -1.0354 &   3.1546 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1605   0.9500            0.1151 &   3.2697 r
  mprj/buf_i[74] (net)                                   2   0.0201 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0067   0.1605   0.9500  -0.0005   0.0002 &   3.2699 r
  data arrival time                                                                                                  3.2699

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.6989 &   5.6512 r
  clock reconvergence pessimism                                                                           0.0000     5.6512
  clock uncertainty                                                                                       0.1000     5.7512
  library hold time                                                                     1.0000            0.1581     5.9093
  data required time                                                                                                 5.9093
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9093
  data arrival time                                                                                                 -3.2699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2691 
  total derate : arrival time                                                                             0.0683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3374 

  slack (with derating applied) (VIOLATED)                                                               -2.6394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3020 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          4.1418                     2.1151 &   4.1151 r
  la_data_in[18] (net)                                   2   0.2411 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1151 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8012   4.1511   0.9500  -1.0237  -0.9515 &   3.1636 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1402   0.9500            0.1057 &   3.2693 r
  mprj/buf_i[146] (net)                                  2   0.0099 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0054   0.1402   0.9500  -0.0004  -0.0001 &   3.2692 r
  data arrival time                                                                                                  3.2692

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.6954 &   5.6477 r
  clock reconvergence pessimism                                                                           0.0000     5.6477
  clock uncertainty                                                                                       0.1000     5.7477
  library hold time                                                                     1.0000            0.1589     5.9066
  data required time                                                                                                 5.9066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9066
  data arrival time                                                                                                 -3.2692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2689 
  total derate : arrival time                                                                             0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3322 

  slack (with derating applied) (VIOLATED)                                                               -2.6374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3052 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               2.6337                     1.3490 &   3.3490 f
  io_in[23] (net)                                        2   0.2547 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3490 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5031   2.6514   0.9500  -0.2982  -0.1492 &   3.1998 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1809   0.9500            0.6968 &   3.8966 f
  mprj/buf_i[215] (net)                                  2   0.0435 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1812   0.9500   0.0000   0.0043 &   3.9009 f
  data arrival time                                                                                                  3.9009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2518 &   6.2041 r
  clock reconvergence pessimism                                                                           0.0000     6.2041
  clock uncertainty                                                                                       0.1000     6.3041
  library hold time                                                                     1.0000            0.2195     6.5235
  data required time                                                                                                 6.5235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5235
  data arrival time                                                                                                 -3.9009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2954 
  total derate : arrival time                                                                             0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3559 

  slack (with derating applied) (VIOLATED)                                                               -2.6226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2668 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             3.6902                     1.8615 &   3.8615 r
  la_oenb[18] (net)                                      2   0.2154 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8615 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0642   3.7012   0.9500  -0.6362  -0.5516 &   3.3099 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1503   0.9500            0.1399 &   3.4497 r
  mprj/buf_i[82] (net)                                   2   0.0187 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0421   0.1503   0.9500  -0.0200  -0.0204 &   3.4294 r
  data arrival time                                                                                                  3.4294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5525   1.0500   0.0000   3.8319 &   5.7842 r
  clock reconvergence pessimism                                                                           0.0000     5.7842
  clock uncertainty                                                                                       0.1000     5.8842
  library hold time                                                                     1.0000            0.1585     6.0427
  data required time                                                                                                 6.0427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0427
  data arrival time                                                                                                 -3.4294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2754 
  total derate : arrival time                                                                             0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3218 

  slack (with derating applied) (VIOLATED)                                                               -2.6134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2916 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               3.2858                     1.6092 &   3.6092 f
  io_in[30] (net)                                        2   0.3135 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6092 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7127   3.3339   0.9500  -0.4805  -0.2235 &   3.3856 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1973   0.9500            0.7994 &   4.1850 f
  mprj/buf_i[222] (net)                                  2   0.0436 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0200   0.1976   0.9500  -0.0017   0.0024 &   4.1874 f
  data arrival time                                                                                                  4.1874

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5838   1.0500   0.0000   4.4582 &   6.4105 r
  clock reconvergence pessimism                                                                           0.0000     6.4105
  clock uncertainty                                                                                       0.1000     6.5105
  library hold time                                                                     1.0000            0.2149     6.7254
  data required time                                                                                                 6.7254
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7254
  data arrival time                                                                                                 -4.1874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5380

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3053 
  total derate : arrival time                                                                             0.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3865 

  slack (with derating applied) (VIOLATED)                                                               -2.5380 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1515 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             2.4590                     1.2349 &   3.2349 f
  la_oenb[46] (net)                                      2   0.2361 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2349 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2980   2.4844   0.9500  -0.1505   0.0207 &   3.2556 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2024   0.9500            0.6957 &   3.9514 f
  mprj/buf_i[110] (net)                                  2   0.0646 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1345   0.2030   0.9500  -0.0688  -0.0659 &   3.8855 f
  data arrival time                                                                                                  3.8855

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1478 &   6.1001 r
  clock reconvergence pessimism                                                                           0.0000     6.1001
  clock uncertainty                                                                                       0.1000     6.2001
  library hold time                                                                     1.0000            0.2134     6.4135
  data required time                                                                                                 6.4135
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4135
  data arrival time                                                                                                 -3.8855
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5280

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2905 
  total derate : arrival time                                                                             0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3478 

  slack (with derating applied) (VIOLATED)                                                               -2.5280 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1802 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             2.3244                     1.1759 &   3.1759 f
  la_oenb[45] (net)                                      2   0.2236 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1759 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1950   2.3451   0.9500  -0.0616   0.0939 &   3.2699 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1631   0.9500            0.6397 &   3.9096 f
  mprj/buf_i[109] (net)                                  2   0.0353 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0193   0.1633   0.9500  -0.0021   0.0007 &   3.9103 f
  data arrival time                                                                                                  3.9103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1596 &   6.1119 r
  clock reconvergence pessimism                                                                           0.0000     6.1119
  clock uncertainty                                                                                       0.1000     6.2119
  library hold time                                                                     1.0000            0.2244     6.4363
  data required time                                                                                                 6.4363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4363
  data arrival time                                                                                                 -3.9103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5260

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2910 
  total derate : arrival time                                                                             0.0454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3364 

  slack (with derating applied) (VIOLATED)                                                               -2.5260 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1896 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             2.4387                     1.2317 &   3.2317 f
  la_oenb[53] (net)                                      2   0.2347 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2317 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2814   2.4623   0.9500  -0.1560   0.0087 &   3.2404 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2030   0.9500            0.6919 &   3.9323 f
  mprj/buf_i[117] (net)                                  2   0.0646 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0805   0.2036   0.9500  -0.0252  -0.0192 &   3.9132 f
  data arrival time                                                                                                  3.9132

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1467 &   6.0990 r
  clock reconvergence pessimism                                                                           0.0000     6.0990
  clock uncertainty                                                                                       0.1000     6.1990
  library hold time                                                                     1.0000            0.2133     6.4123
  data required time                                                                                                 6.4123
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4123
  data arrival time                                                                                                 -3.9132
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2904 
  total derate : arrival time                                                                             0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3454 

  slack (with derating applied) (VIOLATED)                                                               -2.4991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1537 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          2.2420                     1.1425 &   3.1425 f
  la_data_in[54] (net)                                   2   0.2162 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1425 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2599   0.9500   0.0000   0.1490 &   3.2915 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2023   0.9500            0.6626 &   3.9541 f
  mprj/buf_i[182] (net)                                  2   0.0678 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1033   0.2033   0.9500  -0.0435  -0.0373 &   3.9168 f
  data arrival time                                                                                                  3.9168

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1455 &   6.0977 r
  clock reconvergence pessimism                                                                           0.0000     6.0977
  clock uncertainty                                                                                       0.1000     6.1977
  library hold time                                                                     1.0000            0.2134     6.4111
  data required time                                                                                                 6.4111
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4111
  data arrival time                                                                                                 -3.9168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2904 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3357 

  slack (with derating applied) (VIOLATED)                                                               -2.4943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1586 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             2.4293                     1.2240 &   3.2240 f
  la_oenb[59] (net)                                      2   0.2335 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2240 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1613   2.4516   0.9500  -0.0182   0.1557 &   3.3797 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2394   0.9500            0.7177 &   4.0975 f
  mprj/buf_i[123] (net)                                  2   0.0962 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1827   0.2410   0.9500  -0.0975  -0.0894 &   4.0081 f
  data arrival time                                                                                                  4.0081

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2105 &   6.1628 r
  clock reconvergence pessimism                                                                           0.0000     6.1628
  clock uncertainty                                                                                       0.1000     6.2628
  library hold time                                                                     1.0000            0.2029     6.4657
  data required time                                                                                                 6.4657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4657
  data arrival time                                                                                                 -4.0081
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3469 

  slack (with derating applied) (VIOLATED)                                                               -2.4576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1107 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          5.4678                     2.7748 &   4.7748 r
  la_data_in[10] (net)                                   2   0.3209 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.7748 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4548   5.4820   0.9500  -1.4692  -1.3744 &   3.4004 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1784   0.9500            0.0664 &   3.4668 r
  mprj/buf_i[138] (net)                                  2   0.0214 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0325   0.1784   0.9500  -0.0151  -0.0150 &   3.4518 r
  data arrival time                                                                                                  3.4518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.6983 &   5.6506 r
  clock reconvergence pessimism                                                                           0.0000     5.6506
  clock uncertainty                                                                                       0.1000     5.7506
  library hold time                                                                     1.0000            0.1573     5.9079
  data required time                                                                                                 5.9079
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9079
  data arrival time                                                                                                 -3.4518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2691 
  total derate : arrival time                                                                             0.0866 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (VIOLATED)                                                               -2.4561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1004 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          4.5800                     2.2736 &   4.2736 r
  la_data_in[55] (net)                                   2   0.2664 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2736 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2394   4.6073   0.9500  -0.6940  -0.5297 &   3.7439 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2341   0.9500            0.1547 &   3.8985 r
  mprj/buf_i[183] (net)                                  2   0.0584 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.2349   0.9500  -0.0073  -0.0001 &   3.8984 r
  data arrival time                                                                                                  3.8984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1397 &   6.0920 r
  clock reconvergence pessimism                                                                           0.0000     6.0920
  clock uncertainty                                                                                       0.1000     6.1920
  library hold time                                                                     1.0000            0.1549     6.3468
  data required time                                                                                                 6.3468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3468
  data arrival time                                                                                                 -3.8984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2901 
  total derate : arrival time                                                                             0.0541 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3442 

  slack (with derating applied) (VIOLATED)                                                               -2.4484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1042 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             2.4809                     1.2377 &   3.2377 f
  la_oenb[54] (net)                                      2   0.2377 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2377 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2644   2.5082   0.9500  -0.1328   0.0485 &   3.2862 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1846   0.9500            0.6804 &   3.9666 f
  mprj/buf_i[118] (net)                                  2   0.0483 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0502   0.1853   0.9500  -0.0051   0.0006 &   3.9671 f
  data arrival time                                                                                                  3.9671

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5736   1.0500   0.0000   4.1395 &   6.0918 r
  clock reconvergence pessimism                                                                           0.0000     6.0918
  clock uncertainty                                                                                       0.1000     6.1918
  library hold time                                                                     1.0000            0.2183     6.4101
  data required time                                                                                                 6.4101
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4101
  data arrival time                                                                                                 -3.9671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4430

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2901 
  total derate : arrival time                                                                             0.0529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3430 

  slack (with derating applied) (VIOLATED)                                                               -2.4430 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1000 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              2.1518                     1.1180 &   3.1180 f
  la_oenb[3] (net)                                       2   0.2094 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.1180 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4047   2.1701   0.9500  -0.2500  -0.1398 &   2.9782 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1208   0.9500            0.5764 &   3.5546 f
  mprj/buf_i[67] (net)                                   1   0.0078 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1208   0.9500   0.0000   0.0003 &   3.5548 f
  data arrival time                                                                                                  3.5548

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.7013 &   5.6536 r
  clock reconvergence pessimism                                                                           0.0000     5.6536
  clock uncertainty                                                                                       0.1000     5.7536
  library hold time                                                                     1.0000            0.2334     5.9870
  data required time                                                                                                 5.9870
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9870
  data arrival time                                                                                                 -3.5548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2692 
  total derate : arrival time                                                                             0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3185 

  slack (with derating applied) (VIOLATED)                                                               -2.4321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1136 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               2.4680                     1.2410 &   3.2410 f
  io_in[24] (net)                                        2   0.2371 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2410 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0859   2.4936   0.9500  -0.0070   0.1752 &   3.4162 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1809   0.9500            0.6733 &   4.0894 f
  mprj/buf_i[216] (net)                                  2   0.0447 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1818   0.9500   0.0000   0.0066 &   4.0960 f
  data arrival time                                                                                                  4.0960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5778   1.0500   0.0000   4.2518 &   6.2041 r
  clock reconvergence pessimism                                                                           0.0000     6.2041
  clock uncertainty                                                                                       0.1000     6.3041
  library hold time                                                                     1.0000            0.2193     6.5234
  data required time                                                                                                 6.5234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5234
  data arrival time                                                                                                 -4.0960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2954 
  total derate : arrival time                                                                             0.0457 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3412 

  slack (with derating applied) (VIOLATED)                                                               -2.4274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0862 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          2.3315                     1.1832 &   3.1832 f
  la_data_in[56] (net)                                   2   0.2246 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1832 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.3520   0.9500   0.0000   0.1615 &   3.3447 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1805   0.9500            0.6543 &   3.9989 f
  mprj/buf_i[184] (net)                                  2   0.0471 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0221   0.1816   0.9500  -0.0022   0.0046 &   4.0035 f
  data arrival time                                                                                                  4.0035

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5735   1.0500   0.0000   4.1323 &   6.0846 r
  clock reconvergence pessimism                                                                           0.0000     6.0846
  clock uncertainty                                                                                       0.1000     6.1846
  library hold time                                                                     1.0000            0.2194     6.4040
  data required time                                                                                                 6.4040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4040
  data arrival time                                                                                                 -4.0035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2897 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3331 

  slack (with derating applied) (VIOLATED)                                                               -2.4005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0673 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          2.5560                     1.2764 &   3.2764 f
  la_data_in[61] (net)                                   2   0.2451 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2764 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2522   2.5851   0.9500  -0.0772   0.1155 &   3.3919 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1968   0.9500            0.7005 &   4.0924 f
  mprj/buf_i[189] (net)                                  2   0.0552 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1976   0.9500   0.0000   0.0077 &   4.1001 f
  data arrival time                                                                                                  4.1001

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5729   1.0500   0.0000   4.2111 &   6.1633 r
  clock reconvergence pessimism                                                                           0.0000     6.1633
  clock uncertainty                                                                                       0.1000     6.2633
  library hold time                                                                     1.0000            0.2149     6.4782
  data required time                                                                                                 6.4782
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4782
  data arrival time                                                                                                 -4.1001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3782

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2935 
  total derate : arrival time                                                                             0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3450 

  slack (with derating applied) (VIOLATED)                                                               -2.3782 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0332 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          2.2687                     1.1572 &   3.1572 f
  la_data_in[11] (net)                                   2   0.2189 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.1572 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4559   2.2867   0.9500  -0.2584  -0.1298 &   3.0274 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1358   0.9500            0.6068 &   3.6341 f
  mprj/buf_i[139] (net)                                  2   0.0154 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1359   0.9500   0.0000   0.0006 &   3.6347 f
  data arrival time                                                                                                  3.6347

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.6994 &   5.6517 r
  clock reconvergence pessimism                                                                           0.0000     5.6517
  clock uncertainty                                                                                       0.1000     5.7517
  library hold time                                                                     1.0000            0.2310     5.9827
  data required time                                                                                                 5.9827
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9827
  data arrival time                                                                                                 -3.6347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2691 
  total derate : arrival time                                                                             0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3215 

  slack (with derating applied) (VIOLATED)                                                               -2.3480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0265 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          2.3999                     1.2143 &   3.2143 f
  la_data_in[59] (net)                                   2   0.2310 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2143 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4223   0.9500   0.0000   0.1703 &   3.3846 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2243   0.9500            0.7024 &   4.0869 f
  mprj/buf_i[187] (net)                                  2   0.0838 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1359   0.2257   0.9500  -0.0661  -0.0585 &   4.0284 f
  data arrival time                                                                                                  4.0284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5726   1.0500   0.0000   4.1117 &   6.0640 r
  clock reconvergence pessimism                                                                           0.0000     6.0640
  clock uncertainty                                                                                       0.1000     6.1640
  library hold time                                                                     1.0000            0.2071     6.3711
  data required time                                                                                                 6.3711
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3711
  data arrival time                                                                                                 -4.0284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3386 

  slack (with derating applied) (VIOLATED)                                                               -2.3427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0042 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              6.3770                     3.2199 &   5.2199 r
  la_oenb[4] (net)                                       2   0.3740 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2199 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.4327   6.3990   0.9500  -2.5116  -2.4168 &   2.8031 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1586   0.9500           -0.0075 &   2.7956 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1586   0.9500   0.0000   0.0001 &   2.7957 r
  data arrival time                                                                                                  2.7957

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.2663   1.0500   0.0000   2.8748 &   4.8270 r
  clock reconvergence pessimism                                                                           0.0000     4.8270
  clock uncertainty                                                                                       0.1000     4.9270
  library hold time                                                                     1.0000            0.1582     5.0852
  data required time                                                                                                 5.0852
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0852
  data arrival time                                                                                                 -2.7957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2299 
  total derate : arrival time                                                                             0.1375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3674 

  slack (with derating applied) (VIOLATED)                                                               -2.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9221 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          2.4771                     1.2502 &   3.2502 f
  la_data_in[57] (net)                                   2   0.2383 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.2502 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1790   2.5015   0.9500  -0.0448   0.1315 &   3.3817 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1895   0.9500            0.6825 &   4.0641 f
  mprj/buf_i[185] (net)                                  2   0.0511 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1902   0.9500   0.0000   0.0072 &   4.0713 f
  data arrival time                                                                                                  4.0713

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5709   1.0500   0.0000   4.0747 &   6.0269 r
  clock reconvergence pessimism                                                                           0.0000     6.0269
  clock uncertainty                                                                                       0.1000     6.1269
  library hold time                                                                     1.0000            0.2170     6.3439
  data required time                                                                                                 6.3439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3439
  data arrival time                                                                                                 -4.0713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2870 
  total derate : arrival time                                                                             0.0479 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3349 

  slack (with derating applied) (VIOLATED)                                                               -2.2726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9377 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           2.6405                     1.3275 &   3.3275 f
  la_data_in[2] (net)                                    2   0.2537 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3275 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7020   2.6647   0.9500  -0.4120  -0.2509 &   3.0766 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1372   0.9500            0.6570 &   3.7336 f
  mprj/buf_i[130] (net)                                  2   0.0110 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1372   0.9500   0.0000   0.0004 &   3.7339 f
  data arrival time                                                                                                  3.7339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.7022 &   5.6545 r
  clock reconvergence pessimism                                                                           0.0000     5.6545
  clock uncertainty                                                                                       0.1000     5.7545
  library hold time                                                                     1.0000            0.2308     5.9853
  data required time                                                                                                 5.9853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9853
  data arrival time                                                                                                 -3.7339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2514

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2693 
  total derate : arrival time                                                                             0.0648 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3340 

  slack (with derating applied) (VIOLATED)                                                               -2.2514 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9174 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[4] (in)                                                           4.9905                     2.4805 &   4.4805 r
  la_data_in[4] (net)                                    2   0.2907 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4805 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8304   5.0201   0.9500  -1.0073  -0.8450 &   3.6355 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1472   0.9500            0.0626 &   3.6981 r
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0435   0.1472   0.9500  -0.0196  -0.0203 &   3.6778 r
  data arrival time                                                                                                  3.6778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.7014 &   5.6536 r
  clock reconvergence pessimism                                                                           0.0000     5.6536
  clock uncertainty                                                                                       0.1000     5.7536
  library hold time                                                                     1.0000            0.1587     5.9123
  data required time                                                                                                 5.9123
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9123
  data arrival time                                                                                                 -3.6778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2692 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3351 

  slack (with derating applied) (VIOLATED)                                                               -2.2345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8994 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                               7.8582                     3.7551 &   5.7551 r
  io_in[35] (net)                                        2   0.4526 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7551 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3286   7.9195   0.9500  -1.8018  -1.3630 &   4.3921 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3095   0.9500            0.0357 &   4.4278 r
  mprj/buf_i[227] (net)                                  2   0.0731 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0475   0.3109   0.9500  -0.0274  -0.0166 &   4.4113 r
  data arrival time                                                                                                  4.4113

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5831   1.0500   0.0000   4.4149 &   6.3672 r
  clock reconvergence pessimism                                                                           0.0000     6.3672
  clock uncertainty                                                                                       0.1000     6.4672
  library hold time                                                                     1.0000            0.1516     6.6187
  data required time                                                                                                 6.6187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6187
  data arrival time                                                                                                 -4.4113
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3032 
  total derate : arrival time                                                                             0.1218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (VIOLATED)                                                               -2.2075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7825 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           6.4910                     3.2672 &   5.2672 r
  wbs_dat_i[31] (net)                                    2   0.3804 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2672 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9153   6.5162   0.9500  -2.2305  -2.1042 &   3.1631 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1825   0.9500            0.0126 &   3.1757 r
  mprj/buf_i[31] (net)                                   2   0.0157 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0706   0.1825   0.9500  -0.0327  -0.0338 &   3.1420 r
  data arrival time                                                                                                  3.1420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.3818   1.0500   0.0000   3.1148 &   5.0671 r
  clock reconvergence pessimism                                                                           0.0000     5.0671
  clock uncertainty                                                                                       0.1000     5.1671
  library hold time                                                                     1.0000            0.1571     5.3242
  data required time                                                                                                 5.3242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3242
  data arrival time                                                                                                 -3.1420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2413 
  total derate : arrival time                                                                             0.1264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3677 

  slack (with derating applied) (VIOLATED)                                                               -2.1823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8146 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              2.4176                     1.2594 &   3.2594 f
  la_oenb[6] (net)                                       2   0.2357 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.2594 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6279   2.4378   0.9500  -0.3487  -0.2276 &   3.0317 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1233   0.9500            0.6141 &   3.6458 f
  mprj/buf_i[70] (net)                                   1   0.0060 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1233   0.9500   0.0000   0.0002 &   3.6460 f
  data arrival time                                                                                                  3.6460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5105   1.0500   0.0000   3.5327 &   5.4849 r
  clock reconvergence pessimism                                                                           0.0000     5.4849
  clock uncertainty                                                                                       0.1000     5.5849
  library hold time                                                                     1.0000            0.2330     5.8179
  data required time                                                                                                 5.8179
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8179
  data arrival time                                                                                                 -3.6460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2612 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3182 

  slack (with derating applied) (VIOLATED)                                                               -2.1719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8537 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             2.7022                     1.3836 &   3.3836 f
  la_oenb[57] (net)                                      2   0.2614 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3836 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3961   2.7212   0.9500  -0.2401  -0.0742 &   3.3094 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2129   0.9500            0.7331 &   4.0425 f
  mprj/buf_i[121] (net)                                  2   0.0661 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0837   0.2140   0.9500  -0.0113  -0.0025 &   4.0400 f
  data arrival time                                                                                                  4.0400

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5585   1.0500   0.0000   3.8944 &   5.8467 r
  clock reconvergence pessimism                                                                           0.0000     5.8467
  clock uncertainty                                                                                       0.1000     5.9467
  library hold time                                                                     1.0000            0.2104     6.1571
  data required time                                                                                                 6.1571
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1571
  data arrival time                                                                                                 -4.0400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2784 
  total derate : arrival time                                                                             0.0610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3394 

  slack (with derating applied) (VIOLATED)                                                               -2.1171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7776 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           2.3179                     1.1824 &   3.1824 f
  la_data_in[7] (net)                                    2   0.2236 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1824 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2205   2.3348   0.9500  -0.1447  -0.0063 &   3.1761 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1261   0.9500            0.6034 &   3.7795 f
  mprj/buf_i[135] (net)                                  1   0.0088 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1261   0.9500   0.0000   0.0003 &   3.7798 f
  data arrival time                                                                                                  3.7798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5233   1.0500   0.0000   3.6080 &   5.5603 r
  clock reconvergence pessimism                                                                           0.0000     5.5603
  clock uncertainty                                                                                       0.1000     5.6603
  library hold time                                                                     1.0000            0.2325     5.8928
  data required time                                                                                                 5.8928
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8928
  data arrival time                                                                                                 -3.7798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2648 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3114 

  slack (with derating applied) (VIOLATED)                                                               -2.1130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8016 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             2.3179                     1.2089 &   3.2089 f
  la_oenb[17] (net)                                      2   0.2259 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.2089 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1013   2.3362   0.9500  -0.0652   0.0556 &   3.2645 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1278   0.9500            0.6052 &   3.8697 f
  mprj/buf_i[81] (net)                                   2   0.0098 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0049   0.1278   0.9500  -0.0004  -0.0001 &   3.8696 f
  data arrival time                                                                                                  3.8696

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.5352   1.0500   0.0000   3.6956 &   5.6479 r
  clock reconvergence pessimism                                                                           0.0000     5.6479
  clock uncertainty                                                                                       0.1000     5.7479
  library hold time                                                                     1.0000            0.2323     5.9802
  data required time                                                                                                 5.9802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9802
  data arrival time                                                                                                 -3.8696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2689 
  total derate : arrival time                                                                             0.0417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3106 

  slack (with derating applied) (VIOLATED)                                                               -2.1106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7999 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          2.7583                     1.3887 &   3.3887 f
  la_data_in[58] (net)                                   2   0.2654 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3887 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4701   2.7861   0.9500  -0.2696  -0.0808 &   3.3079 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2185   0.9500            0.7466 &   4.0545 f
  mprj/buf_i[186] (net)                                  2   0.0697 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0782   0.2197   0.9500  -0.0078   0.0017 &   4.0562 f
  data arrival time                                                                                                  4.0562

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5579   1.0500   0.0000   3.8874 &   5.8397 r
  clock reconvergence pessimism                                                                           0.0000     5.8397
  clock uncertainty                                                                                       0.1000     5.9397
  library hold time                                                                     1.0000            0.2088     6.1485
  data required time                                                                                                 6.1485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1485
  data arrival time                                                                                                 -4.0562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2781 
  total derate : arrival time                                                                             0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3424 

  slack (with derating applied) (VIOLATED)                                                               -2.0923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7499 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          2.8125                     1.4043 &   3.4043 f
  la_data_in[60] (net)                                   2   0.2698 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4043 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5213   2.8444   0.9500  -0.2904  -0.0910 &   3.3133 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2438   0.9500            0.7747 &   4.0880 f
  mprj/buf_i[188] (net)                                  2   0.0906 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1071   0.2456   0.9500  -0.0528  -0.0428 &   4.0452 f
  data arrival time                                                                                                  4.0452

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5525   1.0500   0.0000   3.8319 &   5.7842 r
  clock reconvergence pessimism                                                                           0.0000     5.7842
  clock uncertainty                                                                                       0.1000     5.8842
  library hold time                                                                     1.0000            0.2016     6.0858
  data required time                                                                                                 6.0858
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0858
  data arrival time                                                                                                 -4.0452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2754 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3453 

  slack (with derating applied) (VIOLATED)                                                               -2.0406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6954 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              6.2063                     3.1503 &   5.1503 r
  la_oenb[0] (net)                                       2   0.3646 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1503 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8000   6.2233   0.9500  -2.2436  -2.1556 &   2.9947 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1654   0.9500            0.0113 &   3.0060 r
  mprj/buf_i[64] (net)                                   1   0.0086 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0179   0.1654   0.9500  -0.0078  -0.0079 &   2.9981 r
  data arrival time                                                                                                  2.9981

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.2290   1.0500   0.0000   2.8091 &   4.7614 r
  clock reconvergence pessimism                                                                           0.0000     4.7614
  clock uncertainty                                                                                       0.1000     4.8614
  library hold time                                                                     1.0000            0.1579     5.0193
  data required time                                                                                                 5.0193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0193
  data arrival time                                                                                                 -2.9981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2267 
  total derate : arrival time                                                                             0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3504 

  slack (with derating applied) (VIOLATED)                                                               -2.0212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6708 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[16] (in)                                                               4.0192                     2.0427 &   4.0427 r
  io_in[16] (net)                                        2   0.2354 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0427 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1855   4.0275   0.9500  -0.7222  -0.6434 &   3.3993 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2089   0.9500            0.1666 &   3.5658 r
  mprj/buf_i[208] (net)                                  2   0.0488 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2093   0.9500   0.0000   0.0058 &   3.5717 r
  data arrival time                                                                                                  3.5717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4790   1.0500   0.0000   3.3807 &   5.3329 r
  clock reconvergence pessimism                                                                           0.0000     5.3329
  clock uncertainty                                                                                       0.1000     5.4329
  library hold time                                                                     1.0000            0.1560     5.5889
  data required time                                                                                                 5.5889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5889
  data arrival time                                                                                                 -3.5717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2539 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3052 

  slack (with derating applied) (VIOLATED)                                                               -2.0172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7121 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             5.5329                     2.8077 &   4.8077 r
  la_oenb[61] (net)                                      2   0.3248 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.8077 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9090   5.5490   0.9500  -1.1925  -1.0575 &   3.7502 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2747   0.9500            0.1301 &   3.8803 r
  mprj/buf_i[125] (net)                                  2   0.0725 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2764   0.9500   0.0000   0.0129 &   3.8932 r
  data arrival time                                                                                                  3.8932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.6994 &   5.6517 r
  clock reconvergence pessimism                                                                           0.0000     5.6517
  clock uncertainty                                                                                       0.1000     5.7517
  library hold time                                                                     1.0000            0.1531     5.9047
  data required time                                                                                                 5.9047
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9047
  data arrival time                                                                                                 -3.8932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0116

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2691 
  total derate : arrival time                                                                             0.0774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3465 

  slack (with derating applied) (VIOLATED)                                                               -2.0116 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6650 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          2.8876                     1.4456 &   3.4456 f
  la_data_in[62] (net)                                   2   0.2773 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4456 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7008   2.9199   0.9500  -0.3954  -0.1961 &   3.2494 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2603   0.9500            0.7988 &   4.0482 f
  mprj/buf_i[190] (net)                                  2   0.1038 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1669   0.2628   0.9500  -0.0892  -0.0780 &   3.9702 f
  data arrival time                                                                                                  3.9702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5352   1.0500   0.0000   3.6989 &   5.6512 r
  clock reconvergence pessimism                                                                           0.0000     5.6512
  clock uncertainty                                                                                       0.1000     5.7512
  library hold time                                                                     1.0000            0.1969     5.9481
  data required time                                                                                                 5.9481
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9481
  data arrival time                                                                                                 -3.9702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2691 
  total derate : arrival time                                                                             0.0786 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3477 

  slack (with derating applied) (VIOLATED)                                                               -1.9779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6302 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          2.7111                     1.3577 &   3.3577 f
  la_data_in[63] (net)                                   2   0.2603 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.3577 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5217   2.7413   0.9500  -0.2932  -0.1026 &   3.2551 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2680   0.9500            0.7785 &   4.0337 f
  mprj/buf_i[191] (net)                                  2   0.1133 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1943   0.2707   0.9500  -0.1040  -0.0901 &   3.9436 f
  data arrival time                                                                                                  3.9436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5290   1.0500   0.0000   3.6455 &   5.5978 r
  clock reconvergence pessimism                                                                           0.0000     5.5978
  clock uncertainty                                                                                       0.1000     5.6978
  library hold time                                                                     1.0000            0.1947     5.8925
  data required time                                                                                                 5.8925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.8925
  data arrival time                                                                                                 -3.9436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2666 
  total derate : arrival time                                                                             0.0726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3392 

  slack (with derating applied) (VIOLATED)                                                               -1.9489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6097 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             2.8165                     1.4052 &   3.4052 f
  la_oenb[62] (net)                                      2   0.2701 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.4052 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6675   2.8483   0.9500  -0.3800  -0.1825 &   3.2227 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2394   0.9500            0.7707 &   3.9934 f
  mprj/buf_i[126] (net)                                  2   0.0859 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0980   0.2416   0.9500  -0.0253  -0.0123 &   3.9811 f
  data arrival time                                                                                                  3.9811

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5290   1.0500   0.0000   3.6455 &   5.5977 r
  clock reconvergence pessimism                                                                           0.0000     5.5977
  clock uncertainty                                                                                       0.1000     5.6977
  library hold time                                                                     1.0000            0.2027     5.9005
  data required time                                                                                                 5.9005
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.9005
  data arrival time                                                                                                 -3.9811
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2666 
  total derate : arrival time                                                                             0.0730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3395 

  slack (with derating applied) (VIOLATED)                                                               -1.9194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5799 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                               9.4143                     4.4392 &   6.4392 r
  io_in[37] (net)                                        2   0.5403 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.4392 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.5936   9.5041   0.9500  -2.4462  -1.8607 &   4.5784 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3485   0.9500           -0.0230 &   4.5554 r
  mprj/buf_i[229] (net)                                  2   0.0747 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3506   0.9500   0.0000   0.0151 &   4.5705 r
  data arrival time                                                                                                  4.5705

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2463 &   6.1985 r
  clock reconvergence pessimism                                                                           0.0000     6.1985
  clock uncertainty                                                                                       0.1000     6.2985
  library hold time                                                                     1.0000            0.1502     6.4488
  data required time                                                                                                 6.4488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4488
  data arrival time                                                                                                 -4.5705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2952 
  total derate : arrival time                                                                             0.1614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4566 

  slack (with derating applied) (VIOLATED)                                                               -1.8783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4216 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[30] (in)                                                           4.7980                     2.3729 &   4.3729 r
  wbs_adr_i[30] (net)                                    2   0.2791 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3729 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6422   4.8282   0.9500  -0.9470  -0.7831 &   3.5898 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1425   0.9500            0.0690 &   3.6588 r
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0190   0.1425   0.9500  -0.0083  -0.0084 &   3.6504 r
  data arrival time                                                                                                  3.6504

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4194   1.0500   0.0000   3.2163 &   5.1686 r
  clock reconvergence pessimism                                                                           0.0000     5.1686
  clock uncertainty                                                                                       0.1000     5.2686
  library hold time                                                                     1.0000            0.1588     5.4274
  data required time                                                                                                 5.4274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4274
  data arrival time                                                                                                 -3.6504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7770

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2461 
  total derate : arrival time                                                                             0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3086 

  slack (with derating applied) (VIOLATED)                                                               -1.7770 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4684 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               4.3713                     2.0454 &   4.0454 f
  io_in[34] (net)                                        2   0.4122 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0454 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0570   4.4811   0.9500  -0.6185  -0.1510 &   3.8944 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2613   0.9500            0.9959 &   4.8904 f
  mprj/buf_i[226] (net)                                  2   0.0686 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2635   0.9500   0.0000   0.0124 &   4.9028 f
  data arrival time                                                                                                  4.9028

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5831   1.0500   0.0000   4.4174 &   6.3697 r
  clock reconvergence pessimism                                                                           0.0000     6.3697
  clock uncertainty                                                                                       0.1000     6.4697
  library hold time                                                                     1.0000            0.1967     6.6664
  data required time                                                                                                 6.6664
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6664
  data arrival time                                                                                                 -4.9028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3033 
  total derate : arrival time                                                                             0.1102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4135 

  slack (with derating applied) (VIOLATED)                                                               -1.7637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3501 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           2.5098                     1.2735 &   3.2735 f
  wbs_dat_i[30] (net)                                    2   0.2419 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2735 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4192   2.5312   0.9500  -0.2563  -0.1017 &   3.1717 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1361   0.9500            0.6386 &   3.8103 f
  mprj/buf_i[30] (net)                                   2   0.0121 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0102   0.1361   0.9500  -0.0008  -0.0005 &   3.8099 f
  data arrival time                                                                                                  3.8099

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.4190   1.0500   0.0000   3.2149 &   5.1672 r
  clock reconvergence pessimism                                                                           0.0000     5.1672
  clock uncertainty                                                                                       0.1000     5.2672
  library hold time                                                                     1.0000            0.2310     5.4982
  data required time                                                                                                 5.4982
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4982
  data arrival time                                                                                                 -3.8099
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2461 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3014 

  slack (with derating applied) (VIOLATED)                                                               -1.6883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3869 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                           6.3777                     3.2389 &   5.2389 r
  la_data_in[6] (net)                                    2   0.3748 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2389 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0469   6.3953   0.9500  -1.9472  -1.8389 &   3.4000 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1619   0.9500           -0.0031 &   3.3969 r
  mprj/buf_i[134] (net)                                  1   0.0057 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1619   0.9500   0.0000   0.0002 &   3.3971 r
  data arrival time                                                                                                  3.3971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.2663   1.0500   0.0000   2.8746 &   4.8268 r
  clock reconvergence pessimism                                                                           0.0000     4.8268
  clock uncertainty                                                                                       0.1000     4.9268
  library hold time                                                                     1.0000            0.1580     5.0849
  data required time                                                                                                 5.0849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0849
  data arrival time                                                                                                 -3.3971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6878

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2298 
  total derate : arrival time                                                                             0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (VIOLATED)                                                               -1.6878 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3496 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           2.5308                     1.2835 &   3.2835 f
  wbs_adr_i[31] (net)                                    2   0.2439 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2835 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4456   2.5525   0.9500  -0.2713  -0.1161 &   3.1675 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1414   0.9500            0.6466 &   3.8141 f
  mprj/buf_i[63] (net)                                   2   0.0151 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0391   0.1414   0.9500  -0.0037  -0.0034 &   3.8107 f
  data arrival time                                                                                                  3.8107

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.3996   1.0500   0.0000   3.1607 &   5.1130 r
  clock reconvergence pessimism                                                                           0.0000     5.1130
  clock uncertainty                                                                                       0.1000     5.2130
  library hold time                                                                     1.0000            0.2302     5.4432
  data required time                                                                                                 5.4432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4432
  data arrival time                                                                                                 -3.8107
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2435 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3002 

  slack (with derating applied) (VIOLATED)                                                               -1.6324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3323 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             2.7803                     1.3900 &   3.3900 f
  la_oenb[63] (net)                                      2   0.2668 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.3900 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4632   2.8122   0.9500  -0.2648  -0.0653 &   3.3247 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2344   0.9500            0.7611 &   4.0858 f
  mprj/buf_i[127] (net)                                  2   0.0819 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0906   0.2372   0.9500  -0.0141   0.0000 &   4.0858 f
  data arrival time                                                                                                  4.0858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.4790   1.0500   0.0000   3.3803 &   5.3326 r
  clock reconvergence pessimism                                                                           0.0000     5.3326
  clock uncertainty                                                                                       0.1000     5.4326
  library hold time                                                                     1.0000            0.2040     5.6366
  data required time                                                                                                 5.6366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6366
  data arrival time                                                                                                 -4.0858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5508

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2539 
  total derate : arrival time                                                                             0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (VIOLATED)                                                               -1.5508 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2308 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              2.6008                     1.3151 &   3.3151 f
  la_oenb[5] (net)                                       2   0.2504 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.3151 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5870   2.6240   0.9500  -0.3541  -0.1936 &   3.1215 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1300   0.9500            0.6448 &   3.7663 f
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0043   0.1300   0.9500  -0.0004  -0.0002 &   3.7661 f
  data arrival time                                                                                                  3.7661

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.2925   1.0500   0.0000   2.9222 &   4.8745 r
  clock reconvergence pessimism                                                                           0.0000     4.8745
  clock uncertainty                                                                                       0.1000     4.9745
  library hold time                                                                     1.0000            0.2319     5.2064
  data required time                                                                                                 5.2064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2064
  data arrival time                                                                                                 -3.7661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2321 
  total derate : arrival time                                                                             0.0610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2932 

  slack (with derating applied) (VIOLATED)                                                               -1.4403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1472 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           4.7218                     2.3688 &   4.3688 r
  la_data_in[0] (net)                                    2   0.2758 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3688 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9260   4.7435   0.9500  -0.9854  -0.8541 &   3.5147 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1415   0.9500            0.0729 &   3.5875 r
  mprj/buf_i[128] (net)                                  1   0.0065 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1415   0.9500   0.0000   0.0001 &   3.5877 r
  data arrival time                                                                                                  3.5877

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.2318   1.0500   0.0000   2.8138 &   4.7661 r
  clock reconvergence pessimism                                                                           0.0000     4.7661
  clock uncertainty                                                                                       0.1000     4.8661
  library hold time                                                                     1.0000            0.1589     5.0249
  data required time                                                                                                 5.0249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0249
  data arrival time                                                                                                 -3.5877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2270 
  total derate : arrival time                                                                             0.0626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2896 

  slack (with derating applied) (VIOLATED)                                                               -1.4373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1477 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[1] (in)                                                           4.7870                     2.3842 &   4.3842 r
  la_data_in[1] (net)                                    2   0.2789 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3842 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9690   4.8132   0.9500  -1.0933  -0.9519 &   3.4323 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1454   0.9500            0.0728 &   3.5051 r
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1454   0.9500   0.0000   0.0003 &   3.5054 r
  data arrival time                                                                                                  3.5054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.1770   1.0500   0.0000   2.7272 &   4.6795 r
  clock reconvergence pessimism                                                                           0.0000     4.6795
  clock uncertainty                                                                                       0.1000     4.7795
  library hold time                                                                     1.0000            0.1587     4.9382
  data required time                                                                                                 4.9382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9382
  data arrival time                                                                                                 -3.5054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2228 
  total derate : arrival time                                                                             0.0688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2917 

  slack (with derating applied) (VIOLATED)                                                               -1.4328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1411 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           2.2439                     1.1445 &   3.1445 f
  la_data_in[5] (net)                                    2   0.2164 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.1445 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2250   2.2602   0.9500  -0.0880   0.0490 &   3.1935 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1220   0.9500            0.5896 &   3.7831 f
  mprj/buf_i[133] (net)                                  1   0.0073 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1220   0.9500   0.0000   0.0002 &   3.7832 f
  data arrival time                                                                                                  3.7832

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.2663   1.0500   0.0000   2.8746 &   4.8269 r
  clock reconvergence pessimism                                                                           0.0000     4.8269
  clock uncertainty                                                                                       0.1000     4.9269
  library hold time                                                                     1.0000            0.2332     5.1601
  data required time                                                                                                 5.1601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1601
  data arrival time                                                                                                 -3.7832
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2299 
  total derate : arrival time                                                                             0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2727 

  slack (with derating applied) (VIOLATED)                                                               -1.3769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1041 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.9655                     1.8757 &   3.8757 f
  io_in[36] (net)                                        2   0.3752 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8757 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.0775   0.9500   0.0000   0.4614 &   4.3371 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2467   0.9500            0.9348 &   5.2720 f
  mprj/buf_i[228] (net)                                  2   0.0660 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0198   0.2485   0.9500  -0.0016   0.0100 &   5.2819 f
  data arrival time                                                                                                  5.2819

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.5779   1.0500   0.0000   4.2466 &   6.1989 r
  clock reconvergence pessimism                                                                           0.0000     6.1989
  clock uncertainty                                                                                       0.1000     6.2989
  library hold time                                                                     1.0000            0.2008     6.4997
  data required time                                                                                                 6.4997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4997
  data arrival time                                                                                                 -5.2819
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2178

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2952 
  total derate : arrival time                                                                             0.0742 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3694 

  slack (with derating applied) (VIOLATED)                                                               -1.2178 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8484 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           5.6220                     2.7831 &   4.7831 r
  wbs_dat_i[28] (net)                                    2   0.3275 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7831 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.3409   5.6576   0.9500  -1.3328  -1.1500 &   3.6331 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1468   0.9500            0.0247 &   3.6578 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1468   0.9500   0.0000   0.0001 &   3.6578 r
  data arrival time                                                                                                  3.6578

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0834   1.0500   0.0000   2.5864 &   4.5387 r
  clock reconvergence pessimism                                                                           0.0000     4.5387
  clock uncertainty                                                                                       0.1000     4.6387
  library hold time                                                                     1.0000            0.1587     4.7974
  data required time                                                                                                 4.7974
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7974
  data arrival time                                                                                                 -3.6578
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2161 
  total derate : arrival time                                                                             0.0811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2972 

  slack (with derating applied) (VIOLATED)                                                               -1.1396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8424 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[26] (in)                                                           4.5590                     2.2709 &   4.2709 r
  wbs_adr_i[26] (net)                                    2   0.2655 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2709 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1666   4.5833   0.9500  -0.6813  -0.5306 &   3.7403 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1358   0.9500            0.0767 &   3.8169 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1358   0.9500   0.0000   0.0002 &   3.8171 r
  data arrival time                                                                                                  3.8171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.1770   1.0500   0.0000   2.7272 &   4.6795 r
  clock reconvergence pessimism                                                                           0.0000     4.6795
  clock uncertainty                                                                                       0.1000     4.7795
  library hold time                                                                     1.0000            0.1590     4.9384
  data required time                                                                                                 4.9384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.9384
  data arrival time                                                                                                 -3.8171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2228 
  total derate : arrival time                                                                             0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2707 

  slack (with derating applied) (VIOLATED)                                                               -1.1214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8507 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           5.8404                     2.8764 &   4.8764 r
  wbs_dat_i[15] (net)                                    2   0.3398 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8764 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1630   5.8838   0.9500  -1.7714  -1.5845 &   3.2919 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1538   0.9500            0.0187 &   3.3106 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1538   0.9500   0.0000   0.0002 &   3.3108 r
  data arrival time                                                                                                  3.3108

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7099   1.0500   0.0000   2.2066 &   4.1589 r
  clock reconvergence pessimism                                                                           0.0000     4.1589
  clock uncertainty                                                                                       0.1000     4.2589
  library hold time                                                                     1.0000            0.1584     4.4173
  data required time                                                                                                 4.4173
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4173
  data arrival time                                                                                                 -3.3108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1064

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.1041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (VIOLATED)                                                               -1.1064 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8043 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           2.5475                     1.2899 &   3.2899 f
  wbs_dat_i[26] (net)                                    2   0.2454 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2899 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4535   2.5702   0.9500  -0.2643  -0.1045 &   3.1854 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1228   0.9500            0.6309 &   3.8163 f
  mprj/buf_i[26] (net)                                   1   0.0043 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1228   0.9500   0.0000   0.0002 &   3.8164 f
  data arrival time                                                                                                  3.8164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0798   1.0500   0.0000   2.5816 &   4.5339 r
  clock reconvergence pessimism                                                                           0.0000     4.5339
  clock uncertainty                                                                                       0.1000     4.6339
  library hold time                                                                     1.0000            0.2331     4.8670
  data required time                                                                                                 4.8670
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8670
  data arrival time                                                                                                 -3.8164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2714 

  slack (with derating applied) (VIOLATED)                                                               -1.0505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7791 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[28] (in)                                                           4.9638                     2.4487 &   4.4487 r
  wbs_adr_i[28] (net)                                    2   0.2886 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4487 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6889   4.9976   0.9500  -0.9187  -0.7382 &   3.7105 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1438   0.9500            0.0604 &   3.7710 r
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0089   0.1438   0.9500  -0.0015  -0.0013 &   3.7697 r
  data arrival time                                                                                                  3.7697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0844   1.0500   0.0000   2.5877 &   4.5399 r
  clock reconvergence pessimism                                                                           0.0000     4.5399
  clock uncertainty                                                                                       0.1000     4.6399
  library hold time                                                                     1.0000            0.1588     4.7988
  data required time                                                                                                 4.7988
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7988
  data arrival time                                                                                                 -3.7697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2162 
  total derate : arrival time                                                                             0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2773 

  slack (with derating applied) (VIOLATED)                                                               -1.0291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7518 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           5.9543                     2.9265 &   4.9265 r
  wbs_adr_i[13] (net)                                    2   0.3463 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9265 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.0710   6.0014   0.9500  -1.7449  -1.5421 &   3.3843 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1624   0.9500            0.0212 &   3.4055 r
  mprj/buf_i[45] (net)                                   1   0.0087 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1624   0.9500   0.0000   0.0003 &   3.4058 r
  data arrival time                                                                                                  3.4058

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7065   1.0500   0.0000   2.2159 &   4.1682 r
  clock reconvergence pessimism                                                                           0.0000     4.1682
  clock uncertainty                                                                                       0.1000     4.2682
  library hold time                                                                     1.0000            0.1580     4.4262
  data required time                                                                                                 4.4262
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4262
  data arrival time                                                                                                 -3.4058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0204

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.1036 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3021 

  slack (with derating applied) (VIOLATED)                                                               -1.0204 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7182 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           2.6817                     1.3414 &   3.3414 f
  wbs_adr_i[29] (net)                                    2   0.2573 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3414 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5422   2.7104   0.9500  -0.3154  -0.1357 &   3.2057 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1264   0.9500            0.6526 &   3.8583 f
  mprj/buf_i[61] (net)                                   1   0.0046 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1264   0.9500   0.0000   0.0002 &   3.8585 f
  data arrival time                                                                                                  3.8585

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0833   1.0500   0.0000   2.5868 &   4.5390 r
  clock reconvergence pessimism                                                                           0.0000     4.5390
  clock uncertainty                                                                                       0.1000     4.6390
  library hold time                                                                     1.0000            0.2325     4.8715
  data required time                                                                                                 4.8715
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8715
  data arrival time                                                                                                 -3.8585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2161 
  total derate : arrival time                                                                             0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2766 

  slack (with derating applied) (VIOLATED)                                                               -1.0131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7365 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           5.3130                     2.6237 &   4.6237 r
  wbs_adr_i[22] (net)                                    2   0.3091 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6237 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4599   5.3492   0.9500  -1.4302  -1.2616 &   3.3621 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1679   0.9500            0.0644 &   3.4265 r
  mprj/buf_i[54] (net)                                   2   0.0162 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0242   0.1679   0.9500  -0.0115  -0.0114 &   3.4151 r
  data arrival time                                                                                                  3.4151

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7066   1.0500   0.0000   2.2156 &   4.1679 r
  clock reconvergence pessimism                                                                           0.0000     4.1679
  clock uncertainty                                                                                       0.1000     4.2679
  library hold time                                                                     1.0000            0.1578     4.4256
  data required time                                                                                                 4.4256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4256
  data arrival time                                                                                                 -3.4151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2866 

  slack (with derating applied) (VIOLATED)                                                               -1.0105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7239 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                           6.2765                     3.0861 &   5.0861 r
  wbs_dat_i[16] (net)                                    2   0.3652 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0861 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.2755   6.3251   0.9500  -1.8387  -1.6290 &   3.4572 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1598   0.9500           -0.0011 &   3.4561 r
  mprj/buf_i[16] (net)                                   1   0.0050 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1598   0.9500   0.0000   0.0002 &   3.4563 r
  data arrival time                                                                                                  3.4563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7100   1.0500   0.0000   2.2065 &   4.1588 r
  clock reconvergence pessimism                                                                           0.0000     4.1588
  clock uncertainty                                                                                       0.1000     4.2588
  library hold time                                                                     1.0000            0.1581     4.4169
  data required time                                                                                                 4.4169
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4169
  data arrival time                                                                                                 -3.4563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9606

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.1079 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3059 

  slack (with derating applied) (VIOLATED)                                                               -0.9606 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6547 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           5.3844                     2.6798 &   4.6798 r
  wbs_dat_i[24] (net)                                    2   0.3139 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6798 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4314   5.4156   0.9500  -1.3632  -1.2084 &   3.4714 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1447   0.9500            0.0368 &   3.5082 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1447   0.9500   0.0000   0.0001 &   3.5083 r
  data arrival time                                                                                                  3.5083

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7050   1.0500   0.0000   2.2196 &   4.1719 r
  clock reconvergence pessimism                                                                           0.0000     4.1719
  clock uncertainty                                                                                       0.1000     4.2719
  library hold time                                                                     1.0000            0.1588     4.4307
  data required time                                                                                                 4.4307
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4307
  data arrival time                                                                                                 -3.5083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1987 
  total derate : arrival time                                                                             0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2805 

  slack (with derating applied) (VIOLATED)                                                               -0.9224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6419 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           2.4484                     1.2377 &   3.2377 f
  wbs_dat_i[25] (net)                                    2   0.2356 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2377 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1340   2.4715   0.9500  -0.0753   0.0922 &   3.3299 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1198   0.9500            0.6151 &   3.9450 f
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1198   0.9500   0.0000   0.0001 &   3.9451 f
  data arrival time                                                                                                  3.9451

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0798   1.0500   0.0000   2.5817 &   4.5340 r
  clock reconvergence pessimism                                                                           0.0000     4.5340
  clock uncertainty                                                                                       0.1000     4.6340
  library hold time                                                                     1.0000            0.2335     4.8675
  data required time                                                                                                 4.8675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8675
  data arrival time                                                                                                 -3.9451
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2159 
  total derate : arrival time                                                                             0.0452 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2611 

  slack (with derating applied) (VIOLATED)                                                               -0.9224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6613 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           5.7201                     2.8136 &   4.8136 r
  wbs_adr_i[17] (net)                                    2   0.3326 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8136 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7339   5.7638   0.9500  -1.5062  -1.3067 &   3.5070 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1572   0.9500            0.0295 &   3.5365 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1572   0.9500   0.0000   0.0002 &   3.5366 r
  data arrival time                                                                                                  3.5366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7099   1.0500   0.0000   2.2065 &   4.1588 r
  clock reconvergence pessimism                                                                           0.0000     4.1588
  clock uncertainty                                                                                       0.1000     4.2588
  library hold time                                                                     1.0000            0.1582     4.4170
  data required time                                                                                                 4.4170
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4170
  data arrival time                                                                                                 -3.5366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1980 
  total derate : arrival time                                                                             0.0913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2894 

  slack (with derating applied) (VIOLATED)                                                               -0.8804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5910 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                           10.3849                     5.2284 &   7.2284 r
  wbs_sel_i[2] (net)                                     2   0.6101 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.2284 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.0316  10.4291   0.9500  -5.5155  -5.3623 &   1.8661 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2255   0.9500           -0.1878 &   1.6784 r
  mprj/buf_i[232] (net)                                  2   0.0109 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2255   0.9500   0.0000   0.0004 &   1.6788 r
  data arrival time                                                                                                  1.6788

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6345   1.0500   0.0000   0.3441 &   2.2964 r
  clock reconvergence pessimism                                                                           0.0000     2.2964
  clock uncertainty                                                                                       0.1000     2.3964
  library hold time                                                                     1.0000            0.1553     2.5517
  data required time                                                                                                 2.5517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5517
  data arrival time                                                                                                 -1.6788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1094 
  total derate : arrival time                                                                             0.3073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4167 

  slack (with derating applied) (VIOLATED)                                                               -0.8729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4562 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           5.5838                     2.7509 &   4.7509 r
  wbs_adr_i[16] (net)                                    2   0.3248 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.7509 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4812   5.6249   0.9500  -1.4428  -1.2497 &   3.5011 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1609   0.9500            0.0415 &   3.5427 r
  mprj/buf_i[48] (net)                                   2   0.0104 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0129   0.1609   0.9500  -0.0053  -0.0053 &   3.5374 r
  data arrival time                                                                                                  3.5374

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7123   1.0500   0.0000   2.1998 &   4.1521 r
  clock reconvergence pessimism                                                                           0.0000     4.1521
  clock uncertainty                                                                                       0.1000     4.2521
  library hold time                                                                     1.0000            0.1581     4.4102
  data required time                                                                                                 4.4102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4102
  data arrival time                                                                                                 -3.5374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1977 
  total derate : arrival time                                                                             0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (VIOLATED)                                                               -0.8728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5865 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           5.9691                     2.9266 &   4.9266 r
  wbs_adr_i[18] (net)                                    2   0.3468 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.9266 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.7297   6.0182   0.9500  -1.5169  -1.2986 &   3.6280 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1731   0.9500            0.0318 &   3.6598 r
  mprj/buf_i[50] (net)                                   2   0.0140 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0389   0.1731   0.9500  -0.0191  -0.0196 &   3.6402 r
  data arrival time                                                                                                  3.6402

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7080   1.0500   0.0000   2.2119 &   4.1642 r
  clock reconvergence pessimism                                                                           0.0000     4.1642
  clock uncertainty                                                                                       0.1000     4.2642
  library hold time                                                                     1.0000            0.1575     4.4217
  data required time                                                                                                 4.4217
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4217
  data arrival time                                                                                                 -3.6402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1983 
  total derate : arrival time                                                                             0.0940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (VIOLATED)                                                               -0.7815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4892 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           2.7665                     1.3778 &   3.3778 f
  wbs_dat_i[27] (net)                                    2   0.2651 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3778 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3671   2.7981   0.9500  -0.2102  -0.0108 &   3.3670 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1449   0.9500            0.6817 &   4.0487 f
  mprj/buf_i[27] (net)                                   2   0.0137 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1449   0.9500   0.0000   0.0005 &   4.0491 f
  data arrival time                                                                                                  4.0491

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.0347   1.0500   0.0000   2.5210 &   4.4733 r
  clock reconvergence pessimism                                                                           0.0000     4.4733
  clock uncertainty                                                                                       0.1000     4.5733
  library hold time                                                                     1.0000            0.2295     4.8028
  data required time                                                                                                 4.8028
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.8028
  data arrival time                                                                                                 -4.0491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2130 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2705 

  slack (with derating applied) (VIOLATED)                                                               -0.7536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4832 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[21] (in)                                                           4.8490                     2.4099 &   4.4099 r
  wbs_adr_i[21] (net)                                    2   0.2823 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4099 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6120   4.8773   0.9500  -0.9321  -0.7739 &   3.6360 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1656   0.9500            0.0884 &   3.7244 r
  mprj/buf_i[53] (net)                                   2   0.0185 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0445   0.1656   0.9500  -0.0207  -0.0210 &   3.7034 r
  data arrival time                                                                                                  3.7034

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7065   1.0500   0.0000   2.2159 &   4.1682 r
  clock reconvergence pessimism                                                                           0.0000     4.1682
  clock uncertainty                                                                                       0.1000     4.2682
  library hold time                                                                     1.0000            0.1579     4.4260
  data required time                                                                                                 4.4260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4260
  data arrival time                                                                                                 -3.7034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2616 

  slack (with derating applied) (VIOLATED)                                                               -0.7227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4611 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[23] (in)                                                           4.6168                     2.2987 &   4.2987 r
  wbs_adr_i[23] (net)                                    2   0.2689 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2987 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4018   4.6420   0.9500  -0.8148  -0.6666 &   3.6321 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1497   0.9500            0.0869 &   3.7190 r
  mprj/buf_i[55] (net)                                   2   0.0114 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0078   0.1497   0.9500  -0.0006  -0.0003 &   3.7187 r
  data arrival time                                                                                                  3.7187

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7059   1.0500   0.0000   2.2175 &   4.1698 r
  clock reconvergence pessimism                                                                           0.0000     4.1698
  clock uncertainty                                                                                       0.1000     4.2698
  library hold time                                                                     1.0000            0.1586     4.4283
  data required time                                                                                                 4.4283
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4283
  data arrival time                                                                                                 -3.7187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7096

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0553 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2539 

  slack (with derating applied) (VIOLATED)                                                               -0.7096 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4558 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           2.7677                     1.3905 &   3.3905 f
  wbs_dat_i[22] (net)                                    2   0.2660 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3905 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7374   2.7961   0.9500  -0.4353  -0.2601 &   3.1303 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1442   0.9500            0.6808 &   3.8111 f
  mprj/buf_i[22] (net)                                   2   0.0133 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1442   0.9500   0.0000   0.0005 &   3.8116 f
  data arrival time                                                                                                  3.8116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7062   1.0500   0.0000   2.2165 &   4.1688 r
  clock reconvergence pessimism                                                                           0.0000     4.1688
  clock uncertainty                                                                                       0.1000     4.2688
  library hold time                                                                     1.0000            0.2297     4.4985
  data required time                                                                                                 4.4985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4985
  data arrival time                                                                                                 -3.8116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1985 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2665 

  slack (with derating applied) (VIOLATED)                                                               -0.6869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4204 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[23] (in)                                                           4.4964                     2.2400 &   4.2400 r
  wbs_dat_i[23] (net)                                    2   0.2618 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2400 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1964   4.5204   0.9500  -0.7229  -0.5771 &   3.6629 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1393   0.9500            0.0837 &   3.7465 r
  mprj/buf_i[23] (net)                                   1   0.0069 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0107   0.1393   0.9500  -0.0009  -0.0007 &   3.7459 r
  data arrival time                                                                                                  3.7459

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7052   1.0500   0.0000   2.2193 &   4.1716 r
  clock reconvergence pessimism                                                                           0.0000     4.1716
  clock uncertainty                                                                                       0.1000     4.2716
  library hold time                                                                     1.0000            0.1589     4.4305
  data required time                                                                                                 4.4305
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4305
  data arrival time                                                                                                 -3.7459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1986 
  total derate : arrival time                                                                             0.0502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2488 

  slack (with derating applied) (VIOLATED)                                                               -0.6846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4358 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           2.7256                     1.3654 &   3.3654 f
  wbs_adr_i[27] (net)                                    2   0.2617 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3654 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2318   2.7544   0.9500  -0.1413   0.0505 &   3.4159 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1268   0.9500            0.6588 &   4.0746 f
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1268   0.9500   0.0000   0.0001 &   4.0747 f
  data arrival time                                                                                                  4.0747

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.9874   1.0500   0.0000   2.4746 &   4.4269 r
  clock reconvergence pessimism                                                                           0.0000     4.4269
  clock uncertainty                                                                                       0.1000     4.5269
  library hold time                                                                     1.0000            0.2324     4.7593
  data required time                                                                                                 4.7593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.7593
  data arrival time                                                                                                 -4.0747
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2108 
  total derate : arrival time                                                                             0.0522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2630 

  slack (with derating applied) (VIOLATED)                                                               -0.6846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4216 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[25] (in)                                                           4.6064                     2.2920 &   4.2920 r
  wbs_adr_i[25] (net)                                    2   0.2682 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2920 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2649   4.6323   0.9500  -0.7622  -0.6102 &   3.6817 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1360   0.9500            0.0740 &   3.7557 r
  mprj/buf_i[57] (net)                                   1   0.0046 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1360   0.9500   0.0000   0.0002 &   3.7559 r
  data arrival time                                                                                                  3.7559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7049   1.0500   0.0000   2.2199 &   4.1722 r
  clock reconvergence pessimism                                                                           0.0000     4.1722
  clock uncertainty                                                                                       0.1000     4.2722
  library hold time                                                                     1.0000            0.1590     4.4311
  data required time                                                                                                 4.4311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4311
  data arrival time                                                                                                 -3.7559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6753

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1987 
  total derate : arrival time                                                                             0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2507 

  slack (with derating applied) (VIOLATED)                                                               -0.6753 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4246 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                            6.3914                     3.1161 &   5.1161 r
  wbs_adr_i[8] (net)                                     2   0.3710 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1161 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.3798   6.4517   0.9500  -2.7238  -2.5203 &   2.5958 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1882   0.9500            0.0214 &   2.6173 r
  mprj/buf_i[40] (net)                                   2   0.0195 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1882   0.9500   0.0000   0.0007 &   2.6179 r
  data arrival time                                                                                                  2.6179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2583   1.0500   0.0000   1.0829 &   3.0352 r
  clock reconvergence pessimism                                                                           0.0000     3.0352
  clock uncertainty                                                                                       0.1000     3.1352
  library hold time                                                                     1.0000            0.1569     3.2921
  data required time                                                                                                 3.2921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2921
  data arrival time                                                                                                 -2.6179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1445 
  total derate : arrival time                                                                             0.1552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2998 

  slack (with derating applied) (VIOLATED)                                                               -0.6741 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3744 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           5.2481                     2.5877 &   4.5877 r
  wbs_dat_i[17] (net)                                    2   0.3052 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5877 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8180   5.2838   0.9500  -0.9511  -0.7476 &   3.8401 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1725   0.9500            0.0721 &   3.9122 r
  mprj/buf_i[17] (net)                                   2   0.0194 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0396   0.1725   0.9500  -0.0193  -0.0195 &   3.8927 r
  data arrival time                                                                                                  3.8927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7867   1.0500   0.0000   2.2632 &   4.2155 r
  clock reconvergence pessimism                                                                           0.0000     4.2155
  clock uncertainty                                                                                       0.1000     4.3155
  library hold time                                                                     1.0000            0.1576     4.4731
  data required time                                                                                                 4.4731
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4731
  data arrival time                                                                                                 -3.8927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2007 
  total derate : arrival time                                                                             0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2663 

  slack (with derating applied) (VIOLATED)                                                               -0.5804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3141 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[24] (in)                                                           4.9822                     2.4796 &   4.4796 r
  wbs_adr_i[24] (net)                                    2   0.2903 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4796 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4544   5.0106   0.9500  -0.8388  -0.6736 &   3.8060 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1377   0.9500            0.0535 &   3.8595 r
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1377   0.9500   0.0000   0.0001 &   3.8596 r
  data arrival time                                                                                                  3.8596

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7050   1.0500   0.0000   2.2197 &   4.1719 r
  clock reconvergence pessimism                                                                           0.0000     4.1719
  clock uncertainty                                                                                       0.1000     4.2719
  library hold time                                                                     1.0000            0.1589     4.4309
  data required time                                                                                                 4.4309
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4309
  data arrival time                                                                                                 -3.8596
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1987 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2543 

  slack (with derating applied) (VIOLATED)                                                               -0.5713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3170 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           4.9866                     2.4649 &   4.4649 r
  wbs_adr_i[14] (net)                                    2   0.2901 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4649 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7486   5.0199   0.9500  -0.9835  -0.8045 &   3.6604 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1691   0.9500            0.0837 &   3.7440 r
  mprj/buf_i[46] (net)                                   2   0.0195 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0145   0.1691   0.9500  -0.0036  -0.0031 &   3.7409 r
  data arrival time                                                                                                  3.7409

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.5392   1.0500   0.0000   2.0389 &   3.9911 r
  clock reconvergence pessimism                                                                           0.0000     3.9911
  clock uncertainty                                                                                       0.1000     4.0911
  library hold time                                                                     1.0000            0.1577     4.2489
  data required time                                                                                                 4.2489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.2489
  data arrival time                                                                                                 -3.7409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1901 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2559 

  slack (with derating applied) (VIOLATED)                                                               -0.5079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2521 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           2.4286                     1.2216 &   3.2216 f
  wbs_dat_i[18] (net)                                    2   0.2333 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2216 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0831   2.4517   0.9500  -0.0074   0.1674 &   3.3890 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1392   0.9500            0.6314 &   4.0204 f
  mprj/buf_i[18] (net)                                   2   0.0151 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0397   0.1392   0.9500  -0.0038  -0.0035 &   4.0169 f
  data arrival time                                                                                                  4.0169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7070   1.0500   0.0000   2.2145 &   4.1668 r
  clock reconvergence pessimism                                                                           0.0000     4.1668
  clock uncertainty                                                                                       0.1000     4.2668
  library hold time                                                                     1.0000            0.2305     4.4973
  data required time                                                                                                 4.4973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4973
  data arrival time                                                                                                 -4.0169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4804

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1984 
  total derate : arrival time                                                                             0.0430 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2415 

  slack (with derating applied) (VIOLATED)                                                               -0.4804 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2390 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                               12.4250                     5.9898 &   7.9898 r
  io_in[0] (net)                                         2   0.7192 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.9898 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.2693  12.5205   0.9500  -5.5209  -4.9644 &   3.0254 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3151   0.9500           -0.2206 &   2.8048 r
  mprj/buf_i[192] (net)                                  2   0.0411 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3154   0.9500   0.0000   0.0051 &   2.8100 r
  data arrival time                                                                                                  2.8100

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.1486   1.0500   0.0000   1.0044 &   2.9567 r
  clock reconvergence pessimism                                                                           0.0000     2.9567
  clock uncertainty                                                                                       0.1000     3.0567
  library hold time                                                                     1.0000            0.1514     3.2080
  data required time                                                                                                 3.2080
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2080
  data arrival time                                                                                                 -2.8100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1408 
  total derate : arrival time                                                                             0.3306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4714 

  slack (with derating applied) (VIOLATED)                                                               -0.3981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0734 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           2.6115                     1.3076 &   3.3076 f
  wbs_dat_i[12] (net)                                    2   0.2507 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3076 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1088   2.6405   0.9500  -0.0503   0.1461 &   3.4537 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1336   0.9500            0.6503 &   4.1041 f
  mprj/buf_i[12] (net)                                   1   0.0093 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0072   0.1336   0.9500  -0.0006  -0.0004 &   4.1036 f
  data arrival time                                                                                                  4.1036

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7088   1.0500   0.0000   2.2097 &   4.1620 r
  clock reconvergence pessimism                                                                           0.0000     4.1620
  clock uncertainty                                                                                       0.1000     4.2620
  library hold time                                                                     1.0000            0.2314     4.4934
  data required time                                                                                                 4.4934
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4934
  data arrival time                                                                                                 -4.1036
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1982 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2454 

  slack (with derating applied) (VIOLATED)                                                               -0.3897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1443 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               4.5406                     2.2794 &   4.2794 r
  io_in[11] (net)                                        2   0.2651 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2794 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9489   4.5586   0.9500  -1.1834  -1.0911 &   3.1883 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2127   0.9500            0.1421 &   3.3304 r
  mprj/buf_i[203] (net)                                  2   0.0469 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2131   0.9500   0.0000   0.0050 &   3.3354 r
  data arrival time                                                                                                  3.3354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9015   1.0500   0.0000   1.5109 &   3.4632 r
  clock reconvergence pessimism                                                                           0.0000     3.4632
  clock uncertainty                                                                                       0.1000     3.5632
  library hold time                                                                     1.0000            0.1558     3.7190
  data required time                                                                                                 3.7190
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7190
  data arrival time                                                                                                 -3.3354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1649 
  total derate : arrival time                                                                             0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2398 

  slack (with derating applied) (VIOLATED)                                                               -0.3836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1438 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           3.0006                     1.5009 &   3.5009 f
  wbs_adr_i[15] (net)                                    2   0.2882 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5009 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6822   3.0354   0.9500  -0.3755  -0.1660 &   3.3350 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1338   0.9500            0.7022 &   4.0372 f
  mprj/buf_i[47] (net)                                   1   0.0051 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1338   0.9500   0.0000   0.0002 &   4.0374 f
  data arrival time                                                                                                  4.0374

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.6353   1.0500   0.0000   2.1250 &   4.0773 r
  clock reconvergence pessimism                                                                           0.0000     4.0773
  clock uncertainty                                                                                       0.1000     4.1773
  library hold time                                                                     1.0000            0.2313     4.4087
  data required time                                                                                                 4.4087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4087
  data arrival time                                                                                                 -4.0374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1942 
  total derate : arrival time                                                                             0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2619 

  slack (with derating applied) (VIOLATED)                                                               -0.3713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1094 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               5.9768                     3.0336 &   5.0336 r
  io_in[15] (net)                                        2   0.3510 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0336 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1532   5.9914   0.9500  -1.8527  -1.7549 &   3.2787 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2450   0.9500            0.0881 &   3.3668 r
  mprj/buf_i[207] (net)                                  2   0.0527 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0134   0.2458   0.9500  -0.0017   0.0065 &   3.3733 r
  data arrival time                                                                                                  3.3733

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9018   1.0500   0.0000   1.5163 &   3.4686 r
  clock reconvergence pessimism                                                                           0.0000     3.4686
  clock uncertainty                                                                                       0.1000     3.5686
  library hold time                                                                     1.0000            0.1544     3.7230
  data required time                                                                                                 3.7230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7230
  data arrival time                                                                                                 -3.3733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1652 
  total derate : arrival time                                                                             0.1078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2730 

  slack (with derating applied) (VIOLATED)                                                               -0.3496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0766 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[13] (in)                                                           5.1490                     2.5479 &   4.5479 r
  wbs_dat_i[13] (net)                                    2   0.2997 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5479 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1983   5.1814   0.9500  -0.7053  -0.5095 &   4.0384 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1720   0.9500            0.0773 &   4.1157 r
  mprj/buf_i[13] (net)                                   2   0.0199 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0365   0.1720   0.9500  -0.0190  -0.0193 &   4.0964 r
  data arrival time                                                                                                  4.0964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.7091   1.0500   0.0000   2.2088 &   4.1611 r
  clock reconvergence pessimism                                                                           0.0000     4.1611
  clock uncertainty                                                                                       0.1000     4.2611
  library hold time                                                                     1.0000            0.1576     4.4187
  data required time                                                                                                 4.4187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.4187
  data arrival time                                                                                                 -4.0964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1981 
  total derate : arrival time                                                                             0.0525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (VIOLATED)                                                               -0.3223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0717 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[14] (in)                                                           5.1230                     2.5314 &   4.5314 r
  wbs_dat_i[14] (net)                                    2   0.2981 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5314 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5214   5.1568   0.9500  -0.8601  -0.6659 &   3.8655 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1500   0.9500            0.0576 &   3.9231 r
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1501   0.9500   0.0000   0.0003 &   3.9234 r
  data arrival time                                                                                                  3.9234

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   9.4781   1.0500   0.0000   1.9864 &   3.9387 r
  clock reconvergence pessimism                                                                           0.0000     3.9387
  clock uncertainty                                                                                       0.1000     4.0387
  library hold time                                                                     1.0000            0.1585     4.1972
  data required time                                                                                                 4.1972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1972
  data arrival time                                                                                                 -3.9234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1876 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2461 

  slack (with derating applied) (VIOLATED)                                                               -0.2738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0278 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.6832                     0.8771 &   2.8771 f
  io_in[12] (net)                                        2   0.1634 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8771 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6958   0.9500   0.0000   0.0872 &   2.9643 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1652   0.9500            0.5479 &   3.5123 f
  mprj/buf_i[204] (net)                                  2   0.0493 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1661   0.9500   0.0000   0.0068 &   3.5191 f
  data arrival time                                                                                                  3.5191

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9018   1.0500   0.0000   1.5160 &   3.4683 r
  clock reconvergence pessimism                                                                           0.0000     3.4683
  clock uncertainty                                                                                       0.1000     3.5683
  library hold time                                                                     1.0000            0.2236     3.7919
  data required time                                                                                                 3.7919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7919
  data arrival time                                                                                                 -3.5191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1652 
  total derate : arrival time                                                                             0.0338 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1989 

  slack (with derating applied) (VIOLATED)                                                               -0.2728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0738 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                2.9129                     1.4523 &   3.4523 f
  io_in[8] (net)                                         2   0.2794 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.4523 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7418   2.9456   0.9500  -0.4836  -0.2870 &   3.1653 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1964   0.9500            0.7495 &   3.9148 f
  mprj/buf_i[200] (net)                                  2   0.0492 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0356   0.1970   0.9500  -0.0035   0.0020 &   3.9168 f
  data arrival time                                                                                                  3.9168

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   9.3517   1.0500   0.0000   1.8494 &   3.8017 r
  clock reconvergence pessimism                                                                           0.0000     3.8017
  clock uncertainty                                                                                       0.1000     3.9017
  library hold time                                                                     1.0000            0.2151     4.1168
  data required time                                                                                                 4.1168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 4.1168
  data arrival time                                                                                                 -3.9168
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1810 
  total derate : arrival time                                                                             0.0757 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2567 

  slack (with derating applied) (VIOLATED)                                                               -0.2000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0568 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                               12.7276                     6.1935 &   8.1935 r
  io_in[1] (net)                                         2   0.7391 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.1935 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -9.8144  12.8103   0.9500  -5.2587  -4.7342 &   3.4593 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3164   0.9500           -0.2367 &   3.2226 r
  mprj/buf_i[193] (net)                                  2   0.0399 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3167   0.9500   0.0000   0.0050 &   3.2275 r
  data arrival time                                                                                                  3.2275

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.4014   1.0500   0.0000   1.1487 &   3.1009 r
  clock reconvergence pessimism                                                                           0.0000     3.1009
  clock uncertainty                                                                                       0.1000     3.2009
  library hold time                                                                     1.0000            0.1513     3.3522
  data required time                                                                                                 3.3522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3522
  data arrival time                                                                                                 -3.2275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1477 
  total derate : arrival time                                                                             0.3159 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4636 

  slack (with derating applied) (VIOLATED)                                                               -0.1247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3389 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                                6.9957                     3.4102 &   5.4102 r
  io_in[6] (net)                                         2   0.4063 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.4102 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5990   7.0655   0.9500  -2.0304  -1.7461 &   3.6642 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2353   0.9500            0.0263 &   3.6905 r
  mprj/buf_i[198] (net)                                  2   0.0404 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0126   0.2356   0.9500  -0.0052  -0.0015 &   3.6890 r
  data arrival time                                                                                                  3.6890

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9846   1.0500   0.0000   1.5601 &   3.5123 r
  clock reconvergence pessimism                                                                           0.0000     3.5123
  clock uncertainty                                                                                       0.1000     3.6123
  library hold time                                                                     1.0000            0.1548     3.7672
  data required time                                                                                                 3.7672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7672
  data arrival time                                                                                                 -3.6890
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0781

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1673 
  total derate : arrival time                                                                             0.1237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2909 

  slack (with derating applied) (VIOLATED)                                                               -0.0781 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2128 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               2.3392                     1.2166 &   3.2166 f
  io_in[13] (net)                                        2   0.2279 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2166 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3465   2.3604   0.9500  -0.2136  -0.0917 &   3.1249 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1843   0.9500            0.6606 &   3.7855 f
  mprj/buf_i[205] (net)                                  2   0.0508 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1849   0.9500   0.0000   0.0058 &   3.7913 f
  data arrival time                                                                                                  3.7913

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9018   1.0500   0.0000   1.5167 &   3.4690 r
  clock reconvergence pessimism                                                                           0.0000     3.4690
  clock uncertainty                                                                                       0.1000     3.5690
  library hold time                                                                     1.0000            0.2184     3.7875
  data required time                                                                                                 3.7875
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7875
  data arrival time                                                                                                 -3.7913
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1652 
  total derate : arrival time                                                                             0.0527 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2179 

  slack (with derating applied) (MET)                                                                     0.0038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2217 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               4.3032                     2.1563 &   4.1563 r
  io_in[10] (net)                                        2   0.2510 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1563 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1715   4.3217   0.9500  -0.6953  -0.5748 &   3.5816 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2219   0.9500            0.1588 &   3.7404 r
  mprj/buf_i[202] (net)                                  2   0.0533 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0218   0.2225   0.9500  -0.0047   0.0019 &   3.7424 r
  data arrival time                                                                                                  3.7424

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9015   1.0500   0.0000   1.5109 &   3.4631 r
  clock reconvergence pessimism                                                                           0.0000     3.4631
  clock uncertainty                                                                                       0.1000     3.5631
  library hold time                                                                     1.0000            0.1554     3.7185
  data required time                                                                                                 3.7185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7185
  data arrival time                                                                                                 -3.7424
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1649 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2168 

  slack (with derating applied) (MET)                                                                     0.0238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2406 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                4.5659                     2.2750 &   4.2750 r
  io_in[9] (net)                                         2   0.2659 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.2750 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2760   4.5896   0.9500  -0.7878  -0.6423 &   3.6327 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2346   0.9500            0.1552 &   3.7879 r
  mprj/buf_i[201] (net)                                  2   0.0586 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0421   0.2357   0.9500  -0.0262  -0.0194 &   3.7685 r
  data arrival time                                                                                                  3.7685

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9015   1.0500   0.0000   1.5109 &   3.4632 r
  clock reconvergence pessimism                                                                           0.0000     3.4632
  clock uncertainty                                                                                       0.1000     3.5632
  library hold time                                                                     1.0000            0.1548     3.7180
  data required time                                                                                                 3.7180
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7180
  data arrival time                                                                                                 -3.7685
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1649 
  total derate : arrival time                                                                             0.0590 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2239 

  slack (with derating applied) (MET)                                                                     0.0505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2744 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[7] (in)                                                                5.2182                     2.5696 &   4.5696 r
  io_in[7] (net)                                         2   0.3034 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5696 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4730   5.2563   0.9500  -0.8716  -0.6632 &   3.9064 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2368   0.9500            0.1201 &   4.0265 r
  mprj/buf_i[199] (net)                                  2   0.0541 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0249   0.2377   0.9500  -0.0095  -0.0012 &   4.0252 r
  data arrival time                                                                                                  4.0252

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   9.2010   1.0500   0.0000   1.7226 &   3.6749 r
  clock reconvergence pessimism                                                                           0.0000     3.6749
  clock uncertainty                                                                                       0.1000     3.7749
  library hold time                                                                     1.0000            0.1547     3.9296
  data required time                                                                                                 3.9296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.9296
  data arrival time                                                                                                 -4.0252
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0956

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1750 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2391 

  slack (with derating applied) (MET)                                                                     0.0956 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3347 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[29] (in)                                                           4.7425                     2.3561 &   4.3561 r
  wbs_dat_i[29] (net)                                    2   0.2760 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3561 r
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2535   4.7694   0.9500  -0.7367  -0.5734 &   3.7827 r
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1378   0.9500            0.0677 &   3.8504 r
  mprj/buf_i[29] (net)                                   1   0.0045 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1378   0.9500   0.0000   0.0002 &   3.8506 r
  data arrival time                                                                                                  3.8506

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.9018   1.0500   0.0000   1.5177 &   3.4700 r
  clock reconvergence pessimism                                                                           0.0000     3.4700
  clock uncertainty                                                                                       0.1000     3.5700
  library hold time                                                                     1.0000            0.1589     3.7289
  data required time                                                                                                 3.7289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7289
  data arrival time                                                                                                 -3.8506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1652 
  total derate : arrival time                                                                             0.0509 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2162 

  slack (with derating applied) (MET)                                                                     0.1216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3378 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[14] (in)                                                               4.3314                     2.2182 &   4.2182 r
  io_in[14] (net)                                        2   0.2526 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2182 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0724   4.3400   0.9500  -0.6469  -0.5511 &   3.6671 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2316   0.9500            0.1678 &   3.8350 r
  mprj/buf_i[206] (net)                                  2   0.0590 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2324   0.9500   0.0000   0.0076 &   3.8426 r
  data arrival time                                                                                                  3.8426

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9015   1.0500   0.0000   1.5112 &   3.4635 r
  clock reconvergence pessimism                                                                           0.0000     3.4635
  clock uncertainty                                                                                       0.1000     3.5635
  library hold time                                                                     1.0000            0.1550     3.7185
  data required time                                                                                                 3.7185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7185
  data arrival time                                                                                                 -3.8426
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1649 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2133 

  slack (with derating applied) (MET)                                                                     0.1241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3374 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                                7.2983                     3.5138 &   5.5138 r
  io_in[5] (net)                                         2   0.4212 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.5138 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5813   7.3524   0.9500  -1.9893  -1.6576 &   3.8562 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2416   0.9500            0.0163 &   3.8725 r
  mprj/buf_i[197] (net)                                  2   0.0417 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0143   0.2419   0.9500  -0.0059  -0.0023 &   3.8702 r
  data arrival time                                                                                                  3.8702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9008   1.0500   0.0000   1.4987 &   3.4510 r
  clock reconvergence pessimism                                                                           0.0000     3.4510
  clock uncertainty                                                                                       0.1000     3.5510
  library hold time                                                                     1.0000            0.1546     3.7056
  data required time                                                                                                 3.7056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7056
  data arrival time                                                                                                 -3.8702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1643 
  total derate : arrival time                                                                             0.1235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (MET)                                                                     0.1647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4525 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                            7.9591                     4.0591 &   6.0591 r
  wbs_sel_i[0] (net)                                     2   0.4691 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.0591 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7310   7.9778   0.9500  -3.2641  -3.1525 &   2.9066 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1883   0.9500           -0.0744 &   2.8322 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1883   0.9500   0.0000   0.0003 &   2.8326 r
  data arrival time                                                                                                  2.8326

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.7475   1.0500   0.0000   0.3811 &   2.3334 r
  clock reconvergence pessimism                                                                           0.0000     2.3334
  clock uncertainty                                                                                       0.1000     2.4334
  library hold time                                                                     1.0000            0.1569     2.5903
  data required time                                                                                                 2.5903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5903
  data arrival time                                                                                                 -2.8326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1111 
  total derate : arrival time                                                                             0.1812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     0.2423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5346 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                                7.5005                     3.5892 &   5.5892 r
  io_in[4] (net)                                         2   0.4321 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.5892 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2930   7.5625   0.9500  -1.8413  -1.4593 &   4.1300 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2502   0.9500            0.0126 &   4.1426 r
  mprj/buf_i[196] (net)                                  2   0.0448 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0387   0.2505   0.9500  -0.0223  -0.0186 &   4.1240 r
  data arrival time                                                                                                  4.1240

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.9846   1.0500   0.0000   1.5600 &   3.5123 r
  clock reconvergence pessimism                                                                           0.0000     3.5123
  clock uncertainty                                                                                       0.1000     3.6123
  library hold time                                                                     1.0000            0.1542     3.7665
  data required time                                                                                                 3.7665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.7665
  data arrival time                                                                                                 -4.1240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1673 
  total derate : arrival time                                                                             0.1190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     0.3575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6438 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            5.4696                     2.6912 &   4.6912 r
  wbs_dat_i[7] (net)                                     2   0.3180 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6912 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.9194   5.5096   0.9500  -1.0935  -0.8810 &   3.8102 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1508   0.9500            0.0376 &   3.8479 r
  mprj/buf_i[7] (net)                                    1   0.0060 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0280   0.1508   0.9500  -0.0124  -0.0129 &   3.8350 r
  data arrival time                                                                                                  3.8350

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2583   1.0500   0.0000   1.0828 &   3.0351 r
  clock reconvergence pessimism                                                                           0.0000     3.0351
  clock uncertainty                                                                                       0.1000     3.1351
  library hold time                                                                     1.0000            0.1585     3.2936
  data required time                                                                                                 3.2936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2936
  data arrival time                                                                                                 -3.8350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1445 
  total derate : arrival time                                                                             0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2159 

  slack (with derating applied) (MET)                                                                     0.5414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7573 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[8] (in)                                                            5.3978                     2.6497 &   4.6497 r
  wbs_dat_i[8] (net)                                     2   0.3136 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6497 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.7696   5.4409   0.9500  -1.0258  -0.8055 &   3.8442 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1790   0.9500            0.0692 &   3.9134 r
  mprj/buf_i[8] (net)                                    2   0.0221 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0704   0.1790   0.9500  -0.0354  -0.0364 &   3.8769 r
  data arrival time                                                                                                  3.8769

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2582   1.0500   0.0000   1.0845 &   3.0368 r
  clock reconvergence pessimism                                                                           0.0000     3.0368
  clock uncertainty                                                                                       0.1000     3.1368
  library hold time                                                                     1.0000            0.1573     3.2941
  data required time                                                                                                 3.2941
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.2941
  data arrival time                                                                                                 -3.8769
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5828

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1446 
  total derate : arrival time                                                                             0.0710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2156 

  slack (with derating applied) (MET)                                                                     0.5828 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7985 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                                8.0503                     3.8224 &   5.8224 r
  io_in[3] (net)                                         2   0.4627 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.8224 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4676   8.1279   0.9500  -2.0670  -1.6227 &   4.1997 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2537   0.9500           -0.0180 &   4.1817 r
  mprj/buf_i[195] (net)                                  2   0.0420 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2541   0.9500   0.0000   0.0052 &   4.1869 r
  data arrival time                                                                                                  4.1869

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6668   1.0500   0.0000   1.3366 &   3.2888 r
  clock reconvergence pessimism                                                                           0.0000     3.2888
  clock uncertainty                                                                                       0.1000     3.3888
  library hold time                                                                     1.0000            0.1540     3.5429
  data required time                                                                                                 3.5429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5429
  data arrival time                                                                                                 -4.1869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1566 
  total derate : arrival time                                                                             0.1333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2899 

  slack (with derating applied) (MET)                                                                     0.6440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9339 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                                8.0761                     3.8677 &   5.8677 r
  io_in[2] (net)                                         2   0.4655 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.8677 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8030   8.1363   0.9500  -2.0581  -1.6282 &   4.2395 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2490   0.9500           -0.0232 &   4.2164 r
  mprj/buf_i[194] (net)                                  2   0.0394 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2493   0.9500   0.0000   0.0046 &   4.2209 r
  data arrival time                                                                                                  4.2209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   8.6372   1.0500   0.0000   1.3167 &   3.2689 r
  clock reconvergence pessimism                                                                           0.0000     3.2689
  clock uncertainty                                                                                       0.1000     3.3689
  library hold time                                                                     1.0000            0.1542     3.5232
  data required time                                                                                                 3.5232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.5232
  data arrival time                                                                                                 -4.2209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1557 
  total derate : arrival time                                                                             0.1323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2880 

  slack (with derating applied) (MET)                                                                     0.6978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9857 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            2.5033                     1.2589 &   3.2589 f
  wbs_dat_i[9] (net)                                     2   0.2406 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2589 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.5288   0.9500   0.0000   0.1875 &   3.4464 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1369   0.9500            0.6391 &   4.0854 f
  mprj/buf_i[9] (net)                                    2   0.0126 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0223   0.1369   0.9500  -0.0022  -0.0019 &   4.0835 f
  data arrival time                                                                                                  4.0835

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   8.2582   1.0500   0.0000   1.0854 &   3.0377 r
  clock reconvergence pessimism                                                                           0.0000     3.0377
  clock uncertainty                                                                                       0.1000     3.1377
  library hold time                                                                     1.0000            0.2309     3.3685
  data required time                                                                                                 3.3685
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3685
  data arrival time                                                                                                 -4.0835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7150

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1447 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1883 

  slack (with derating applied) (MET)                                                                     0.7150 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9033 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            2.5643                     1.2879 &   3.2879 f
  wbs_adr_i[9] (net)                                     2   0.2464 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.2879 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1314   2.5913   0.9500  -0.0108   0.1834 &   3.4713 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1357   0.9500            0.6460 &   4.1173 f
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1357   0.9500   0.0000   0.0004 &   4.1177 f
  data arrival time                                                                                                  4.1177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2582   1.0500   0.0000   1.0856 &   3.0379 r
  clock reconvergence pessimism                                                                           0.0000     3.0379
  clock uncertainty                                                                                       0.1000     3.1379
  library hold time                                                                     1.0000            0.2310     3.3689
  data required time                                                                                                 3.3689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3689
  data arrival time                                                                                                 -4.1177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7488

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1447 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1895 

  slack (with derating applied) (MET)                                                                     0.7488 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9383 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                            7.8303                     3.9969 &   5.9969 r
  wbs_sel_i[1] (net)                                     2   0.4616 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.9969 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.4132   7.8478   0.9500  -2.7168  -2.5865 &   3.4104 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1813   0.9500           -0.0752 &   3.3352 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1813   0.9500   0.0000   0.0002 &   3.3354 r
  data arrival time                                                                                                  3.3354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.6345   1.0500   0.0000   0.3441 &   2.2964 r
  clock reconvergence pessimism                                                                           0.0000     2.2964
  clock uncertainty                                                                                       0.1000     2.3964
  library hold time                                                                     1.0000            0.1572     2.5536
  data required time                                                                                                 2.5536
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5536
  data arrival time                                                                                                 -3.3354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1094 
  total derate : arrival time                                                                             0.1534 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2628 

  slack (with derating applied) (MET)                                                                     0.7818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0446 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                            7.2266                     3.5055 &   5.5055 r
  wbs_adr_i[2] (net)                                     2   0.4181 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.5055 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2523   7.2719   0.9500  -2.3680  -2.0910 &   3.4145 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1864   0.9500           -0.0298 &   3.3846 r
  mprj/buf_i[34] (net)                                   2   0.0123 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1864   0.9500   0.0000   0.0004 &   3.3851 r
  data arrival time                                                                                                  3.3851

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6742   1.0500   0.0000   0.3570 &   2.3093 r
  clock reconvergence pessimism                                                                           0.0000     2.3093
  clock uncertainty                                                                                       0.1000     2.4093
  library hold time                                                                     1.0000            0.1570     2.5663
  data required time                                                                                                 2.5663
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5663
  data arrival time                                                                                                 -3.3851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8188

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1100 
  total derate : arrival time                                                                             0.1407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2506 

  slack (with derating applied) (MET)                                                                     0.8188 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0694 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            2.7921                     1.3797 &   3.3797 f
  wbs_adr_i[7] (net)                                     2   0.2669 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3797 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2577   2.8281   0.9500  -0.0643   0.1673 &   3.5470 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1454   0.9500            0.6861 &   4.2331 f
  mprj/buf_i[39] (net)                                   2   0.0136 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1454   0.9500   0.0000   0.0004 &   4.2336 f
  data arrival time                                                                                                  4.2336

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   8.2581   1.0500   0.0000   1.0858 &   3.0381 r
  clock reconvergence pessimism                                                                           0.0000     3.0381
  clock uncertainty                                                                                       0.1000     3.1381
  library hold time                                                                     1.0000            0.2293     3.3674
  data required time                                                                                                 3.3674
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.3674
  data arrival time                                                                                                 -4.2336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8661

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1447 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1964 

  slack (with derating applied) (MET)                                                                     0.8661 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0625 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                           6.7086                     3.2721 &   5.2721 r
  wbs_adr_i[11] (net)                                    2   0.3895 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2721 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9538   6.7721   0.9500  -2.2452  -2.0043 &   3.2678 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1695   0.9500           -0.0186 &   3.2492 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1695   0.9500   0.0000   0.0002 &   3.2495 r
  data arrival time                                                                                                  3.2495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.3574   1.0500   0.0000   0.0599 &   2.0121 r
  clock reconvergence pessimism                                                                           0.0000     2.0121
  clock uncertainty                                                                                       0.1000     2.1121
  library hold time                                                                     1.0000            0.1577     2.2698
  data required time                                                                                                 2.2698
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.2698
  data arrival time                                                                                                 -3.2495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0958 
  total derate : arrival time                                                                             0.1317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2276 

  slack (with derating applied) (MET)                                                                     0.9796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2072 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            6.3162                     3.0910 &   5.0910 r
  wbs_adr_i[1] (net)                                     2   0.3670 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0910 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.9769   6.3712   0.9500  -1.6408  -1.3925 &   3.6986 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1784   0.9500            0.0169 &   3.7155 r
  mprj/buf_i[33] (net)                                   2   0.0144 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0500   0.1784   0.9500  -0.0252  -0.0260 &   3.6895 r
  data arrival time                                                                                                  3.6895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.7372   1.0500   0.0000   0.3777 &   2.3300 r
  clock reconvergence pessimism                                                                           0.0000     2.3300
  clock uncertainty                                                                                       0.1000     2.4300
  library hold time                                                                     1.0000            0.1573     2.5873
  data required time                                                                                                 2.5873
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5873
  data arrival time                                                                                                 -3.6895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1110 
  total derate : arrival time                                                                             0.1016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2126 

  slack (with derating applied) (MET)                                                                     1.1022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3148 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                           6.9697                     3.4379 &   5.4379 r
  wbs_dat_i[10] (net)                                    2   0.4061 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.4379 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4329   7.0160   0.9500  -2.0637  -1.8368 &   3.6011 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1769   0.9500           -0.0253 &   3.5759 r
  mprj/buf_i[10] (net)                                   1   0.0091 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1769   0.9500   0.0000   0.0003 &   3.5762 r
  data arrival time                                                                                                  3.5762

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.6915   1.0500   0.0000   0.1280 &   2.0802 r
  clock reconvergence pessimism                                                                           0.0000     2.0802
  clock uncertainty                                                                                       0.1000     2.1802
  library hold time                                                                     1.0000            0.1574     2.3376
  data required time                                                                                                 2.3376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3376
  data arrival time                                                                                                 -3.5762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0991 
  total derate : arrival time                                                                             0.1218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2208 

  slack (with derating applied) (MET)                                                                     1.2386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4594 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           5.7607                     2.8337 &   4.8337 r
  wbs_adr_i[12] (net)                                    2   0.3350 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.8337 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.5856   5.8037   0.9500  -1.4574  -1.2514 &   3.5823 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1554   0.9500            0.0252 &   3.6075 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0146   0.1554   0.9500  -0.0060  -0.0061 &   3.6014 r
  data arrival time                                                                                                  3.6014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7057   1.0500   0.0000   0.1327 &   2.0850 r
  clock reconvergence pessimism                                                                           0.0000     2.0850
  clock uncertainty                                                                                       0.1000     2.1850
  library hold time                                                                     1.0000            0.1583     2.3433
  data required time                                                                                                 2.3433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3433
  data arrival time                                                                                                 -3.6014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.2581

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0993 
  total derate : arrival time                                                                             0.0892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1885 

  slack (with derating applied) (MET)                                                                     1.2581 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.4466 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_cyc_i (in)                                                               5.5288                     2.7041 &   4.7041 r
  wbs_cyc_i (net)                                        2   0.3209 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7041 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7243   5.5776   0.9500  -1.0197  -0.7787 &   3.9254 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1744   0.9500            0.0575 &   3.9829 r
  mprj/buf_i[236] (net)                                  2   0.0183 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1744   0.9500   0.0000   0.0007 &   3.9836 r
  data arrival time                                                                                                  3.9836

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8676   1.0500   0.0000   0.4215 &   2.3738 r
  clock reconvergence pessimism                                                                           0.0000     2.3738
  clock uncertainty                                                                                       0.1000     2.4738
  library hold time                                                                     1.0000            0.1575     2.6313
  data required time                                                                                                 2.6313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6313
  data arrival time                                                                                                 -3.9836
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1130 
  total derate : arrival time                                                                             0.0694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1825 

  slack (with derating applied) (MET)                                                                     1.3523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5348 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           5.0910                     2.5108 &   4.5108 r
  wbs_dat_i[20] (net)                                    2   0.2960 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5108 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8068   5.1263   0.9500  -1.0501  -0.8681 &   3.6427 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1775   0.9500            0.0852 &   3.7279 r
  mprj/buf_i[20] (net)                                   2   0.0238 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0262   0.1775   0.9500  -0.0131  -0.0128 &   3.7151 r
  data arrival time                                                                                                  3.7151

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7051   1.0500   0.0000   0.1309 &   2.0832 r
  clock reconvergence pessimism                                                                           0.0000     2.0832
  clock uncertainty                                                                                       0.1000     2.1832
  library hold time                                                                     1.0000            0.1573     2.3406
  data required time                                                                                                 2.3406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3406
  data arrival time                                                                                                 -3.7151
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.3746

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0992 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1692 

  slack (with derating applied) (MET)                                                                     1.3746 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5438 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[19] (in)                                                           4.8585                     2.4135 &   4.4135 r
  wbs_adr_i[19] (net)                                    2   0.2829 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4135 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4869   4.8874   0.9500  -0.9000  -0.7380 &   3.6754 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1690   0.9500            0.0909 &   3.7663 r
  mprj/buf_i[51] (net)                                   2   0.0206 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0418   0.1690   0.9500  -0.0198  -0.0200 &   3.7464 r
  data arrival time                                                                                                  3.7464

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7058   1.0500   0.0000   0.1329 &   2.0852 r
  clock reconvergence pessimism                                                                           0.0000     2.0852
  clock uncertainty                                                                                       0.1000     2.1852
  library hold time                                                                     1.0000            0.1577     2.3429
  data required time                                                                                                 2.3429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3429
  data arrival time                                                                                                 -3.7464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0993 
  total derate : arrival time                                                                             0.0617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (MET)                                                                     1.4035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5645 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            3.1146                     1.5350 &   3.5350 f
  wbs_dat_i[1] (net)                                     2   0.2978 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5350 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7787   3.1582   0.9500  -0.4378  -0.1952 &   3.3398 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1505   0.9500            0.7330 &   4.0728 f
  mprj/buf_i[1] (net)                                    2   0.0126 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0124   0.1505   0.9500  -0.0010  -0.0006 &   4.0722 f
  data arrival time                                                                                                  4.0722

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.7182   1.0500   0.0000   0.3715 &   2.3238 r
  clock reconvergence pessimism                                                                           0.0000     2.3238
  clock uncertainty                                                                                       0.1000     2.4238
  library hold time                                                                     1.0000            0.2280     2.6517
  data required time                                                                                                 2.6517
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6517
  data arrival time                                                                                                 -4.0722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1107 
  total derate : arrival time                                                                             0.0745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1851 

  slack (with derating applied) (MET)                                                                     1.4205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6056 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[21] (in)                                                           4.7166                     2.3323 &   4.3323 r
  wbs_dat_i[21] (net)                                    2   0.2743 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3323 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4084   4.7459   0.9500  -0.8204  -0.6510 &   3.6813 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1631   0.9500            0.0936 &   3.7749 r
  mprj/buf_i[21] (net)                                   2   0.0181 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0161   0.1631   0.9500  -0.0044  -0.0040 &   3.7709 r
  data arrival time                                                                                                  3.7709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7056   1.0500   0.0000   0.1325 &   2.0847 r
  clock reconvergence pessimism                                                                           0.0000     2.0847
  clock uncertainty                                                                                       0.1000     2.1847
  library hold time                                                                     1.0000            0.1580     2.3427
  data required time                                                                                                 2.3427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3427
  data arrival time                                                                                                 -3.7709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0993 
  total derate : arrival time                                                                             0.0573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1565 

  slack (with derating applied) (MET)                                                                     1.4282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5847 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            5.5281                     2.7128 &   4.7128 r
  wbs_adr_i[5] (net)                                     2   0.3212 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7128 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2124   5.5737   0.9500  -1.1879  -0.9630 &   3.7497 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1813   0.9500            0.0639 &   3.8136 r
  mprj/buf_i[37] (net)                                   2   0.0224 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1813   0.9500   0.0000   0.0008 &   3.8145 r
  data arrival time                                                                                                  3.8145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.9608   1.0500   0.0000   0.1743 &   2.1265 r
  clock reconvergence pessimism                                                                           0.0000     2.1265
  clock uncertainty                                                                                       0.1000     2.2265
  library hold time                                                                     1.0000            0.1572     2.3837
  data required time                                                                                                 2.3837
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3837
  data arrival time                                                                                                 -3.8145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1013 
  total derate : arrival time                                                                             0.0778 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1790 

  slack (with derating applied) (MET)                                                                     1.4308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6098 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           5.1866                     2.5548 &   4.5548 r
  wbs_adr_i[10] (net)                                    2   0.3015 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5548 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5937   5.2248   0.9500  -0.9212  -0.7142 &   3.8406 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1723   0.9500            0.0752 &   3.9158 r
  mprj/buf_i[42] (net)                                   2   0.0198 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0332   0.1724   0.9500  -0.0157  -0.0159 &   3.8999 r
  data arrival time                                                                                                  3.8999

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.3412   1.0500   0.0000   0.2565 &   2.2088 r
  clock reconvergence pessimism                                                                           0.0000     2.2088
  clock uncertainty                                                                                       0.1000     2.3088
  library hold time                                                                     1.0000            0.1576     2.4664
  data required time                                                                                                 2.4664
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4664
  data arrival time                                                                                                 -3.8999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1052 
  total derate : arrival time                                                                             0.0642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1693 

  slack (with derating applied) (MET)                                                                     1.4335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6029 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           4.7218                     2.3468 &   4.3468 r
  wbs_adr_i[20] (net)                                    2   0.2749 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3468 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4225   4.7493   0.9500  -0.8188  -0.6598 &   3.6870 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1711   0.9500            0.1004 &   3.7874 r
  mprj/buf_i[52] (net)                                   2   0.0230 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0205   0.1712   0.9500  -0.0084  -0.0078 &   3.7796 r
  data arrival time                                                                                                  3.7796

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7051   1.0500   0.0000   0.1308 &   2.0831 r
  clock reconvergence pessimism                                                                           0.0000     2.0831
  clock uncertainty                                                                                       0.1000     2.1831
  library hold time                                                                     1.0000            0.1576     2.3408
  data required time                                                                                                 2.3408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3408
  data arrival time                                                                                                 -3.7796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0992 
  total derate : arrival time                                                                             0.0572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1564 

  slack (with derating applied) (MET)                                                                     1.4388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5952 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            2.9664                     1.4685 &   3.4685 f
  wbs_dat_i[3] (net)                                     2   0.2839 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4685 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6413   3.0058   0.9500  -0.3590  -0.1308 &   3.3377 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1486   0.9500            0.7123 &   4.0500 f
  mprj/buf_i[3] (net)                                    2   0.0132 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0178   0.1486   0.9500  -0.0016  -0.0012 &   4.0488 f
  data arrival time                                                                                                  4.0488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.5720   1.0500   0.0000   0.3291 &   2.2814 r
  clock reconvergence pessimism                                                                           0.0000     2.2814
  clock uncertainty                                                                                       0.1000     2.3814
  library hold time                                                                     1.0000            0.2285     2.6099
  data required time                                                                                                 2.6099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6099
  data arrival time                                                                                                 -4.0488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4390

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1086 
  total derate : arrival time                                                                             0.0685 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1771 

  slack (with derating applied) (MET)                                                                     1.4390 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6161 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[2] (in)                                                            5.6514                     2.7581 &   4.7581 r
  wbs_dat_i[2] (net)                                     2   0.3279 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7581 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6735   5.7035   0.9500  -1.0041  -0.7493 &   4.0089 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1716   0.9500            0.0480 &   4.0569 r
  mprj/buf_i[2] (net)                                    2   0.0156 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0530   0.1716   0.9500  -0.0247  -0.0254 &   4.0315 r
  data arrival time                                                                                                  4.0315

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.6970   1.0500   0.0000   0.3645 &   2.3168 r
  clock reconvergence pessimism                                                                           0.0000     2.3168
  clock uncertainty                                                                                       0.1000     2.4168
  library hold time                                                                     1.0000            0.1576     2.5744
  data required time                                                                                                 2.5744
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5744
  data arrival time                                                                                                 -4.0315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1103 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1804 

  slack (with derating applied) (MET)                                                                     1.4571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.6374 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                                6.4934                     3.2873 &   5.2873 r
  wbs_we_i (net)                                         2   0.3813 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.2873 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0968   6.5149   0.9500  -1.2964  -1.1157 &   4.1716 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1965   0.9500            0.0255 &   4.1971 r
  mprj/buf_i[234] (net)                                  2   0.0239 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1291   0.1965   0.9500  -0.0604  -0.0626 &   4.1345 r
  data arrival time                                                                                                  4.1345

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8494   1.0500   0.0000   0.4153 &   2.3676 r
  clock reconvergence pessimism                                                                           0.0000     2.3676
  clock uncertainty                                                                                       0.1000     2.4676
  library hold time                                                                     1.0000            0.1565     2.6241
  data required time                                                                                                 2.6241
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6241
  data arrival time                                                                                                 -4.1345
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1127 
  total derate : arrival time                                                                             0.0822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1949 

  slack (with derating applied) (MET)                                                                     1.5104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7053 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            3.6302                     1.7988 &   3.7988 f
  wbs_adr_i[0] (net)                                     2   0.3480 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.7988 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1429   3.6770   0.9500  -0.6466  -0.3725 &   3.4263 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1665   0.9500            0.8125 &   4.2389 f
  mprj/buf_i[32] (net)                                   2   0.0164 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0340   0.1666   0.9500  -0.0031  -0.0026 &   4.2362 f
  data arrival time                                                                                                  4.2362

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.8818   1.0500   0.0000   0.4256 &   2.3778 r
  clock reconvergence pessimism                                                                           0.0000     2.3778
  clock uncertainty                                                                                       0.1000     2.4778
  library hold time                                                                     1.0000            0.2235     2.7013
  data required time                                                                                                 2.7013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7013
  data arrival time                                                                                                 -4.2362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1132 
  total derate : arrival time                                                                             0.0914 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2046 

  slack (with derating applied) (MET)                                                                     1.5349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7395 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[6] (in)                                                            5.5113                     2.7045 &   4.7045 r
  wbs_dat_i[6] (net)                                     2   0.3202 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7045 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.7876   5.5567   0.9500  -0.9774  -0.7425 &   3.9620 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1712   0.9500            0.0559 &   4.0178 r
  mprj/buf_i[6] (net)                                    2   0.0165 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.1712   0.9500   0.0000   0.0006 &   4.0185 r
  data arrival time                                                                                                  4.0185

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.3412   1.0500   0.0000   0.2566 &   2.2089 r
  clock reconvergence pessimism                                                                           0.0000     2.2089
  clock uncertainty                                                                                       0.1000     2.3089
  library hold time                                                                     1.0000            0.1576     2.4665
  data required time                                                                                                 2.4665
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4665
  data arrival time                                                                                                 -4.0185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1052 
  total derate : arrival time                                                                             0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1720 

  slack (with derating applied) (MET)                                                                     1.5520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7240 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           2.4192                     1.2217 &   3.2217 f
  wbs_dat_i[19] (net)                                    2   0.2327 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.2217 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0883   2.4423   0.9500  -0.0488   0.1196 &   3.3413 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1421   0.9500            0.6332 &   3.9745 f
  mprj/buf_i[19] (net)                                   2   0.0178 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0112   0.1421   0.9500  -0.0009  -0.0003 &   3.9743 f
  data arrival time                                                                                                  3.9743

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.7056   1.0500   0.0000   0.1325 &   2.0848 r
  clock reconvergence pessimism                                                                           0.0000     2.0848
  clock uncertainty                                                                                       0.1000     2.1848
  library hold time                                                                     1.0000            0.2301     2.4148
  data required time                                                                                                 2.4148
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4148
  data arrival time                                                                                                 -3.9743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0993 
  total derate : arrival time                                                                             0.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1441 

  slack (with derating applied) (MET)                                                                     1.5594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7036 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            3.1381                     1.5454 &   3.5454 f
  wbs_adr_i[4] (net)                                     2   0.3000 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.5454 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6437   3.1835   0.9500  -0.3706  -0.1217 &   3.4237 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1765   0.9500            0.7612 &   4.1848 f
  mprj/buf_i[36] (net)                                   2   0.0308 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0550   0.1766   0.9500  -0.0053  -0.0036 &   4.1813 f
  data arrival time                                                                                                  4.1813

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6174   1.0500   0.0000   0.3385 &   2.2907 r
  clock reconvergence pessimism                                                                           0.0000     2.2907
  clock uncertainty                                                                                       0.1000     2.3907
  library hold time                                                                     1.0000            0.2207     2.6115
  data required time                                                                                                 2.6115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6115
  data arrival time                                                                                                 -4.1813
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1091 
  total derate : arrival time                                                                             0.0730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1821 

  slack (with derating applied) (MET)                                                                     1.5698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7519 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            2.7526                     1.3649 &   3.3649 f
  wbs_dat_i[0] (net)                                     2   0.2635 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3649 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   2.7856   0.9500   0.0000   0.2308 &   3.5957 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1517   0.9500            0.6873 &   4.2830 f
  mprj/buf_i[0] (net)                                    2   0.0194 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0232   0.1518   0.9500  -0.0023  -0.0018 &   4.2812 f
  data arrival time                                                                                                  4.2812

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.8960   1.0500   0.0000   0.4307 &   2.3829 r
  clock reconvergence pessimism                                                                           0.0000     2.3829
  clock uncertainty                                                                                       0.1000     2.4829
  library hold time                                                                     1.0000            0.2276     2.7105
  data required time                                                                                                 2.7105
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7105
  data arrival time                                                                                                 -4.2812
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5707

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1135 
  total derate : arrival time                                                                             0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1619 

  slack (with derating applied) (MET)                                                                     1.5707 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7326 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            2.8691                     1.4221 &   3.4221 f
  wbs_sel_i[3] (net)                                     2   0.2747 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4221 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3204   2.9078   0.9500  -0.1695   0.0605 &   3.4827 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1547   0.9500            0.7061 &   4.1887 f
  mprj/buf_i[233] (net)                                  2   0.0195 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1547   0.9500   0.0000   0.0007 &   4.1895 f
  data arrival time                                                                                                  4.1895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.5872   1.0500   0.0000   0.3285 &   2.2808 r
  clock reconvergence pessimism                                                                           0.0000     2.2808
  clock uncertainty                                                                                       0.1000     2.3808
  library hold time                                                                     1.0000            0.2268     2.6076
  data required time                                                                                                 2.6076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6076
  data arrival time                                                                                                 -4.1895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5819

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1086 
  total derate : arrival time                                                                             0.0582 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1668 

  slack (with derating applied) (MET)                                                                     1.5819 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7487 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[4] (in)                                                            5.8256                     2.8502 &   4.8502 r
  wbs_dat_i[4] (net)                                     2   0.3383 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8502 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -2.1533   5.8771   0.9500  -1.1245  -0.8718 &   3.9784 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2022   0.9500            0.0637 &   4.0421 r
  mprj/buf_i[4] (net)                                    2   0.0310 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0211   0.2022   0.9500  -0.0097  -0.0081 &   4.0340 r
  data arrival time                                                                                                  4.0340

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   6.2765   1.0500   0.0000   0.2406 &   2.1928 r
  clock reconvergence pessimism                                                                           0.0000     2.1928
  clock uncertainty                                                                                       0.1000     2.2928
  library hold time                                                                     1.0000            0.1563     2.4491
  data required time                                                                                                 2.4491
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4491
  data arrival time                                                                                                 -4.0340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1044 
  total derate : arrival time                                                                             0.0764 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1809 

  slack (with derating applied) (MET)                                                                     1.5849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7657 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               2.7957                     1.3833 &   3.3833 f
  wbs_stb_i (net)                                        2   0.2674 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3833 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2144   2.8322   0.9500  -0.0239   0.2073 &   3.5906 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1582   0.9500            0.7002 &   4.2908 f
  mprj/buf_i[235] (net)                                  2   0.0239 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0716   0.1582   0.9500  -0.0069  -0.0064 &   4.2844 f
  data arrival time                                                                                                  4.2844

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   6.8351   1.0500   0.0000   0.4104 &   2.3627 r
  clock reconvergence pessimism                                                                           0.0000     2.3627
  clock uncertainty                                                                                       0.1000     2.4627
  library hold time                                                                     1.0000            0.2258     2.6885
  data required time                                                                                                 2.6885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6885
  data arrival time                                                                                                 -4.2844
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1125 
  total derate : arrival time                                                                             0.0507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1632 

  slack (with derating applied) (MET)                                                                     1.5959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7591 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            2.7125                     1.3534 &   3.3534 f
  wbs_adr_i[3] (net)                                     2   0.2602 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.3534 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0788   2.7451   0.9500  -0.0210   0.1938 &   3.5471 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1384   0.9500            0.6687 &   4.2158 f
  mprj/buf_i[35] (net)                                   2   0.0108 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0185   0.1384   0.9500  -0.0017  -0.0014 &   4.2145 f
  data arrival time                                                                                                  4.2145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.6023   1.0500   0.0000   0.3335 &   2.2858 r
  clock reconvergence pessimism                                                                           0.0000     2.2858
  clock uncertainty                                                                                       0.1000     2.3858
  library hold time                                                                     1.0000            0.2306     2.6164
  data required time                                                                                                 2.6164
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6164
  data arrival time                                                                                                 -4.2145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.5981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1088 
  total derate : arrival time                                                                             0.0477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1565 

  slack (with derating applied) (MET)                                                                     1.5981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.7546 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            2.8843                     1.4210 &   3.4210 f
  wbs_dat_i[5] (net)                                     2   0.2756 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.4210 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.2945   2.9250   0.9500  -0.1659   0.0712 &   3.4922 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1541   0.9500            0.7076 &   4.1998 f
  mprj/buf_i[5] (net)                                    2   0.0187 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0070   0.1541   0.9500  -0.0006   0.0001 &   4.2000 f
  data arrival time                                                                                                  4.2000

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.9332   1.0500   0.0000   0.1688 &   2.1211 r
  clock reconvergence pessimism                                                                           0.0000     2.1211
  clock uncertainty                                                                                       0.1000     2.2211
  library hold time                                                                     1.0000            0.2269     2.4480
  data required time                                                                                                 2.4480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4480
  data arrival time                                                                                                 -4.2000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1010 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     1.7519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9114 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            5.3678                     2.6400 &   4.6400 r
  wbs_adr_i[6] (net)                                     2   0.3120 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6400 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2182   5.4091   0.9500  -0.7058  -0.4737 &   4.1663 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1818   0.9500            0.0735 &   4.2397 r
  mprj/buf_i[38] (net)                                   2   0.0241 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1818   0.9500   0.0000   0.0010 &   4.2408 r
  data arrival time                                                                                                  4.2408

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   6.2928   1.0500   0.0000   0.2448 &   2.1970 r
  clock reconvergence pessimism                                                                           0.0000     2.1970
  clock uncertainty                                                                                       0.1000     2.2970
  library hold time                                                                     1.0000            0.1572     2.4542
  data required time                                                                                                 2.4542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4542
  data arrival time                                                                                                 -4.2408
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.7866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1046 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1579 

  slack (with derating applied) (MET)                                                                     1.7866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.9445 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           2.7099                     1.3434 &   3.3434 f
  wbs_dat_i[11] (net)                                    2   0.2593 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.3434 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0752   2.7444   0.9500  -0.0310   0.1882 &   3.5316 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1382   0.9500            0.6683 &   4.2000 f
  mprj/buf_i[11] (net)                                   2   0.0107 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1382   0.9500   0.0000   0.0003 &   4.2003 f
  data arrival time                                                                                                  4.2003

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.4151   1.0500   0.0000   0.2229 &   0.2229 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   1.0500            1.7294 &   1.9523 r
  mprj/clk (net)                                       826   2.9485 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.1778   1.0500   0.0000   0.0286 &   1.9808 r
  clock reconvergence pessimism                                                                           0.0000     1.9808
  clock uncertainty                                                                                       0.1000     2.0808
  library hold time                                                                     1.0000            0.2307     2.3115
  data required time                                                                                                 2.3115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.3115
  data arrival time                                                                                                 -4.2003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0943 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1427 

  slack (with derating applied) (MET)                                                                     1.8888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.0315 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.5676 &   2.3105 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2623   0.9500            0.9362 &   3.2467 f
  mprj/o_q[9] (net)                                      2   0.0215 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2624   0.9500   0.0000   0.0008 &   3.2475 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4603   0.9500            1.1893 &   4.4368 f
  mprj/o_q_dly[9] (net)                                  2   0.0315 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.2103   0.4603   0.9500  -0.1268  -0.1321 &   4.3047 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             5.6125   0.9500            3.1253 &   7.4300 f
  mprj/wbs_dat_o[9] (net)                                1   0.5394 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.4300 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                 -3.9303   5.6741   0.9500  -2.2404  -1.9162 &   5.5137 f
  data arrival time                                                                                                  5.5137

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5417 

  slack (with derating applied) (MET)                                                                     7.4137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9555 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3733 &   3.1162 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3338   0.9500            1.0406 &   4.1568 r
  mprj/o_q[49] (net)                                     2   0.0168 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0446   0.3338   0.9500  -0.0048  -0.0045 &   4.1523 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2148   0.9500            0.8877 &   5.0399 r
  mprj/o_q_dly[49] (net)                                 1   0.0081 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2148   0.9500   0.0000   0.0003 &   5.0402 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2183   0.9500            3.7909 &   8.8312 r
  mprj/la_data_out[17] (net)                             1   0.4222 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.8312 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -5.9361   7.2500   0.9500  -3.2480  -3.1416 &   5.6896 r
  data arrival time                                                                                                  5.6896

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5896

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6442 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6442 

  slack (with derating applied) (MET)                                                                     7.5896 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2338 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9827 &   2.7256 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1028   0.9500            0.8173 &   3.5429 f
  mprj/o_q[15] (net)                                     1   0.0036 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1028   0.9500   0.0000   0.0001 &   3.5430 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3775   0.9500            1.0712 &   4.6142 f
  mprj/o_q_dly[15] (net)                                 2   0.0222 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0474   0.3775   0.9500  -0.0048  -0.0043 &   4.6099 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1289   0.9500            2.4027 &   7.0126 f
  mprj/wbs_dat_o[15] (net)                               1   0.3989 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0126 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -2.2282   4.1616   0.9500  -1.2437  -1.0238 &   5.9888 f
  data arrival time                                                                                                  5.9888

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8888

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4490 

  slack (with derating applied) (MET)                                                                     7.8888 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3377 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.4512 &   2.1941 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1417   0.9500            0.8490 &   3.0432 f
  mprj/o_q[0] (net)                                      1   0.0078 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1417   0.9500   0.0000   0.0003 &   3.0435 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3791   0.9500            1.0831 &   4.1265 f
  mprj/o_q_dly[0] (net)                                  2   0.0224 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.2443   0.3791   0.9500  -0.1239  -0.1295 &   3.9971 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.1710   0.9500            1.8518 &   5.8489 f
  mprj/wbs_dat_o[0] (net)                                1   0.3019 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.8489 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   3.2211   0.9500   0.0000   0.2816 &   6.1305 f
  data arrival time                                                                                                  6.1305

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1305
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3381 

  slack (with derating applied) (MET)                                                                     8.0305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3685 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.4977 &   2.2406 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1809   0.9500            0.8782 &   3.1188 f
  mprj/o_q[6] (net)                                      2   0.0122 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0093   0.1809   0.9500  -0.0011  -0.0008 &   3.1180 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4668   0.9500            1.1632 &   4.2812 f
  mprj/o_q_dly[6] (net)                                  2   0.0317 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1890   0.4669   0.9500  -0.1016  -0.1039 &   4.1773 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7567   0.9500            2.2154 &   6.3927 f
  mprj/wbs_dat_o[6] (net)                                1   0.3614 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.3927 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.8575   3.7974   0.9500  -0.5253  -0.2603 &   6.1324 f
  data arrival time                                                                                                  6.1324

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1324
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0324

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3912 

  slack (with derating applied) (MET)                                                                     8.0324 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4237 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.5674 &   2.3103 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2454   0.9500            0.9254 &   3.2357 f
  mprj/o_q[8] (net)                                      2   0.0196 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.2454   0.9500   0.0000   0.0008 &   3.2364 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4177   0.9500            1.1492 &   4.3856 f
  mprj/o_q_dly[8] (net)                                  2   0.0267 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1094   0.4177   0.9500  -0.0428  -0.0439 &   4.3417 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.7478   0.9500            2.2037 &   6.5454 f
  mprj/wbs_dat_o[8] (net)                                1   0.3609 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5454 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.9540   3.7852   0.9500  -0.5751  -0.3220 &   6.2234 f
  data arrival time                                                                                                  6.2234

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3949 

  slack (with derating applied) (MET)                                                                     8.1234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5184 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3729 &   3.1158 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2513   0.9500            0.9291 &   4.0450 f
  mprj/o_q[51] (net)                                     2   0.0203 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0470   0.2513   0.9500  -0.0053  -0.0049 &   4.0401 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4235   0.9500            1.1559 &   5.1960 f
  mprj/o_q_dly[51] (net)                                 2   0.0274 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0822   0.4235   0.9500  -0.0393  -0.0401 &   5.1558 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0816   0.9500            2.3922 &   7.5480 f
  mprj/la_data_out[19] (net)                             1   0.3942 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.5480 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -2.6378   4.1127   0.9500  -1.4772  -1.2970 &   6.2511 f
  data arrival time                                                                                                  6.2511

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1511

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4915 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4915 

  slack (with derating applied) (MET)                                                                     8.1511 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6426 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9830 &   2.7259 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1295   0.9500            0.8390 &   3.5649 f
  mprj/o_q[16] (net)                                     1   0.0064 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1295   0.9500   0.0000   0.0002 &   3.5652 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3698   0.9500            1.0724 &   4.6375 f
  mprj/o_q_dly[16] (net)                                 2   0.0213 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3698   0.9500   0.0000   0.0008 &   4.6384 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8846   0.9500            2.2765 &   6.9149 f
  mprj/wbs_dat_o[16] (net)                               1   0.3752 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9149 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -1.5584   3.9173   0.9500  -0.8868  -0.6604 &   6.2544 f
  data arrival time                                                                                                  6.2544

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4249 

  slack (with derating applied) (MET)                                                                     8.1544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5793 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.4512 &   2.1941 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1129   0.9500            0.8255 &   3.0196 f
  mprj/o_q[175] (net)                                    1   0.0047 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1129   0.9500   0.0000   0.0002 &   3.0198 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3524   0.9500            1.0537 &   4.0735 f
  mprj/o_q_dly[175] (net)                                2   0.0194 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0769   0.3524   0.9500  -0.0089  -0.0089 &   4.0646 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2954   0.9500            1.8964 &   5.9610 f
  mprj/wbs_ack_o (net)                                   1   0.3133 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9610 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     0.0000   3.3510   0.9500   0.0000   0.3042 &   6.2652 f
  data arrival time                                                                                                  6.2652

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1652

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3330 

  slack (with derating applied) (MET)                                                                     8.1652 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4982 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.0401 &   4.7830 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1982   0.9500            0.9648 &   5.7478 r
  mprj/o_q[53] (net)                                     1   0.0082 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1982   0.9500   0.0000   0.0003 &   5.7481 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5897   0.9500            1.0831 &   6.8312 r
  mprj/o_q_dly[53] (net)                                 2   0.0316 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0887   0.5898   0.9500  -0.0469  -0.0458 &   6.7854 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1012   0.9500            4.8067 &  11.5921 r
  mprj/la_data_out[21] (net)                             1   0.5349 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &  11.5921 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -9.1317   9.1317   0.9500  -5.3403  -5.3079 &   6.2842 r
  data arrival time                                                                                                  6.2842

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2842
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1842

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.9002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9002 

  slack (with derating applied) (MET)                                                                     8.1842 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0844 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.4971 &   2.2400 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2039   0.9500            0.8951 &   3.1351 f
  mprj/o_q[5] (net)                                      2   0.0149 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0217   0.2039   0.9500  -0.0025  -0.0021 &   3.1330 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3767   0.9500            1.1020 &   4.2351 f
  mprj/o_q_dly[5] (net)                                  2   0.0221 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0512   0.3767   0.9500  -0.0074  -0.0071 &   4.2280 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2101   0.9500            1.8894 &   6.1174 f
  mprj/wbs_dat_o[5] (net)                                1   0.3070 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.1174 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.1735   3.2548   0.9500  -0.0142   0.2549 &   6.3724 f
  data arrival time                                                                                                  6.3724

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     8.2724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6126 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.5669 &   2.3098 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2035   0.9500            0.8949 &   3.2047 f
  mprj/o_q[7] (net)                                      2   0.0148 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0495   0.2035   0.9500  -0.0051  -0.0049 &   3.1998 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.4469   0.9500            1.1585 &   4.3583 f
  mprj/o_q_dly[7] (net)                                  2   0.0300 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.2432   0.4469   0.9500  -0.1212  -0.1260 &   4.2324 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.3396   0.9500            1.9583 &   6.1907 f
  mprj/wbs_dat_o[7] (net)                                1   0.3183 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.1907 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                 -0.3132   3.3884   0.9500  -0.0836   0.1975 &   6.3882 f
  data arrival time                                                                                                  6.3882

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3607 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3607 

  slack (with derating applied) (MET)                                                                     8.2882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6488 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.9823 &   2.7252 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2297   0.9500            0.9141 &   3.6392 f
  mprj/o_q[105] (net)                                    2   0.0178 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0349   0.2297   0.9500  -0.0040  -0.0036 &   3.6357 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4136   0.9500            1.1406 &   4.7763 f
  mprj/o_q_dly[105] (net)                                2   0.0263 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0511   0.4136   0.9500  -0.0051  -0.0042 &   4.7720 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3758   0.9500            3.0319 &   7.8039 f
  mprj/io_out[6] (net)                                   1   0.5190 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8039 f
  io_out[6] (net) 
  io_out[6] (out)                                                    -2.9210   5.4217   0.9500  -1.6792  -1.3548 &   6.4491 f
  data arrival time                                                                                                  6.4491

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4491
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5195 

  slack (with derating applied) (MET)                                                                     8.3491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8686 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.5638 &   2.3067 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2905   0.9500            0.9542 &   3.2609 f
  mprj/o_q[10] (net)                                     2   0.0246 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2905   0.9500   0.0000   0.0011 &   3.2620 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3592   0.9500            1.1171 &   4.3791 f
  mprj/o_q_dly[10] (net)                                 2   0.0201 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0534   0.3592   0.9500  -0.0058  -0.0053 &   4.3738 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1413   0.9500            1.8619 &   6.2356 f
  mprj/wbs_dat_o[10] (net)                               1   0.3010 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2356 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.2283   3.1804   0.9500  -0.0215   0.2265 &   6.4621 f
  data arrival time                                                                                                  6.4621

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4621
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3621

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3453 

  slack (with derating applied) (MET)                                                                     8.3621 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7075 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3730 &   3.1159 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2243   0.9500            0.9101 &   4.0260 f
  mprj/o_q[50] (net)                                     2   0.0172 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2243   0.9500   0.0000   0.0006 &   4.0266 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3181   0.9500            1.0584 &   5.0850 f
  mprj/o_q_dly[50] (net)                                 2   0.0157 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0354   0.3181   0.9500  -0.0033  -0.0029 &   5.0820 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1682   0.9500            1.9143 &   6.9963 f
  mprj/la_data_out[18] (net)                             1   0.3075 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9963 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.2107   3.2033   0.9500  -0.6656  -0.5066 &   6.4897 f
  data arrival time                                                                                                  6.4897

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.4897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3897

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4143 

  slack (with derating applied) (MET)                                                                     8.3897 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8040 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9744 &   2.7173 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2071   0.9500            0.8974 &   3.6147 f
  mprj/o_q[4] (net)                                      2   0.0152 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0164   0.2071   0.9500  -0.0013  -0.0010 &   3.6137 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3353   0.9500            1.0680 &   4.6818 f
  mprj/o_q_dly[4] (net)                                  2   0.0176 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1028   0.3353   0.9500  -0.0190  -0.0194 &   4.6623 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4277   0.9500            2.0014 &   6.6637 f
  mprj/wbs_dat_o[4] (net)                                1   0.3289 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6637 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.6733   3.4696   0.9500  -0.3798  -0.1226 &   6.5411 f
  data arrival time                                                                                                  6.5411

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3887 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3887 

  slack (with derating applied) (MET)                                                                     8.4411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8298 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3674 &   3.1103 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1382   0.9500            0.8461 &   3.9564 f
  mprj/o_q[34] (net)                                     1   0.0074 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0220   0.1382   0.9500  -0.0030  -0.0029 &   3.9536 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4604   0.9500            1.1439 &   5.0975 f
  mprj/o_q_dly[34] (net)                                 2   0.0310 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1263   0.4605   0.9500  -0.0438  -0.0430 &   5.0545 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7154   0.9500            2.2253 &   7.2798 f
  mprj/la_data_out[2] (net)                              1   0.3594 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2798 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -1.6182   3.7415   0.9500  -0.9245  -0.7349 &   6.5450 f
  data arrival time                                                                                                  6.5450

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5450
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4491 

  slack (with derating applied) (MET)                                                                     8.4450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8940 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9755 &   2.7184 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1781   0.9500            0.8762 &   3.5946 f
  mprj/o_q[1] (net)                                      2   0.0119 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                   0.0000   0.1781   0.9500   0.0000   0.0003 &   3.5949 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3044   0.9500            1.0306 &   4.6255 f
  mprj/o_q_dly[1] (net)                                  2   0.0143 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0112   0.3044   0.9500  -0.0012  -0.0010 &   4.6246 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.9336   0.9500            2.2726 &   6.8972 f
  mprj/wbs_dat_o[1] (net)                                1   0.3795 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.8972 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -1.0575   3.9719   0.9500  -0.6022  -0.3387 &   6.5585 f
  data arrival time                                                                                                  6.5585

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5585
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4111 

  slack (with derating applied) (MET)                                                                     8.4585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8696 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9830 &   2.7259 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2226   0.9500            0.9088 &   3.6347 f
  mprj/o_q[18] (net)                                     2   0.0170 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0594   0.2226   0.9500  -0.0088  -0.0087 &   3.6260 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4078   0.9500            1.1334 &   4.7594 f
  mprj/o_q_dly[18] (net)                                 2   0.0256 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0850   0.4078   0.9500  -0.0417  -0.0429 &   4.7166 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0655   0.9500            1.8485 &   6.5651 f
  mprj/wbs_dat_o[18] (net)                               1   0.2944 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5651 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.3422   3.0991   0.9500  -0.1954   0.0232 &   6.5883 f
  data arrival time                                                                                                  6.5883

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.5883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4883

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3750 

  slack (with derating applied) (MET)                                                                     8.4883 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8633 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9819 &   2.7248 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1219   0.9500            0.8328 &   3.5576 f
  mprj/o_q[14] (net)                                     1   0.0056 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1219   0.9500   0.0000   0.0002 &   3.5579 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4196   0.9500            1.1103 &   4.6681 f
  mprj/o_q_dly[14] (net)                                 2   0.0269 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.2408   0.4196   0.9500  -0.1237  -0.1290 &   4.5392 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.0738   0.9500            1.8442 &   6.3834 f
  mprj/wbs_dat_o[14] (net)                               1   0.2944 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.3834 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.1860   3.1112   0.9500  -0.0153   0.2236 &   6.6070 f
  data arrival time                                                                                                  6.6070

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5070

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3647 

  slack (with derating applied) (MET)                                                                     8.5070 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8717 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3692 &   3.1121 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2631   0.9500            0.9367 &   4.0488 f
  mprj/o_q[118] (net)                                    2   0.0216 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2631   0.9500   0.0000   0.0010 &   4.0499 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4876   0.9500            1.2065 &   5.2564 f
  mprj/o_q_dly[118] (net)                                2   0.0339 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4877   0.9500   0.0000   0.0042 &   5.2606 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8699   0.9500            1.3068 &   6.5674 f
  mprj/io_out[19] (net)                                  1   0.1812 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5674 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0322   1.8825   0.9500  -0.0170   0.0646 &   6.6320 f
  data arrival time                                                                                                  6.6320

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5320

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3532 

  slack (with derating applied) (MET)                                                                     8.5320 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8852 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9812 &   2.7242 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1376   0.9500            0.8456 &   3.5697 f
  mprj/o_q[13] (net)                                     1   0.0073 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1376   0.9500   0.0000   0.0002 &   3.5699 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3643   0.9500            1.0702 &   4.6401 f
  mprj/o_q_dly[13] (net)                                 2   0.0207 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3643   0.9500   0.0000   0.0008 &   4.6409 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9668   0.9500            1.7858 &   6.4267 f
  mprj/wbs_dat_o[13] (net)                               1   0.2848 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4267 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.1569   3.0007   0.9500  -0.0129   0.2104 &   6.6371 f
  data arrival time                                                                                                  6.6371

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6371
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5371

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3530 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3530 

  slack (with derating applied) (MET)                                                                     8.5371 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8901 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3620 &   3.1049 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1441   0.9500            0.8509 &   3.9558 f
  mprj/o_q[147] (net)                                    1   0.0080 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1441   0.9500   0.0000   0.0003 &   3.9561 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4655   0.9500            1.1487 &   5.1049 f
  mprj/o_q_dly[147] (net)                                2   0.0314 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0604   0.4656   0.9500  -0.0063  -0.0031 &   5.1017 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1883   0.9500            1.9702 &   7.0720 f
  mprj/io_oeb[10] (net)                                  1   0.3094 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0720 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.9186   3.2211   0.9500  -0.5895  -0.4280 &   6.6440 f
  data arrival time                                                                                                  6.6440

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6440
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4148 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4148 

  slack (with derating applied) (MET)                                                                     8.5440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9587 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3685 &   3.1114 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2447   0.9500            0.9250 &   4.0364 f
  mprj/o_q[156] (net)                                    2   0.0196 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2447   0.9500   0.0000   0.0007 &   4.0371 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5306   0.9500            1.2329 &   5.2700 f
  mprj/o_q_dly[156] (net)                                2   0.0387 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5308   0.9500   0.0000   0.0049 &   5.2748 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8151   0.9500            1.2823 &   6.5571 f
  mprj/io_oeb[19] (net)                                  1   0.1761 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5571 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    0.0000   1.8301   0.9500   0.0000   0.0875 &   6.6447 f
  data arrival time                                                                                                  6.6447

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3521 

  slack (with derating applied) (MET)                                                                     8.5447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8967 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9735 &   2.7164 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1608   0.9500            0.8635 &   3.5799 f
  mprj/o_q[12] (net)                                     1   0.0099 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0397   0.1608   0.9500  -0.0042  -0.0041 &   3.5759 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4061   0.9500            1.1112 &   4.6871 f
  mprj/o_q_dly[12] (net)                                 2   0.0254 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0623   0.4061   0.9500  -0.0081  -0.0075 &   4.6795 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4504   0.9500            2.0246 &   6.7041 f
  mprj/wbs_dat_o[12] (net)                               1   0.3304 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7041 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.5339   3.4914   0.9500  -0.3048  -0.0495 &   6.6546 f
  data arrival time                                                                                                  6.6546

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6546
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5546

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3860 

  slack (with derating applied) (MET)                                                                     8.5546 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9405 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.9713 &   2.7142 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1138   0.9500            0.8262 &   3.5404 f
  mprj/o_q[139] (net)                                    1   0.0048 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1138   0.9500   0.0000   0.0001 &   3.5405 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5207   0.9500            1.1821 &   4.7226 f
  mprj/o_q_dly[139] (net)                                2   0.0375 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0574   0.5209   0.9500  -0.0052   0.0002 &   4.7228 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0568   0.9500            3.7747 &   8.4975 f
  mprj/io_oeb[2] (net)                                   1   0.6733 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.4975 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                    -4.5247   7.1928   0.9500  -2.4024  -1.8224 &   6.6751 f
  data arrival time                                                                                                  6.6751

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.6751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6071 

  slack (with derating applied) (MET)                                                                     8.5751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1822 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3660 &   3.1089 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1883   0.9500            0.8837 &   3.9926 f
  mprj/o_q[110] (net)                                    2   0.0131 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0368   0.1883   0.9500  -0.0046  -0.0045 &   3.9881 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4620   0.9500            1.1608 &   5.1490 f
  mprj/o_q_dly[110] (net)                                2   0.0310 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4621   0.9500   0.0000   0.0034 &   5.1524 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9034   0.9500            1.8290 &   6.9814 f
  mprj/io_out[11] (net)                                  1   0.2822 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9814 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.6905   2.9294   0.9500  -0.4105  -0.2717 &   6.7097 f
  data arrival time                                                                                                  6.7097

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (MET)                                                                     8.6097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0089 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3662 &   3.1092 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1868   0.9500            0.8826 &   3.9917 f
  mprj/o_q[148] (net)                                    2   0.0129 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1868   0.9500   0.0000   0.0004 &   3.9921 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4506   0.9500            1.1515 &   5.1436 f
  mprj/o_q_dly[148] (net)                                2   0.0298 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0364   0.4508   0.9500  -0.0030   0.0002 &   5.1437 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.0279   0.9500            1.8806 &   7.0243 f
  mprj/io_oeb[11] (net)                                  1   0.2935 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0243 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.6826   3.0604   0.9500  -0.4585  -0.2990 &   6.7254 f
  data arrival time                                                                                                  6.7254

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7254
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6254

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4049 

  slack (with derating applied) (MET)                                                                     8.6254 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0303 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.2836 &   3.0265 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1330   0.9500            0.8419 &   3.8684 f
  mprj/o_q[146] (net)                                    1   0.0068 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0249   0.1330   0.9500  -0.0029  -0.0028 &   3.8656 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4841   0.9500            1.1602 &   5.0257 f
  mprj/o_q_dly[146] (net)                                2   0.0335 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1606   0.4842   0.9500  -0.0694  -0.0691 &   4.9566 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5727   0.9500            1.6295 &   6.5862 f
  mprj/io_oeb[9] (net)                                   1   0.2471 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.5862 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.1175   2.5988   0.9500  -0.0096   0.1665 &   6.7526 f
  data arrival time                                                                                                  6.7526

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3664 

  slack (with derating applied) (MET)                                                                     8.6526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0190 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.9755 &   2.7184 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2077   0.9500            0.8979 &   3.6163 f
  mprj/o_q[11] (net)                                     2   0.0153 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0185   0.2077   0.9500  -0.0015  -0.0011 &   3.6152 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4388   0.9500            1.1534 &   4.7687 f
  mprj/o_q_dly[11] (net)                                 2   0.0291 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1749   0.4388   0.9500  -0.0948  -0.0983 &   4.6704 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4029   0.9500            2.0088 &   6.6792 f
  mprj/wbs_dat_o[11] (net)                               1   0.3259 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.6792 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.3485   3.4464   0.9500  -0.1839   0.0791 &   6.7583 f
  data arrival time                                                                                                  6.7583

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3875 

  slack (with derating applied) (MET)                                                                     8.6583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0458 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.4118 &   3.1547 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2071   0.9500            0.8975 &   4.0521 f
  mprj/o_q[144] (net)                                    2   0.0152 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2071   0.9500   0.0000   0.0005 &   4.0527 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4212   0.9500            1.1391 &   5.1918 f
  mprj/o_q_dly[144] (net)                                2   0.0272 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4212   0.9500   0.0000   0.0013 &   5.1931 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.6309   0.9500            2.7077 &   7.9008 f
  mprj/io_oeb[7] (net)                                   1   0.4508 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9008 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                    -2.2690   4.6779   0.9500  -1.3579  -1.1259 &   6.7749 f
  data arrival time                                                                                                  6.7749

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7749
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5019 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5019 

  slack (with derating applied) (MET)                                                                     8.6749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1767 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9740 &   2.7169 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2193   0.9500            0.9064 &   3.6233 f
  mprj/o_q[3] (net)                                      2   0.0166 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0571   0.2193   0.9500  -0.0070  -0.0067 &   3.6166 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.2955   0.9500            1.0363 &   4.6529 f
  mprj/o_q_dly[3] (net)                                  2   0.0133 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2955   0.9500   0.0000   0.0003 &   4.6532 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.2309   0.9500            1.8691 &   6.5223 f
  mprj/wbs_dat_o[3] (net)                                1   0.3085 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.5223 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                 -0.1912   3.2779   0.9500  -0.0157   0.2612 &   6.7835 f
  data arrival time                                                                                                  6.7835

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.7835
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3618 

  slack (with derating applied) (MET)                                                                     8.6835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0453 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.8606 &   3.6035 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1066   0.9500            0.8204 &   4.4239 f
  mprj/o_q[30] (net)                                     1   0.0040 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1066   0.9500   0.0000   0.0001 &   4.4240 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4971   0.9500            1.1646 &   5.5885 f
  mprj/o_q_dly[30] (net)                                 2   0.0351 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.3151   0.4971   0.9500  -0.1810  -0.1869 &   5.4016 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.0394   0.9500            2.4040 &   7.8057 f
  mprj/wbs_dat_o[30] (net)                               1   0.3911 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.8057 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -1.9844   4.0661   0.9500  -1.1400  -0.9411 &   6.8646 f
  data arrival time                                                                                                  6.8646

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5027 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5027 

  slack (with derating applied) (MET)                                                                     8.7646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2673 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3590 &   3.1019 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1301   0.9500            0.8395 &   3.9414 f
  mprj/o_q[149] (net)                                    1   0.0065 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0206   0.1301   0.9500  -0.0022  -0.0021 &   3.9393 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4782   0.9500            1.1547 &   5.0940 f
  mprj/o_q_dly[149] (net)                                2   0.0328 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4783   0.9500   0.0000   0.0039 &   5.0979 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5479   0.9500            1.6136 &   6.7115 f
  mprj/io_oeb[12] (net)                                  1   0.2445 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7115 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.1039   2.5734   0.9500  -0.0085   0.1651 &   6.8766 f
  data arrival time                                                                                                  6.8766

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3654 

  slack (with derating applied) (MET)                                                                     8.7766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1420 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3695 &   3.1124 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3572   0.9500            0.9927 &   4.1051 f
  mprj/o_q[157] (net)                                    2   0.0313 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3574   0.9500   0.0000   0.0041 &   4.1092 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4382   0.9500            1.2039 &   5.3131 f
  mprj/o_q_dly[157] (net)                                2   0.0291 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4382   0.9500   0.0000   0.0013 &   5.3144 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2145   0.9500            1.4573 &   6.7717 f
  mprj/io_oeb[20] (net)                                  1   0.2141 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7717 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   2.2369   0.9500   0.0000   0.1227 &   6.8944 f
  data arrival time                                                                                                  6.8944

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.8944
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7944

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3652 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3652 

  slack (with derating applied) (MET)                                                                     8.7944 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1596 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   5.0078   0.9500   0.0000   0.9755 &   2.7184 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1858   0.9500            0.8819 &   3.6003 f
  mprj/o_q[2] (net)                                      2   0.0128 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  -0.0145   0.1858   0.9500  -0.0016  -0.0013 &   3.5990 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                            0.3522   0.9500            1.0762 &   4.6752 f
  mprj/o_q_dly[2] (net)                                  2   0.0193 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.1143   0.3522   0.9500  -0.0309  -0.0317 &   4.6435 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             3.4795   0.9500            2.0221 &   6.6656 f
  mprj/wbs_dat_o[2] (net)                                1   0.3332 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6656 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.2349   3.5253   0.9500  -0.0193   0.2688 &   6.9344 f
  data arrival time                                                                                                  6.9344

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8344

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3728 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3728 

  slack (with derating applied) (MET)                                                                     8.8344 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2071 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.4534 &   3.1963 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2041   0.9500            0.8952 &   4.0916 f
  mprj/o_q[145] (net)                                    2   0.0149 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0271   0.2041   0.9500  -0.0028  -0.0024 &   4.0891 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4220   0.9500            1.1386 &   5.2277 f
  mprj/o_q_dly[145] (net)                                2   0.0272 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0459   0.4220   0.9500  -0.0043  -0.0036 &   5.2241 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.3619   0.9500            2.5824 &   7.8066 f
  mprj/io_oeb[8] (net)                                   1   0.4257 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8066 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -1.7314   4.3996   0.9500  -1.0790  -0.8718 &   6.9348 f
  data arrival time                                                                                                  6.9348

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4817 

  slack (with derating applied) (MET)                                                                     8.8348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3165 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3680 &   3.1109 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2300   0.9500            0.9143 &   4.0252 f
  mprj/o_q[112] (net)                                    2   0.0179 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2300   0.9500   0.0000   0.0008 &   4.0260 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4166   0.9500            1.1431 &   5.1691 f
  mprj/o_q_dly[112] (net)                                2   0.0266 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4166   0.9500   0.0000   0.0013 &   5.1704 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7840   0.9500            1.7215 &   6.8919 f
  mprj/io_out[13] (net)                                  1   0.2678 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8919 f
  io_out[13] (net) 
  io_out[13] (out)                                                   -0.2435   2.8097   0.9500  -0.1364   0.0448 &   6.9367 f
  data arrival time                                                                                                  6.9367

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9367
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3818 

  slack (with derating applied) (MET)                                                                     8.8367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2185 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3648 &   3.1077 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1539   0.9500            0.8585 &   3.9662 f
  mprj/o_q[111] (net)                                    1   0.0091 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0522   0.1539   0.9500  -0.0059  -0.0059 &   3.9603 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4886   0.9500            1.1699 &   5.1302 f
  mprj/o_q_dly[111] (net)                                2   0.0340 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4887   0.9500   0.0000   0.0042 &   5.1344 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5744   0.9500            1.6276 &   6.7619 f
  mprj/io_out[12] (net)                                  1   0.2469 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7619 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   2.5999   0.9500   0.0000   0.1755 &   6.9374 f
  data arrival time                                                                                                  6.9374

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9374
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8374

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3681 

  slack (with derating applied) (MET)                                                                     8.8374 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2055 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3687 &   3.1116 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2212   0.9500            0.9079 &   4.0195 f
  mprj/o_q[151] (net)                                    2   0.0169 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2212   0.9500   0.0000   0.0007 &   4.0201 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4068   0.9500            1.1322 &   5.1523 f
  mprj/o_q_dly[151] (net)                                2   0.0255 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4068   0.9500   0.0000   0.0009 &   5.1532 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3747   0.9500            1.9961 &   7.1493 f
  mprj/io_oeb[14] (net)                                  1   0.3237 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.1493 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.7954   3.4139   0.9500  -0.4358  -0.2047 &   6.9446 f
  data arrival time                                                                                                  6.9446

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (MET)                                                                     8.8446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2583 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.8508 &   2.5937 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1152   0.9500            0.8274 &   3.4211 f
  mprj/o_q[138] (net)                                    1   0.0049 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1152   0.9500   0.0000   0.0002 &   3.4213 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4474   0.9500            1.1265 &   4.5478 f
  mprj/o_q_dly[138] (net)                                2   0.0295 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0906   0.4475   0.9500  -0.0095  -0.0066 &   4.5412 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8815   0.9500            3.1930 &   7.7342 f
  mprj/io_oeb[1] (net)                                   1   0.5616 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.7342 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -2.3024   5.9980   0.9500  -1.3215  -0.7874 &   6.9468 f
  data arrival time                                                                                                  6.9468

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5081 

  slack (with derating applied) (MET)                                                                     8.8468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3549 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3650 &   3.1079 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1753   0.9500            0.8741 &   3.9820 f
  mprj/o_q[109] (net)                                    2   0.0116 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0477   0.1753   0.9500  -0.0055  -0.0054 &   3.9766 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4520   0.9500            1.1496 &   5.1262 f
  mprj/o_q_dly[109] (net)                                2   0.0300 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0365   0.4521   0.9500  -0.0030  -0.0001 &   5.1260 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.7877   0.9500            2.2856 &   7.4116 f
  mprj/io_out[10] (net)                                  1   0.3688 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.4116 f
  io_out[10] (net) 
  io_out[10] (out)                                                   -1.0252   3.8221   0.9500  -0.6227  -0.4326 &   6.9790 f
  data arrival time                                                                                                  6.9790

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.9790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8790

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4361 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4361 

  slack (with derating applied) (MET)                                                                     8.8790 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3151 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3659 &   3.1088 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1980   0.9500            0.8908 &   3.9996 f
  mprj/o_q[150] (net)                                    2   0.0142 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0482   0.1980   0.9500  -0.0059  -0.0057 &   3.9939 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4839   0.9500            1.1814 &   5.1753 f
  mprj/o_q_dly[150] (net)                                2   0.0335 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4841   0.9500   0.0000   0.0042 &   5.1795 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6246   0.9500            1.6359 &   6.8154 f
  mprj/io_oeb[13] (net)                                  1   0.2507 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8154 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   2.6554   0.9500   0.0000   0.1955 &   7.0109 f
  data arrival time                                                                                                  7.0109

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3720 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3720 

  slack (with derating applied) (MET)                                                                     8.9109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2829 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.3673 &   3.1102 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1022   0.9500            0.8167 &   3.9269 f
  mprj/o_q[33] (net)                                     1   0.0035 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1022   0.9500   0.0000   0.0001 &   3.9270 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4251   0.9500            1.1094 &   5.0364 f
  mprj/o_q_dly[33] (net)                                 2   0.0276 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0617   0.4252   0.9500  -0.0064  -0.0054 &   5.0310 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9302   0.9500            1.7926 &   6.8236 f
  mprj/la_data_out[1] (net)                              1   0.2817 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8236 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.1337   2.9592   0.9500  -0.0110   0.1929 &   7.0165 f
  data arrival time                                                                                                  7.0165

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3735 

  slack (with derating applied) (MET)                                                                     8.9165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2900 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.6735 &   3.4164 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1273   0.9500            0.8373 &   4.2537 f
  mprj/o_q[32] (net)                                     1   0.0062 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1273   0.9500   0.0000   0.0002 &   4.2539 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4085   0.9500            1.1029 &   5.3568 f
  mprj/o_q_dly[32] (net)                                 2   0.0257 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0076   0.4085   0.9500  -0.0006   0.0003 &   5.3571 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1610   0.9500            1.9098 &   7.2669 f
  mprj/la_data_out[0] (net)                              1   0.3043 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2669 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.7598   3.1898   0.9500  -0.4442  -0.2458 &   7.0212 f
  data arrival time                                                                                                  7.0212

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4187 

  slack (with derating applied) (MET)                                                                     8.9212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3399 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.6735 &   3.4164 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1129   0.9500            0.8255 &   4.2419 f
  mprj/o_q[31] (net)                                     1   0.0047 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1129   0.9500   0.0000   0.0001 &   4.2420 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4147   0.9500            1.1039 &   5.3459 f
  mprj/o_q_dly[31] (net)                                 2   0.0264 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4147   0.9500   0.0000   0.0011 &   5.3470 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8828   0.9500            1.7710 &   7.1181 f
  mprj/wbs_dat_o[31] (net)                               1   0.2775 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1181 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                -0.4086   2.9103   0.9500  -0.2605  -0.0745 &   7.0436 f
  data arrival time                                                                                                  7.0436

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.0436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4005 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4005 

  slack (with derating applied) (MET)                                                                     8.9436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3441 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.1849 &   2.9278 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1021   0.9500            0.8167 &   3.7445 f
  mprj/o_q[142] (net)                                    1   0.0035 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1021   0.9500   0.0000   0.0001 &   3.7446 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4767   0.9500            1.1472 &   4.8918 f
  mprj/o_q_dly[142] (net)                                2   0.0328 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1411   0.4767   0.9500  -0.0403  -0.0396 &   4.8522 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9987   0.9500            2.8275 &   7.6796 f
  mprj/io_oeb[5] (net)                                   1   0.4804 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6796 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -1.5858   5.0531   0.9500  -0.9391  -0.5694 &   7.1102 f
  data arrival time                                                                                                  7.1102

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0102

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4797 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4797 

  slack (with derating applied) (MET)                                                                     9.0102 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4899 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3722 &   3.1151 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4177   0.9500            1.0302 &   4.1453 f
  mprj/o_q[119] (net)                                    2   0.0378 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.4180   0.9500   0.0000   0.0050 &   4.1503 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4318   0.9500            1.2166 &   5.3668 f
  mprj/o_q_dly[119] (net)                                2   0.0279 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4318   0.9500   0.0000   0.0023 &   5.3691 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6216   0.9500            1.6852 &   7.0543 f
  mprj/io_out[20] (net)                                  1   0.2551 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0543 f
  io_out[20] (net) 
  io_out[20] (out)                                                   -0.1000   2.6400   0.9500  -0.0627   0.0603 &   7.1146 f
  data arrival time                                                                                                  7.1146

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3834 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3834 

  slack (with derating applied) (MET)                                                                     9.0146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3980 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.6732 &   3.4162 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1710   0.9500            0.8710 &   4.2871 f
  mprj/o_q[23] (net)                                     1   0.0111 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1710   0.9500   0.0000   0.0004 &   4.2876 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4157   0.9500            1.1223 &   5.4099 f
  mprj/o_q_dly[23] (net)                                 2   0.0265 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1688   0.4157   0.9500  -0.0864  -0.0899 &   5.3200 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1070   0.9500            1.8792 &   7.1992 f
  mprj/wbs_dat_o[23] (net)                               1   0.2988 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.1992 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.4837   3.1378   0.9500  -0.2869  -0.0775 &   7.1217 f
  data arrival time                                                                                                  7.1217

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1217
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (MET)                                                                     9.0217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4382 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.6732 &   3.4162 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2436   0.9500            0.9243 &   4.3404 f
  mprj/o_q[20] (net)                                     2   0.0195 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0157   0.2436   0.9500  -0.0022  -0.0015 &   4.3389 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3444   0.9500            1.0886 &   5.4275 f
  mprj/o_q_dly[20] (net)                                 2   0.0185 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1339   0.3444   0.9500  -0.0506  -0.0526 &   5.3749 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.2694   0.9500            1.9316 &   7.3065 f
  mprj/wbs_dat_o[20] (net)                               1   0.3140 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3065 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.6787   3.3054   0.9500  -0.3973  -0.1763 &   7.1302 f
  data arrival time                                                                                                  7.1302

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1302
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0302

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4250 

  slack (with derating applied) (MET)                                                                     9.0302 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4552 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.7979 &   3.5408 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2132   0.9500            0.9020 &   4.4428 f
  mprj/o_q[19] (net)                                     2   0.0159 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2132   0.9500   0.0000   0.0006 &   4.4434 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3213   0.9500            1.0575 &   5.5009 f
  mprj/o_q_dly[19] (net)                                 2   0.0161 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0873   0.3213   0.9500  -0.0098  -0.0098 &   5.4911 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7264   0.9500            2.2206 &   7.7118 f
  mprj/wbs_dat_o[19] (net)                               1   0.3633 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.7118 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -1.2529   3.7628   0.9500  -0.7290  -0.5347 &   7.1771 f
  data arrival time                                                                                                  7.1771

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4579 

  slack (with derating applied) (MET)                                                                     9.0771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5350 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.4541 &   4.1970 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2468   0.9500            0.9263 &   5.1233 f
  mprj/o_q[48] (net)                                     2   0.0198 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0171   0.2468   0.9500  -0.0023  -0.0016 &   5.1217 f
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2230   0.9500            0.9790 &   6.1006 f
  mprj/o_q_dly[48] (net)                                 1   0.0062 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0425   0.2230   0.9500  -0.0047  -0.0048 &   6.0958 f
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1395   0.9500            2.3507 &   8.4465 f
  mprj/la_data_out[16] (net)                             1   0.3989 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.4465 f
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -2.6009   4.1744   0.9500  -1.4616  -1.2650 &   7.1814 f
  data arrival time                                                                                                  7.1814

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1814
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0814

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5349 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5349 

  slack (with derating applied) (MET)                                                                     9.0814 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6163 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.1802 &   2.9231 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1198   0.9500            0.8311 &   3.7542 f
  mprj/o_q[104] (net)                                    1   0.0054 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0245   0.1198   0.9500  -0.0030  -0.0030 &   3.7512 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4616   0.9500            1.1435 &   4.8947 f
  mprj/o_q_dly[104] (net)                                2   0.0317 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1183   0.4616   0.9500  -0.0288  -0.0291 &   4.8656 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1664   0.9500            2.9419 &   7.8075 f
  mprj/io_out[5] (net)                                   1   0.4990 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8075 f
  io_out[5] (net) 
  io_out[5] (out)                                                    -1.6591   5.2137   0.9500  -0.9774  -0.6203 &   7.1872 f
  data arrival time                                                                                                  7.1872

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4868 

  slack (with derating applied) (MET)                                                                     9.0872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5741 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3590 &   3.1019 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1481   0.9500            0.8542 &   3.9561 f
  mprj/o_q[143] (net)                                    1   0.0084 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1481   0.9500   0.0000   0.0003 &   3.9564 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4713   0.9500            1.1558 &   5.1122 f
  mprj/o_q_dly[143] (net)                                2   0.0322 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.2096   0.4730   0.9500  -0.1212  -0.1249 &   4.9874 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.8942   0.9500            2.8291 &   7.8164 f
  mprj/io_oeb[6] (net)                                   1   0.4739 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8164 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                    -1.5245   4.9308   0.9500  -0.9200  -0.6260 &   7.1904 f
  data arrival time                                                                                                  7.1904

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4904 

  slack (with derating applied) (MET)                                                                     9.0904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5808 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.4414 &   3.1843 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2016   0.9500            0.8934 &   4.0777 f
  mprj/o_q[107] (net)                                    2   0.0146 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0398   0.2016   0.9500  -0.0046  -0.0045 &   4.0733 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4328   0.9500            1.1466 &   5.2199 f
  mprj/o_q_dly[107] (net)                                2   0.0285 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0497   0.4328   0.9500  -0.0048  -0.0038 &   5.2161 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8763   0.9500            2.3281 &   7.5441 f
  mprj/io_out[8] (net)                                   1   0.3778 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.5441 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.8831   3.9132   0.9500  -0.5600  -0.3488 &   7.1953 f
  data arrival time                                                                                                  7.1953

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.1953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4410 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4410 

  slack (with derating applied) (MET)                                                                     9.0953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5363 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.8526 &   3.5955 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1213   0.9500            0.8324 &   4.4279 f
  mprj/o_q[24] (net)                                     1   0.0056 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0193   0.1213   0.9500  -0.0022  -0.0021 &   4.4257 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4348   0.9500            1.1223 &   5.5480 f
  mprj/o_q_dly[24] (net)                                 2   0.0287 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0764   0.4348   0.9500  -0.0276  -0.0279 &   5.5201 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9947   0.9500            1.8313 &   7.3514 f
  mprj/wbs_dat_o[24] (net)                               1   0.2882 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3514 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.5257   3.0240   0.9500  -0.3040  -0.1078 &   7.2436 f
  data arrival time                                                                                                  7.2436

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4187 

  slack (with derating applied) (MET)                                                                     9.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5624 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.6999 &   3.4428 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1772   0.9500            0.8755 &   4.3183 f
  mprj/o_q[21] (net)                                     2   0.0118 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1772   0.9500   0.0000   0.0005 &   4.3188 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3213   0.9500            1.0455 &   5.3643 f
  mprj/o_q_dly[21] (net)                                 2   0.0161 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0613   0.3213   0.9500  -0.0075  -0.0072 &   5.3571 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8183   0.9500            1.6801 &   7.0372 f
  mprj/wbs_dat_o[21] (net)                               1   0.2691 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0372 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1248   2.8541   0.9500  -0.0102   0.2100 &   7.2472 f
  data arrival time                                                                                                  7.2472

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2472
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1472

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3856 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3856 

  slack (with derating applied) (MET)                                                                     9.1472 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5328 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.0529 &   2.7958 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1154   0.9500            0.8275 &   3.6233 f
  mprj/o_q[102] (net)                                    1   0.0049 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1154   0.9500   0.0000   0.0001 &   3.6234 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4994   0.9500            1.1686 &   4.7921 f
  mprj/o_q_dly[102] (net)                                2   0.0353 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0293   0.4995   0.9500  -0.0024   0.0008 &   4.7929 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.1920   0.9500            2.8686 &   7.6615 f
  mprj/io_out[3] (net)                                   1   0.4954 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6615 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -1.6067   5.2744   0.9500  -0.8729  -0.3958 &   7.2658 f
  data arrival time                                                                                                  7.2658

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1658

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4769 

  slack (with derating applied) (MET)                                                                     9.1658 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6427 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.5738 &   2.3168 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2071   0.9500            0.8975 &   3.2142 f
  mprj/o_q[137] (net)                                    2   0.0152 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0215   0.2071   0.9500  -0.0019  -0.0015 &   3.2128 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.3505   0.9500            1.0818 &   4.2945 f
  mprj/o_q_dly[137] (net)                                2   0.0192 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3505   0.9500   0.0000   0.0007 &   4.2952 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5757   0.9500            2.4071 &   6.7023 f
  mprj/io_oeb[0] (net)                                   1   0.4296 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.7023 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.1795   4.7350   0.9500  -0.0147   0.5709 &   7.2733 f
  data arrival time                                                                                                  7.2733

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.2733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3869 

  slack (with derating applied) (MET)                                                                     9.1733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5602 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3558 &   3.0987 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1569   0.9500            0.8607 &   3.9594 f
  mprj/o_q[108] (net)                                    1   0.0095 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0372   0.1569   0.9500  -0.0043  -0.0042 &   3.9552 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4555   0.9500            1.1462 &   5.1013 f
  mprj/o_q_dly[108] (net)                                2   0.0304 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0510   0.4556   0.9500  -0.0049  -0.0021 &   5.0992 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.3087   0.9500            2.0115 &   7.1107 f
  mprj/io_out[9] (net)                                   1   0.3196 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.1107 f
  io_out[9] (net) 
  io_out[9] (out)                                                     0.0000   3.3352   0.9500   0.0000   0.2188 &   7.3296 f
  data arrival time                                                                                                  7.3296

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (MET)                                                                     9.2296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6187 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.2269 &   2.9698 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1143   0.9500            0.8267 &   3.7964 f
  mprj/o_q[103] (net)                                    1   0.0048 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1143   0.9500   0.0000   0.0001 &   3.7965 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4618   0.9500            1.1389 &   4.9354 f
  mprj/o_q_dly[103] (net)                                2   0.0312 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0310   0.4619   0.9500  -0.0025   0.0000 &   4.9354 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.9359   0.9500            2.7452 &   7.6807 f
  mprj/io_out[4] (net)                                   1   0.4714 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6807 f
  io_out[4] (net) 
  io_out[4] (out)                                                    -1.3376   5.0043   0.9500  -0.7702  -0.3470 &   7.3337 f
  data arrival time                                                                                                  7.3337

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3337
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4697 

  slack (with derating applied) (MET)                                                                     9.2337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7034 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.9718 &   2.7147 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1090   0.9500            0.8223 &   3.5371 f
  mprj/o_q[101] (net)                                    1   0.0042 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1090   0.9500   0.0000   0.0001 &   3.5371 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5151   0.9500            1.1776 &   4.7147 f
  mprj/o_q_dly[101] (net)                                2   0.0369 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0451   0.5153   0.9500  -0.0042   0.0003 &   4.7150 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8502   0.9500            3.1986 &   7.9136 f
  mprj/io_out[2] (net)                                   1   0.5587 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9136 f
  io_out[2] (net) 
  io_out[2] (out)                                                    -1.9263   5.9617   0.9500  -1.0991  -0.5682 &   7.3454 f
  data arrival time                                                                                                  7.3454

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3454
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2454

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5051 

  slack (with derating applied) (MET)                                                                     9.2454 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7505 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.6357 &   4.3786 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2204   0.9500            0.9073 &   5.2859 f
  mprj/o_q[37] (net)                                     2   0.0168 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0519   0.2204   0.9500  -0.0069  -0.0065 &   5.2794 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3983   0.9500            1.1250 &   6.4044 f
  mprj/o_q_dly[37] (net)                                 2   0.0245 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0539   0.3983   0.9500  -0.0074  -0.0069 &   6.3975 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.5659   0.9500            2.6272 &   9.0247 f
  mprj/la_data_out[5] (net)                              1   0.4410 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   9.0247 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -3.4152   4.6018   0.9500  -1.8719  -1.6664 &   7.3583 f
  data arrival time                                                                                                  7.3583

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.3583
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5882 

  slack (with derating applied) (MET)                                                                     9.2583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8464 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.8447 &   3.5876 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1735   0.9500            0.8728 &   4.4604 f
  mprj/o_q[22] (net)                                     2   0.0114 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1735   0.9500   0.0000   0.0004 &   4.4608 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3371   0.9500            1.0585 &   5.5192 f
  mprj/o_q_dly[22] (net)                                 2   0.0178 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0514   0.3371   0.9500  -0.0076  -0.0073 &   5.5119 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8971   0.9500            1.7467 &   7.2586 f
  mprj/wbs_dat_o[22] (net)                               1   0.2782 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2586 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.1620   2.9281   0.9500  -0.0133   0.1976 &   7.4562 f
  data arrival time                                                                                                  7.4562

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3970 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3970 

  slack (with derating applied) (MET)                                                                     9.3562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7532 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.0016 &   3.7445 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1292   0.9500            0.8388 &   4.5833 f
  mprj/o_q[29] (net)                                     1   0.0064 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1292   0.9500   0.0000   0.0001 &   4.5834 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4764   0.9500            1.1552 &   5.7386 f
  mprj/o_q_dly[29] (net)                                 2   0.0328 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1908   0.4764   0.9500  -0.1035  -0.1064 &   5.6322 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8039   0.9500            1.7280 &   7.3602 f
  mprj/wbs_dat_o[29] (net)                               1   0.2684 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.3602 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.2999   2.8355   0.9500  -0.0980   0.1057 &   7.4660 f
  data arrival time                                                                                                  7.4660

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.4660
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3660

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4165 

  slack (with derating applied) (MET)                                                                     9.3660 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7825 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9427 &   3.6857 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2076   0.9500            0.8978 &   4.5835 f
  mprj/o_q[28] (net)                                     2   0.0153 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0248   0.2076   0.9500  -0.0041  -0.0039 &   4.5796 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4892   0.9500            1.1910 &   5.7706 f
  mprj/o_q_dly[28] (net)                                 2   0.0343 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1447   0.4892   0.9500  -0.0782  -0.0798 &   5.6908 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3446   0.9500            2.0564 &   7.7472 f
  mprj/wbs_dat_o[28] (net)                               1   0.3247 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.7472 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.6393   3.3819   0.9500  -0.3694  -0.1730 &   7.5742 f
  data arrival time                                                                                                  7.5742

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.5742
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4742

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4485 

  slack (with derating applied) (MET)                                                                     9.4742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9227 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   0.9823 &   2.7252 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1021   0.9500            0.8167 &   3.5419 f
  mprj/o_q[140] (net)                                    1   0.0035 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1021   0.9500   0.0000   0.0001 &   3.5419 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5576   0.9500            1.2076 &   4.7496 f
  mprj/o_q_dly[140] (net)                                2   0.0419 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1866   0.5577   0.9500  -0.0789  -0.0788 &   4.6708 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.5476   0.9500            2.5551 &   7.2259 f
  mprj/io_oeb[3] (net)                                   1   0.4327 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.2259 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.1066   4.6279   0.9500  -0.0677   0.3920 &   7.6179 f
  data arrival time                                                                                                  7.6179

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4187 

  slack (with derating applied) (MET)                                                                     9.5179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9366 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.7981 &   3.5410 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2015   0.9500            0.8933 &   4.4343 f
  mprj/o_q[17] (net)                                     2   0.0146 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0556   0.2015   0.9500  -0.0069  -0.0068 &   4.4276 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3942   0.9500            1.1153 &   5.5429 f
  mprj/o_q_dly[17] (net)                                 2   0.0241 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0529   0.3942   0.9500  -0.0200  -0.0201 &   5.5228 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.3788   0.9500            1.9977 &   7.5205 f
  mprj/wbs_dat_o[17] (net)                               1   0.3243 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.5205 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.2560   3.4162   0.9500  -0.1129   0.1357 &   7.6562 f
  data arrival time                                                                                                  7.6562

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6562
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4200 

  slack (with derating applied) (MET)                                                                     9.5562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9762 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.7981 &   3.5410 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2905   0.9500            0.9542 &   4.4952 f
  mprj/o_q[106] (net)                                    2   0.0246 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0460   0.2905   0.9500  -0.0073  -0.0068 &   4.4884 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5193   0.9500            1.2426 &   5.7310 f
  mprj/o_q_dly[106] (net)                                2   0.0377 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0811   0.5194   0.9500  -0.0435  -0.0429 &   5.6881 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           4.2410   0.9500            2.4797 &   8.1678 f
  mprj/io_out[7] (net)                                   1   0.4085 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.1678 f
  io_out[7] (net) 
  io_out[7] (out)                                                    -1.2314   4.2819   0.9500  -0.7748  -0.4959 &   7.6719 f
  data arrival time                                                                                                  7.6719

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5719

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4930 

  slack (with derating applied) (MET)                                                                     9.5719 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0649 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9976 &   3.7405 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2219   0.9500            0.9084 &   4.6489 f
  mprj/o_q[26] (net)                                     2   0.0169 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2219   0.9500   0.0000   0.0006 &   4.6495 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4407   0.9500            1.1556 &   5.8051 f
  mprj/o_q_dly[26] (net)                                 2   0.0287 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4408   0.9500   0.0000   0.0034 &   5.8085 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1759   0.9500            1.9377 &   7.7462 f
  mprj/wbs_dat_o[26] (net)                               1   0.3066 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.7462 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.4447   3.2032   0.9500  -0.2586  -0.0576 &   7.6886 f
  data arrival time                                                                                                  7.6886

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5886

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4342 

  slack (with derating applied) (MET)                                                                     9.5886 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0228 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.0158 &   2.7587 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1349   0.9500            0.8435 &   3.6022 f
  mprj/o_q[100] (net)                                    1   0.0070 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1349   0.9500   0.0000   0.0003 &   3.6025 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5039   0.9500            1.1776 &   4.7801 f
  mprj/o_q_dly[100] (net)                                2   0.0358 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5040   0.9500   0.0000   0.0033 &   4.7833 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.3261   0.9500            2.8744 &   7.6577 f
  mprj/io_out[1] (net)                                   1   0.5048 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.6577 f
  io_out[1] (net) 
  io_out[1] (out)                                                    -1.0131   5.4654   0.9500  -0.5452   0.0335 &   7.6912 f
  data arrival time                                                                                                  7.6912

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4645 

  slack (with derating applied) (MET)                                                                     9.5912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0557 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   0.7476 &   2.4905 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1863   0.9500            0.8822 &   3.3727 f
  mprj/o_q[99] (net)                                     2   0.0128 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0294   0.1863   0.9500  -0.0033  -0.0032 &   3.3695 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3985   0.9500            1.1137 &   4.4832 f
  mprj/o_q_dly[99] (net)                                 2   0.0246 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3985   0.9500   0.0000   0.0010 &   4.4842 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9173   0.9500            2.5461 &   7.0303 f
  mprj/io_out[0] (net)                                   1   0.4600 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.0303 f
  io_out[0] (net) 
  io_out[0] (out)                                                     0.0000   5.1114   0.9500   0.0000   0.6668 &   7.6971 f
  data arrival time                                                                                                  7.6971

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.6971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4078 

  slack (with derating applied) (MET)                                                                     9.5971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0049 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3402 &   4.0831 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1849   0.9500            0.8812 &   4.9642 f
  mprj/o_q[35] (net)                                     2   0.0127 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0282   0.1849   0.9500  -0.0034  -0.0032 &   4.9611 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4384   0.9500            1.1453 &   6.1064 f
  mprj/o_q_dly[35] (net)                                 2   0.0291 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0539   0.4384   0.9500  -0.0067  -0.0059 &   6.1005 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.1138   0.9500            1.8955 &   7.9960 f
  mprj/la_data_out[3] (net)                              1   0.2998 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.9960 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.8139   3.1416   0.9500  -0.4720  -0.2863 &   7.7097 f
  data arrival time                                                                                                  7.7097

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4589 

  slack (with derating applied) (MET)                                                                     9.6097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0686 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   1.3649 &   3.1079 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1583   0.9500            0.8617 &   3.9695 f
  mprj/o_q[141] (net)                                    1   0.0096 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                -0.0266   0.1583   0.9500  -0.0030  -0.0028 &   3.9667 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5000   0.9500            1.1818 &   5.1486 f
  mprj/o_q_dly[141] (net)                                2   0.0354 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0224   0.5001   0.9500  -0.0018   0.0011 &   5.1497 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.2114   0.9500            2.9252 &   8.0749 f
  mprj/io_oeb[4] (net)                                   1   0.5001 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.0749 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -1.3179   5.2737   0.9500  -0.7758  -0.3504 &   7.7245 f
  data arrival time                                                                                                  7.7245

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4911 

  slack (with derating applied) (MET)                                                                     9.6245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1156 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9905 &   3.7334 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2164   0.9500            0.9043 &   4.6377 f
  mprj/o_q[27] (net)                                     2   0.0163 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0353   0.2164   0.9500  -0.0039  -0.0036 &   4.6341 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.5286   0.9500            1.2224 &   5.8565 f
  mprj/o_q_dly[27] (net)                                 2   0.0385 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1247   0.5287   0.9500  -0.0699  -0.0693 &   5.7873 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.6390   0.9500            2.1877 &   7.9750 f
  mprj/wbs_dat_o[27] (net)                               1   0.3507 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.9750 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.7476   3.6702   0.9500  -0.4685  -0.2429 &   7.7321 f
  data arrival time                                                                                                  7.7321

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7321
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6321

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4664 

  slack (with derating applied) (MET)                                                                     9.6321 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0985 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.0412 &   4.7841 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1355   0.9500            0.8439 &   5.6280 f
  mprj/o_q[44] (net)                                     1   0.0071 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1355   0.9500   0.0000   0.0002 &   5.6282 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3525   0.9500            1.0600 &   6.6882 f
  mprj/o_q_dly[44] (net)                                 2   0.0194 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0494   0.3525   0.9500  -0.0053  -0.0049 &   6.6832 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.1789   0.9500            2.4264 &   9.1096 f
  mprj/la_data_out[12] (net)                             1   0.4040 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.1096 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -2.7517   4.2094   0.9500  -1.5459  -1.3612 &   7.7485 f
  data arrival time                                                                                                  7.7485

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5734 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5734 

  slack (with derating applied) (MET)                                                                     9.6485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2219 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   1.9990 &   3.7419 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2469   0.9500            0.9263 &   4.6682 f
  mprj/o_q[25] (net)                                     2   0.0198 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.1258   0.2469   0.9500  -0.0498  -0.0516 &   4.6166 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4904   0.9500            1.2047 &   5.8213 f
  mprj/o_q_dly[25] (net)                                 2   0.0343 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0342   0.4905   0.9500  -0.0055  -0.0025 &   5.8188 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.8726   0.9500            1.7800 &   7.5988 f
  mprj/wbs_dat_o[25] (net)                               1   0.2760 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.5988 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1545   2.9024   0.9500  -0.0160   0.1893 &   7.7881 f
  data arrival time                                                                                                  7.7881

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7881
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6881

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4198 

  slack (with derating applied) (MET)                                                                     9.6881 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1078 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   3.0528 &   4.7957 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1453   0.9500            0.8519 &   5.6476 f
  mprj/o_q[42] (net)                                     1   0.0081 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0332   0.1453   0.9500  -0.0045  -0.0045 &   5.6430 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.3976   0.9500            1.0991 &   6.7421 f
  mprj/o_q_dly[42] (net)                                 2   0.0245 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1181   0.3976   0.9500  -0.0434  -0.0446 &   6.6975 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.3002   0.9500            2.4940 &   9.1916 f
  mprj/la_data_out[10] (net)                             1   0.4153 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   9.1916 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -2.8373   4.3333   0.9500  -1.5951  -1.3994 &   7.7922 f
  data arrival time                                                                                                  7.7922

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.7922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6922

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5854 

  slack (with derating applied) (MET)                                                                     9.6922 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2776 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.6008 &   4.3437 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2062   0.9500            0.8968 &   5.2406 f
  mprj/o_q[47] (net)                                     2   0.0151 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.2062   0.9500   0.0000   0.0006 &   5.2411 f
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2578   0.9500            0.9981 &   6.2393 f
  mprj/o_q_dly[47] (net)                                 1   0.0094 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2578   0.9500   0.0000   0.0004 &   6.2396 f
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9958   0.9500            1.7732 &   8.0129 f
  mprj/la_data_out[15] (net)                             1   0.2877 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   8.0129 f
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -0.5999   3.0255   0.9500  -0.3361  -0.1497 &   7.8632 f
  data arrival time                                                                                                  7.8632

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.8632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4516 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4516 

  slack (with derating applied) (MET)                                                                     9.7632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2147 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.3964 &   4.1393 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1908   0.9500            0.8855 &   5.0249 f
  mprj/o_q[36] (net)                                     2   0.0134 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                  0.0000   0.1908   0.9500   0.0000   0.0005 &   5.0254 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.4410   0.9500            1.1496 &   6.1749 f
  mprj/o_q_dly[36] (net)                                 2   0.0294 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1556   0.4411   0.9500  -0.0500  -0.0512 &   6.1237 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.9540   0.9500            1.8149 &   7.9385 f
  mprj/la_data_out[4] (net)                              1   0.2843 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.9385 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.3232   2.9812   0.9500  -0.1887   0.0026 &   7.9411 f
  data arrival time                                                                                                  7.9411

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4454 

  slack (with derating applied) (MET)                                                                     9.8411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2865 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   5.0078   0.9500   0.0000   2.7376 &   4.4805 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2119   0.9500            0.9010 &   5.3815 f
  mprj/o_q[46] (net)                                     2   0.0158 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 -0.0202   0.2119   0.9500  -0.0019  -0.0014 &   5.3800 f
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                           0.2201   0.9500            0.9646 &   6.3446 f
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2201   0.9500   0.0000   0.0002 &   6.3449 f
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.7925   0.9500            1.6531 &   7.9980 f
  mprj/la_data_out[14] (net)                             1   0.2676 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.9980 f
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -0.3053   2.8225   0.9500  -0.1862   0.0007 &   7.9987 f
  data arrival time                                                                                                  7.9987

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -7.9987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4431 

  slack (with derating applied) (MET)                                                                     9.8987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3418 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   2.9181 &   4.6610 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1884   0.9500            0.8838 &   5.5448 f
  mprj/o_q[117] (net)                                    2   0.0131 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.1884   0.9500   0.0000   0.0005 &   5.5453 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5994   0.9500            1.2624 &   6.8077 f
  mprj/o_q_dly[117] (net)                                2   0.0464 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.3073   0.5996   0.9500  -0.1751  -0.1780 &   6.6297 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8099   0.9500            1.3042 &   7.9339 f
  mprj/io_out[18] (net)                                  1   0.1758 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.9339 f
  io_out[18] (net) 
  io_out[18] (out)                                                    0.0000   1.8229   0.9500   0.0000   0.0826 &   8.0165 f
  data arrival time                                                                                                  8.0165

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0165
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4427 

  slack (with derating applied) (MET)                                                                     9.9165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3592 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.8515 &   5.5944 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3107   0.9500            1.0277 &   6.6221 r
  mprj/o_q[161] (net)                                    2   0.0154 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.3107   0.9500   0.0000   0.0006 &   6.6228 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.5639   0.9500            1.0804 &   7.7032 r
  mprj/o_q_dly[161] (net)                                2   0.0300 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5640   0.9500   0.0000   0.0034 &   7.7066 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9677   0.9500            5.6706 &  13.3772 r
  mprj/io_oeb[24] (net)                                  1   0.6418 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &  13.3772 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                   -9.8911  11.0253   0.9500  -5.5426  -5.3499 &   8.0273 r
  data arrival time                                                                                                  8.0273

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0273
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             1.0083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0083 

  slack (with derating applied) (MET)                                                                     9.9273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.9356 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3162 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0545   0.4151   0.9500  -0.0223   0.1782 &   0.1782 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        5.0078   0.9500            1.5647 &   1.7429 r
  mprj/clk (net)                                       826   2.9485 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   5.0078   0.9500   0.0000   3.0591 &   4.8020 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2057   0.9500            0.9692 &   5.7712 r
  mprj/o_q[152] (net)                                    1   0.0087 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                 0.0000   0.2057   0.9500   0.0000   0.0003 &   5.7716 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyb_1)                          0.4899   0.9500            1.0324 &   6.8039 r
  mprj/o_q_dly[152] (net)                                2   0.0258 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4899   0.9500   0.0000   0.0009 &   6.8048 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.9996   0.9500            3.6547 &  10.4595 r
  mprj/io_oeb[15] (net)                                  1   0.4076 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &  10.4595 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -4.7150   7.0431   0.9500  -2.5633  -2.3894 &   8.0701 r
  data arrival time                                                                                                  8.0701

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -8.0701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.6969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6969 

  slack (with derating applied) (MET)                                                                     9.9701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.6670 



1
