<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMSCR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">PMSCR_EL1, Statistical Profiling Control Register (EL1)</h1><p>The PMSCR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides EL1 controls for Statistical Profiling</p>
      <h2>Configuration</h2><p>This register is present only
    when SPE is implemented.
      
    Otherwise, direct accesses to PMSCR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>PMSCR_EL1 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The PMSCR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="24"><a href="#0_63">RES0</a></td><td class="lr" colspan="2"><a href="#PCT_7">PCT</a></td><td class="lr" colspan="1"><a href="#TS_5">TS</a></td><td class="lr" colspan="1"><a href="#PA_4">PA</a></td><td class="lr" colspan="1"><a href="#CX_3">CX</a></td><td class="lr" colspan="1"><a href="#0_2">RES0</a></td><td class="lr" colspan="1"><a href="#E1SPE_1">E1SPE</a></td><td class="lr" colspan="1"><a href="#E0SPE_0">E0SPE</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:8]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="PCT_7">PCT, bits [7:6]
                  <div style="font-size:smaller;"><br />When HaveEL(EL2):
                </div></h4>
          
  <p>Physical Timestamp. If timestamp sampling is enabled and the Profiling Buffer is owned by EL1, requests which timestamp counter value is collected.</p>
<p>If <span class="xref">ARMv8.6-ECV</span> is implemented, this is a two bit field as shown. Otherwise, bit[7] is <span class="arm-defined-word">RES0</span>.</p>

        <table class="valuetable"><tr><th>PCT</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b00</td><td>
  <p>Virtual counter, <a href="AArch64-cntvct_el0.html">CNTVCT_EL0</a>, is collected.</p>
</td></tr><tr><td class="bitfield">0b01</td><td>
  <p>Physical counter, <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a>, is collected.</p>
</td></tr><tr><td class="bitfield">0b11</td><td>
  <p>Physical counter, <a href="AArch64-cntpct_el0.html">CNTPCT_EL0</a>, minus <a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a> is collected.</p>
</td><td>When ARMv8.6-ECV is implemented</td></tr></table>
              
  <p>If the Profiling Buffer owning Exception level is EL2, this field is ignored.</p>
<p>If the Profiling Buffer owning Exception level is EL1, this field is combined with <a href="AArch64-pmscr_el2.html">PMSCR_EL2</a>.PCT to determine which timestamp counter value is collected. For more information, see <span class="xref">'Controlling the data that is collected' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
<p>When EL2 is implemented and enabled in the current Security state, the physical counter uses a fixed physical offset of zero if either of the following are true:</p>
<ul>
<li><a href="AArch64-cnthctl_el2.html">CNTHCTL_EL2</a>.ECV is 0.
</li><li><a href="AArch64-scr_el3.html">SCR_EL3</a>.ECVEn is 0.
</li><li><a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is {1, 1}.
</li></ul>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PCT_7"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
          
  <p>Physical Timestamp. Reserved. This field reads as <span class="binarynumber">0b01</span> and ignores writes. Software should treat this field as UNK/SBZP.</p>

        
              
  <p>When EL2 is not implemented, the Effective values of <a href="AArch64-cntvoff_el2.html">CNTVOFF_EL2</a> and <a href="AArch64-cntpoff_el2.html">CNTPOFF_EL2</a> are zero, meaning the virtual counter and physical counter have the same value.</p>

            <h4 id="TS_5">TS, bit [5]
              </h4>
          
  <p>Timestamp enable.</p>

        <table class="valuetable"><tr><th>TS</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Timestamp sampling disabled.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Timestamp sampling enabled.</p>
</td></tr></table>
              
  <p>This bit is ignored by the PE if EL2 is implemented and the Profiling Buffer is owned by EL2. For more information, see <span class="xref">'Controlling the data that is collected' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="PA_4">PA, bit [4]
              </h4>
          
  <p>Physical Address sample enable.</p>

        <table class="valuetable"><tr><th>PA</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Physical addresses are not collected.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Physical addresses are collected.</p>
</td></tr></table>
              
  <p>If EL2 is implemented:</p>
<ul>
<li>If the Profiling Buffer is owned by EL1, this bit is combined with <a href="AArch64-pmscr_el2.html">PMSCR_EL2</a>.PA to determine which address is collected. For more information, see <span class="xref">'Controlling the data that is collected' in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.
</li><li>If the Profiling Buffer is owned by EL2, this bit is ignored by the PE.
</li></ul>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="CX_3">CX, bit [3]
              </h4>
          
  <p><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> sample enable.</p>

        <table class="valuetable"><tr><th>CX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> is not collected.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="AArch64-contextidr_el1.html">CONTEXTIDR_EL1</a> is collected.</p>
</td></tr></table>
              
  <p>If EL2 is implemented and enabled in the current Security state when an operation is sampled:</p>
<ul>
<li>If the PE is at EL2, this bit is ignored by the PE.
</li><li>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1, this bit is ignored by the PE.
</li></ul>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="0_2">
                Bit [2]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="E1SPE_1">E1SPE, bit [1]
              </h4>
          
  <p>EL1 Statistical Profiling Enable.</p>

        <table class="valuetable"><tr><th>E1SPE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Sampling disabled at EL1.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Sampling enabled at EL1.</p>
</td></tr></table>
              
  <p>If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1.</p>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="E0SPE_0">E0SPE, bit [0]
              </h4>
          
  <p>EL0 Statistical Profiling Enable. Controls sampling at EL0 when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 0 or if EL2 is disabled or not implemented.</p>

        <table class="valuetable"><tr><th>E0SPE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Sampling disabled at EL0.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Sampling enabled at EL0.</p>
</td></tr></table>
              
  <p>If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TGE == 1.</p>

            <p>On a Warm reset, this field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the PMSCR_EL1</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, PMSCR_EL1</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGRTR_EL2.PMSCR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        return NVMem[0x828];
    else
        return PMSCR_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        return PMSCR_EL2;
    else
        return PMSCR_EL1;
elsif PSTATE.EL == EL3 then
    return PMSCR_EL1;
              </p><h4 class="assembler">MSR PMSCR_EL1, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1001</td><td>0b1001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HDFGWTR_EL2.PMSCR_EL1 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '111' then
        NVMem[0x828] = X[t];
    else
        PMSCR_EL1 = X[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        PMSCR_EL2 = X[t];
    else
        PMSCR_EL1 = X[t];
elsif PSTATE.EL == EL3 then
    PMSCR_EL1 = X[t];
              </p><h4 class="assembler">MRS &lt;Xt&gt;, PMSCR_EL12</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1001</td><td>0b1001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '101' then
        return NVMem[0x828];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if EL2Enabled() &amp;&amp; HCR_EL2.E2H == '1' then
        if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            return PMSCR_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() &amp;&amp; HCR_EL2.E2H == '1' then
        return PMSCR_EL1;
    else
        UNDEFINED;
              </p><h4 class="assembler">MSR PMSCR_EL12, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b101</td><td>0b1001</td><td>0b1001</td><td>0b000</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; HCR_EL2.&lt;NV2,NV1,NV&gt; == '101' then
        NVMem[0x828] = X[t];
    elsif EL2Enabled() &amp;&amp; HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if EL2Enabled() &amp;&amp; HCR_EL2.E2H == '1' then
        if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '0' &amp;&amp; MDCR_EL3.NSPB != '01' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; SCR_EL3.NS == '1' &amp;&amp; MDCR_EL3.NSPB != '11' then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            PMSCR_EL1 = X[t];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() &amp;&amp; HCR_EL2.E2H == '1' then
        PMSCR_EL1 = X[t];
    else
        UNDEFINED;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
