WARNING | 2018-04-08 20:48:38,293 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:48:38,325 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:48:38,349 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/vaddsubps_ymm_ymm_ymm/vaddsubps_ymm_ymm_ymm.o
IRSB {
   t0:Ity_V256 t1:Ity_V256 t2:Ity_V256 t3:Ity_V256 t4:Ity_V128 t5:Ity_V128 t6:Ity_I64 t7:Ity_I64 t8:Ity_I32 t9:Ity_I32 t10:Ity_I64 t11:Ity_I64 t12:Ity_I32 t13:Ity_I32 t14:Ity_V128 t15:Ity_V128 t16:Ity_I64 t17:Ity_I64 t18:Ity_I32 t19:Ity_I32 t20:Ity_I64 t21:Ity_I64 t22:Ity_I32 t23:Ity_I32 t24:Ity_I64 t25:Ity_I64 t26:Ity_V128 t27:Ity_I64 t28:Ity_I64 t29:Ity_V128 t30:Ity_V256 t31:Ity_I64 t32:Ity_I64 t33:Ity_I64 t34:Ity_I64

   00 | ------ IMark(0x400000, 4, 0) ------
   01 | t0 = GET:V256(ymm2)
   02 | t1 = GET:V256(ymm3)
   03 | t2 = Add32Fx8(0x00000000,t0,t1)
   04 | t3 = Sub32Fx8(0x00000000,t0,t1)
   05 | t4 = V256toV128_1(t2)
   06 | t5 = V256toV128_0(t2)
   07 | t6 = V128HIto64(t4)
   08 | t7 = V128to64(t4)
   09 | t8 = 64HIto32(t7)
   10 | t9 = 64HIto32(t6)
   11 | t10 = V128HIto64(t5)
   12 | t11 = V128to64(t5)
   13 | t12 = 64HIto32(t11)
   14 | t13 = 64HIto32(t10)
   15 | t14 = V256toV128_1(t3)
   16 | t15 = V256toV128_0(t3)
   17 | t16 = V128HIto64(t14)
   18 | t17 = V128to64(t14)
   19 | t18 = 64to32(t17)
   20 | t19 = 64to32(t16)
   21 | t20 = V128HIto64(t15)
   22 | t21 = V128to64(t15)
   23 | t22 = 64to32(t21)
   24 | t23 = 64to32(t20)
   25 | t24 = 32HLto64(t12,t22)
   26 | t25 = 32HLto64(t13,t23)
   27 | t26 = 64HLtoV128(t25,t24)
   28 | t27 = 32HLto64(t8,t18)
   29 | t28 = 32HLto64(t9,t19)
   30 | t29 = 64HLtoV128(t28,t27)
   31 | t30 = V128HLtoV256(t29,t26)
   32 | PUT(ymm1) = t30
   33 | PUT(pc) = 0x0000000000400004
   34 | ------ IMark(0x400004, 1, 0) ------
   35 | t31 = GET:I64(rsp)
   36 | t32 = LDle:I64(t31)
   37 | t33 = Add64(t31,0x0000000000000008)
   38 | PUT(rsp) = t33
   39 | t34 = Sub64(t33,0x0000000000000080)
   40 | ====== AbiHint(0xt34, 128, t32) ======
   NEXT: PUT(rip) = t32; Ijk_Ret
}
