-- Project:   D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj
-- Generated: 04/10/2016 08:31:29
-- PSoC Creator  3.3 CP2

ENTITY \SingleBoardDesign-046\ IS
    PORT(
        Right_HB25_PWM_Pin(0)_PAD : INOUT std_ulogic;
        Right_HB25_Enable_Pin(0)_PAD : OUT std_ulogic;
        Left_HB25_PWM_Pin(0)_PAD : INOUT std_ulogic;
        Left_HB25_Enable_Pin(0)_PAD : OUT std_ulogic;
        HCSR04_Echo_2(0)_PAD : IN std_ulogic;
        HCSR04_Echo_1(0)_PAD : IN std_ulogic;
        HCSR04_Echo_0(0)_PAD : IN std_ulogic;
        HCSR04_Trigger_15(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_14(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_13(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_12(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_11(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_10(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_9(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_8(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_7(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_6(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_5(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_4(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_3(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_2(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_1(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_0(0)_PAD : OUT std_ulogic;
        HCSR04_Echo_15(0)_PAD : IN std_ulogic;
        \EZI2C_1:sda(0)_PAD\ : INOUT std_ulogic;
        \EZI2C_1:scl(0)_PAD\ : INOUT std_ulogic;
        HCSR04_Echo_14(0)_PAD : IN std_ulogic;
        HCSR04_Echo_13(0)_PAD : IN std_ulogic;
        Right_Encoder_B(0)_PAD : IN std_ulogic;
        Right_Encoder_A(0)_PAD : IN std_ulogic;
        Left_Encoder_B(0)_PAD : IN std_ulogic;
        Left_Encoder_A(0)_PAD : IN std_ulogic;
        HCSR04_Echo_12(0)_PAD : IN std_ulogic;
        HCSR04_Echo_11(0)_PAD : IN std_ulogic;
        HCSR04_Echo_10(0)_PAD : IN std_ulogic;
        HCSR04_Echo_9(0)_PAD : IN std_ulogic;
        HCSR04_Echo_8(0)_PAD : IN std_ulogic;
        HCSR04_Echo_7(0)_PAD : IN std_ulogic;
        HCSR04_Echo_6(0)_PAD : IN std_ulogic;
        HCSR04_Echo_5(0)_PAD : IN std_ulogic;
        HCSR04_Echo_4(0)_PAD : IN std_ulogic;
        HCSR04_Echo_3(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_4 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VBUS OF __DEFAULT__ : ENTITY IS 5e0;
END \SingleBoardDesign-046\;

ARCHITECTURE __DEFAULT__ OF \SingleBoardDesign-046\ IS
    SIGNAL ClockBlock_ECO : bit;
    SIGNAL ClockBlock_EXTCLK : bit;
    SIGNAL ClockBlock_HFCLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFCLK : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFCLK : bit;
    SIGNAL ClockBlock_PLL0 : bit;
    SIGNAL ClockBlock_PLL1 : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SYSCLK : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL HCSR04_Echo_0(0)__PA : bit;
    SIGNAL HCSR04_Echo_1(0)__PA : bit;
    SIGNAL HCSR04_Echo_10(0)__PA : bit;
    SIGNAL HCSR04_Echo_11(0)__PA : bit;
    SIGNAL HCSR04_Echo_12(0)__PA : bit;
    SIGNAL HCSR04_Echo_13(0)__PA : bit;
    SIGNAL HCSR04_Echo_14(0)__PA : bit;
    SIGNAL HCSR04_Echo_15(0)__PA : bit;
    SIGNAL HCSR04_Echo_2(0)__PA : bit;
    SIGNAL HCSR04_Echo_3(0)__PA : bit;
    SIGNAL HCSR04_Echo_4(0)__PA : bit;
    SIGNAL HCSR04_Echo_5(0)__PA : bit;
    SIGNAL HCSR04_Echo_6(0)__PA : bit;
    SIGNAL HCSR04_Echo_7(0)__PA : bit;
    SIGNAL HCSR04_Echo_8(0)__PA : bit;
    SIGNAL HCSR04_Echo_9(0)__PA : bit;
    SIGNAL HCSR04_Trigger_0(0)__PA : bit;
    SIGNAL HCSR04_Trigger_1(0)__PA : bit;
    SIGNAL HCSR04_Trigger_10(0)__PA : bit;
    SIGNAL HCSR04_Trigger_11(0)__PA : bit;
    SIGNAL HCSR04_Trigger_12(0)__PA : bit;
    SIGNAL HCSR04_Trigger_13(0)__PA : bit;
    SIGNAL HCSR04_Trigger_14(0)__PA : bit;
    SIGNAL HCSR04_Trigger_15(0)__PA : bit;
    SIGNAL HCSR04_Trigger_2(0)__PA : bit;
    SIGNAL HCSR04_Trigger_3(0)__PA : bit;
    SIGNAL HCSR04_Trigger_4(0)__PA : bit;
    SIGNAL HCSR04_Trigger_5(0)__PA : bit;
    SIGNAL HCSR04_Trigger_6(0)__PA : bit;
    SIGNAL HCSR04_Trigger_7(0)__PA : bit;
    SIGNAL HCSR04_Trigger_8(0)__PA : bit;
    SIGNAL HCSR04_Trigger_9(0)__PA : bit;
    SIGNAL Infrared_Analog_Mux_Decoder_enable : bit;
    ATTRIBUTE POWER OF Infrared_Analog_Mux_Decoder_enable : SIGNAL IS true;
    SIGNAL Infrared_Analog_Mux_Decoder_is_active : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_is_active : SIGNAL IS "U(0,1,A)0";
    ATTRIBUTE soft OF Infrared_Analog_Mux_Decoder_is_active : SIGNAL IS 1;
    SIGNAL Infrared_Analog_Mux_Decoder_old_id_0 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_old_id_0 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Infrared_Analog_Mux_Decoder_old_id_1 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_old_id_1 : SIGNAL IS "U(0,0,B)1";
    SIGNAL Infrared_Analog_Mux_Decoder_old_id_2 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_old_id_2 : SIGNAL IS "U(0,0,B)2";
    SIGNAL Infrared_Analog_Mux_Decoder_old_id_3 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_old_id_3 : SIGNAL IS "U(0,0,B)3";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_0 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_0 : SIGNAL IS "U(1,2,A)1";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_1 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_1 : SIGNAL IS "U(1,0,A)0";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_10 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_10 : SIGNAL IS "U(1,2,A)0";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_11 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_11 : SIGNAL IS "U(1,0,A)2";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_12 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_12 : SIGNAL IS "U(0,2,A)0";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_13 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_13 : SIGNAL IS "U(1,2,A)3";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_14 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_14 : SIGNAL IS "U(1,3,A)2";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_15 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_15 : SIGNAL IS "U(0,2,A)2";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_2 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_2 : SIGNAL IS "U(1,0,A)1";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_3 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_3 : SIGNAL IS "U(1,2,A)2";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_4 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_4 : SIGNAL IS "U(1,3,A)1";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_5 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_5 : SIGNAL IS "U(0,2,A)3";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_6 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_6 : SIGNAL IS "U(0,2,A)1";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_7 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_7 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_8 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_8 : SIGNAL IS "U(1,3,A)0";
    SIGNAL Infrared_Analog_Mux_Decoder_one_hot_9 : bit;
    ATTRIBUTE placement_force OF Infrared_Analog_Mux_Decoder_one_hot_9 : SIGNAL IS "U(1,0,A)3";
    SIGNAL Infrared_Distance_Pin_0(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_1(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_10(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_11(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_12(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_13(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_14(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_15(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_2(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_3(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_4(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_5(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_6(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_7(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_8(0)__PA : bit;
    SIGNAL Infrared_Distance_Pin_9(0)__PA : bit;
    SIGNAL Left_Encoder_A(0)__PA : bit;
    SIGNAL Left_Encoder_B(0)__PA : bit;
    SIGNAL Left_HB25_Enable_Pin(0)__PA : bit;
    SIGNAL Left_HB25_PWM_Pin(0)__PA : bit;
    SIGNAL Net_101 : bit;
    ATTRIBUTE GROUND OF Net_101 : SIGNAL IS true;
    SIGNAL Net_109 : bit;
    ATTRIBUTE placement_force OF Net_109 : SIGNAL IS "U(0,1,B)3";
    SIGNAL Net_109_split : bit;
    ATTRIBUTE placement_force OF Net_109_split : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_109_split_1 : bit;
    ATTRIBUTE placement_force OF Net_109_split_1 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_112 : bit;
    ATTRIBUTE placement_force OF Net_112 : SIGNAL IS "U(0,1,B)2";
    SIGNAL Net_116_ff11 : bit;
    ATTRIBUTE global_signal OF Net_116_ff11 : SIGNAL IS true;
    SIGNAL Net_118 : bit;
    SIGNAL Net_129 : bit;
    SIGNAL Net_130 : bit;
    SIGNAL Net_131 : bit;
    SIGNAL Net_132 : bit;
    SIGNAL Net_133 : bit;
    SIGNAL Net_134 : bit;
    SIGNAL Net_135 : bit;
    SIGNAL Net_136 : bit;
    SIGNAL Net_137 : bit;
    SIGNAL Net_1370 : bit;
    SIGNAL Net_1373 : bit;
    SIGNAL Net_138 : bit;
    SIGNAL Net_140 : bit;
    SIGNAL Net_141 : bit;
    SIGNAL Net_142 : bit;
    SIGNAL Net_143 : bit;
    SIGNAL Net_145 : bit;
    SIGNAL Net_147 : bit;
    SIGNAL Net_149_0 : bit;
    SIGNAL Net_149_1 : bit;
    SIGNAL Net_149_2 : bit;
    SIGNAL Net_149_3 : bit;
    SIGNAL Net_1760_digital : bit;
    ATTRIBUTE global_signal OF Net_1760_digital : SIGNAL IS true;
    SIGNAL Net_1809_0 : bit;
    SIGNAL Net_1809_1 : bit;
    SIGNAL Net_1809_2 : bit;
    SIGNAL Net_1809_3 : bit;
    SIGNAL Net_2621 : bit;
    SIGNAL Net_3030 : bit;
    SIGNAL Net_3031 : bit;
    SIGNAL Net_3032 : bit;
    SIGNAL Net_3033 : bit;
    SIGNAL Net_3034 : bit;
    SIGNAL Net_3048 : bit;
    SIGNAL Net_3049 : bit;
    SIGNAL Net_3050 : bit;
    SIGNAL Net_3051 : bit;
    SIGNAL Net_3052 : bit;
    SIGNAL Net_3069 : bit;
    SIGNAL Net_3070 : bit;
    SIGNAL Net_3074 : bit;
    SIGNAL Net_3075 : bit;
    SIGNAL Net_3076 : bit;
    SIGNAL Net_3077 : bit;
    SIGNAL Net_3078 : bit;
    SIGNAL Net_3153 : bit;
    ATTRIBUTE placement_force OF Net_3153 : SIGNAL IS "U(1,0,B)1";
    SIGNAL Net_3155 : bit;
    ATTRIBUTE placement_force OF Net_3155 : SIGNAL IS "U(1,3,B)3";
    SIGNAL Net_3156 : bit;
    ATTRIBUTE placement_force OF Net_3156 : SIGNAL IS "U(1,1,B)2";
    SIGNAL Net_3157 : bit;
    ATTRIBUTE placement_force OF Net_3157 : SIGNAL IS "U(1,2,B)0";
    SIGNAL Net_3168 : bit;
    SIGNAL Net_3173 : bit;
    SIGNAL Net_3174 : bit;
    SIGNAL Net_3193 : bit;
    SIGNAL Net_3194 : bit;
    SIGNAL Net_3300 : bit;
    SIGNAL Net_3302 : bit;
    SIGNAL Net_3303 : bit;
    SIGNAL Net_64 : bit;
    ATTRIBUTE placement_force OF Net_64 : SIGNAL IS "U(1,1,A)0";
    SIGNAL Net_69 : bit;
    ATTRIBUTE placement_force OF Net_69 : SIGNAL IS "U(0,1,B)1";
    SIGNAL Net_70 : bit;
    ATTRIBUTE placement_force OF Net_70 : SIGNAL IS "U(1,0,B)2";
    SIGNAL Net_74_ff12 : bit;
    ATTRIBUTE global_signal OF Net_74_ff12 : SIGNAL IS true;
    SIGNAL Net_74_ff13 : bit;
    ATTRIBUTE global_signal OF Net_74_ff13 : SIGNAL IS true;
    SIGNAL Net_75_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_75_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_75_digital : SIGNAL IS true;
    SIGNAL Net_94 : bit;
    SIGNAL Net_96 : bit;
    SIGNAL Right_Encoder_A(0)__PA : bit;
    SIGNAL Right_Encoder_B(0)__PA : bit;
    SIGNAL Right_HB25_Enable_Pin(0)__PA : bit;
    SIGNAL Right_HB25_PWM_Pin(0)__PA : bit;
    SIGNAL \EZI2C_1:Net_1053\ : bit;
    SIGNAL \EZI2C_1:Net_1055\ : bit;
    SIGNAL \EZI2C_1:Net_1059\ : bit;
    SIGNAL \EZI2C_1:Net_1061\ : bit;
    SIGNAL \EZI2C_1:Net_1062\ : bit;
    SIGNAL \EZI2C_1:Net_580\ : bit;
    SIGNAL \EZI2C_1:Net_581\ : bit;
    SIGNAL \EZI2C_1:Net_847_ff2\ : bit;
    ATTRIBUTE global_signal OF \EZI2C_1:Net_847_ff2\ : SIGNAL IS true;
    SIGNAL \\\EZI2C_1:scl(0)\\__PA\ : bit;
    SIGNAL \\\EZI2C_1:sda(0)\\__PA\ : bit;
    SIGNAL \EZI2C_1:ss_0\ : bit;
    SIGNAL \EZI2C_1:ss_1\ : bit;
    SIGNAL \EZI2C_1:ss_2\ : bit;
    SIGNAL \EZI2C_1:ss_3\ : bit;
    SIGNAL \HCSR04_Control:control_4\ : bit;
    SIGNAL \HCSR04_Control:control_5\ : bit;
    SIGNAL \HCSR04_Control:control_6\ : bit;
    SIGNAL \HCSR04_Control:control_7\ : bit;
    SIGNAL \Infrared_ADC:Net_1845_ff10\ : bit;
    ATTRIBUTE global_signal OF \Infrared_ADC:Net_1845_ff10\ : SIGNAL IS true;
    SIGNAL \Infrared_ADC:Net_3108\ : bit;
    SIGNAL \Infrared_ADC:Net_3109_0\ : bit;
    SIGNAL \Infrared_ADC:Net_3109_1\ : bit;
    SIGNAL \Infrared_ADC:Net_3109_2\ : bit;
    SIGNAL \Infrared_ADC:Net_3109_3\ : bit;
    SIGNAL \Infrared_ADC:Net_3110\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_0\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_10\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_11\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_1\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_2\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_3\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_4\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_5\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_6\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_7\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_8\ : bit;
    SIGNAL \Infrared_ADC:Net_3111_9\ : bit;
    SIGNAL \Infrared_ADC:Net_3112\ : bit;
    SIGNAL \Infrared_Mux_Control:control_4\ : bit;
    SIGNAL \Infrared_Mux_Control:control_5\ : bit;
    SIGNAL \Infrared_Mux_Control:control_6\ : bit;
    SIGNAL \Infrared_Mux_Control:control_7\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \Left_Phase_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \Left_Phase_Counter:CounterUDB:overflow\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \Left_Phase_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:status_0\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \Left_Phase_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:status_2\ : SIGNAL IS "U(0,0,A)2";
    SIGNAL \Left_Phase_Counter:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:status_3\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Left_Phase_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Left_Phase_Counter:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Right_Phase_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \Right_Phase_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \Right_Phase_Counter:CounterUDB:overflow\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \Right_Phase_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:status_0\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \Right_Phase_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:status_2\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \Right_Phase_Counter:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:status_3\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \Right_Phase_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Right_Phase_Counter:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cydff_1 : bit;
    ATTRIBUTE placement_force OF cydff_1 : SIGNAL IS "U(0,1,A)2";
    SIGNAL cydff_2 : bit;
    ATTRIBUTE placement_force OF cydff_2 : SIGNAL IS "U(1,1,A)1";
    SIGNAL dclk_to_genclk : bit;
    SIGNAL dclk_to_genclk_1 : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Net_109_split : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_109_split : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_15(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Infrared_Distance_Pin_15(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_14(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Infrared_Distance_Pin_14(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_13(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Infrared_Distance_Pin_13(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_12(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF Infrared_Distance_Pin_12(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_11(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Infrared_Distance_Pin_11(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_10(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Infrared_Distance_Pin_10(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_9(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF Infrared_Distance_Pin_9(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_8(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF Infrared_Distance_Pin_8(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_7(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF Infrared_Distance_Pin_7(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_6(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Infrared_Distance_Pin_6(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_5(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Infrared_Distance_Pin_5(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_4(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF Infrared_Distance_Pin_4(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_3(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Infrared_Distance_Pin_3(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF Right_HB25_PWM_Pin(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Right_HB25_PWM_Pin(0) : LABEL IS "P10[2]";
    ATTRIBUTE lib_model OF Right_HB25_Enable_Pin(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Right_HB25_Enable_Pin(0) : LABEL IS "P7[1]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_2(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Infrared_Distance_Pin_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Infrared_Distance_Pin_1(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF Infrared_Distance_Pin_0(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Infrared_Distance_Pin_0(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF Left_HB25_PWM_Pin(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Left_HB25_PWM_Pin(0) : LABEL IS "P11[2]";
    ATTRIBUTE lib_model OF Left_HB25_Enable_Pin(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Left_HB25_Enable_Pin(0) : LABEL IS "P6[5]";
    ATTRIBUTE lib_model OF HCSR04_Echo_2(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF HCSR04_Echo_2(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF HCSR04_Echo_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF HCSR04_Echo_1(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF HCSR04_Echo_0(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF HCSR04_Echo_0(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_15(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF HCSR04_Trigger_15(0) : LABEL IS "P7[5]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_14(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF HCSR04_Trigger_14(0) : LABEL IS "P7[4]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_13(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF HCSR04_Trigger_13(0) : LABEL IS "P7[3]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_12(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF HCSR04_Trigger_12(0) : LABEL IS "P7[2]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_11(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF HCSR04_Trigger_11(0) : LABEL IS "P7[0]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_10(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF HCSR04_Trigger_10(0) : LABEL IS "P6[4]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_9(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF HCSR04_Trigger_9(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_8(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF HCSR04_Trigger_8(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_7(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF HCSR04_Trigger_7(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_6(0) : LABEL IS "iocell33";
    ATTRIBUTE Location OF HCSR04_Trigger_6(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_5(0) : LABEL IS "iocell34";
    ATTRIBUTE Location OF HCSR04_Trigger_5(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_4(0) : LABEL IS "iocell35";
    ATTRIBUTE Location OF HCSR04_Trigger_4(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_3(0) : LABEL IS "iocell36";
    ATTRIBUTE Location OF HCSR04_Trigger_3(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_2(0) : LABEL IS "iocell37";
    ATTRIBUTE Location OF HCSR04_Trigger_2(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_1(0) : LABEL IS "iocell38";
    ATTRIBUTE Location OF HCSR04_Trigger_1(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_0(0) : LABEL IS "iocell39";
    ATTRIBUTE Location OF HCSR04_Trigger_0(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF HCSR04_Echo_15(0) : LABEL IS "iocell40";
    ATTRIBUTE Location OF HCSR04_Echo_15(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF \EZI2C_1:sda(0)\ : LABEL IS "iocell41";
    ATTRIBUTE Location OF \EZI2C_1:sda(0)\ : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF \EZI2C_1:scl(0)\ : LABEL IS "iocell42";
    ATTRIBUTE Location OF \EZI2C_1:scl(0)\ : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF HCSR04_Echo_14(0) : LABEL IS "iocell43";
    ATTRIBUTE Location OF HCSR04_Echo_14(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF HCSR04_Echo_13(0) : LABEL IS "iocell44";
    ATTRIBUTE Location OF HCSR04_Echo_13(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF Right_Encoder_B(0) : LABEL IS "iocell45";
    ATTRIBUTE Location OF Right_Encoder_B(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Right_Encoder_A(0) : LABEL IS "iocell46";
    ATTRIBUTE Location OF Right_Encoder_A(0) : LABEL IS "P10[3]";
    ATTRIBUTE lib_model OF Left_Encoder_B(0) : LABEL IS "iocell47";
    ATTRIBUTE Location OF Left_Encoder_B(0) : LABEL IS "P11[5]";
    ATTRIBUTE lib_model OF Left_Encoder_A(0) : LABEL IS "iocell48";
    ATTRIBUTE Location OF Left_Encoder_A(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF HCSR04_Echo_12(0) : LABEL IS "iocell49";
    ATTRIBUTE Location OF HCSR04_Echo_12(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF HCSR04_Echo_11(0) : LABEL IS "iocell50";
    ATTRIBUTE Location OF HCSR04_Echo_11(0) : LABEL IS "P4[5]";
    ATTRIBUTE lib_model OF HCSR04_Echo_10(0) : LABEL IS "iocell51";
    ATTRIBUTE Location OF HCSR04_Echo_10(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF HCSR04_Echo_9(0) : LABEL IS "iocell52";
    ATTRIBUTE Location OF HCSR04_Echo_9(0) : LABEL IS "P4[6]";
    ATTRIBUTE lib_model OF HCSR04_Echo_8(0) : LABEL IS "iocell53";
    ATTRIBUTE Location OF HCSR04_Echo_8(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF HCSR04_Echo_7(0) : LABEL IS "iocell54";
    ATTRIBUTE Location OF HCSR04_Echo_7(0) : LABEL IS "P11[0]";
    ATTRIBUTE lib_model OF HCSR04_Echo_6(0) : LABEL IS "iocell55";
    ATTRIBUTE Location OF HCSR04_Echo_6(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF HCSR04_Echo_5(0) : LABEL IS "iocell56";
    ATTRIBUTE Location OF HCSR04_Echo_5(0) : LABEL IS "P4[7]";
    ATTRIBUTE lib_model OF HCSR04_Echo_4(0) : LABEL IS "iocell57";
    ATTRIBUTE Location OF HCSR04_Echo_4(0) : LABEL IS "P11[1]";
    ATTRIBUTE lib_model OF HCSR04_Echo_3(0) : LABEL IS "iocell58";
    ATTRIBUTE Location OF HCSR04_Echo_3(0) : LABEL IS "P4[4]";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_is_active : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_is_active : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_109 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_109 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:status_0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:status_2\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:status_3\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:status_3\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:status_0\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:status_2\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:status_2\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:status_3\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Infrared_Mux_Control:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Infrared_Mux_Control:Sync:ctrl_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_109_split_1 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_109_split_1 : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \Infrared_ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(17)]";
    ATTRIBUTE Location OF \Infrared_ADC:cy_psoc4_sar\ : LABEL IS "F(SARADC,0)";
    ATTRIBUTE Location OF \Right_HB25_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE Location OF \Left_HB25_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,2)";
    ATTRIBUTE lib_model OF \HCSR04_Control:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \HCSR04_Control:Sync:ctrl_reg\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF HCSR04_Timeout_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(20)]";
    ATTRIBUTE Location OF \HCSR04_Timer:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE Location OF \EZI2C_1:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF \EZI2C_1:SCB\ : LABEL IS "F(SCB,0)";
    ATTRIBUTE Location OF Right_PhaseCounter_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF Left_PhaseCounter_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF cydff_2 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF cydff_2 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_old_id_3 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_old_id_3 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_old_id_2 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_old_id_2 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_old_id_1 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_old_id_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_old_id_0 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_old_id_0 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_0 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_0 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_1 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_1 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_2 : LABEL IS "macrocell20";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_2 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_3 : LABEL IS "macrocell21";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_3 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_4 : LABEL IS "macrocell22";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_4 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_5 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_5 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_6 : LABEL IS "macrocell24";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_6 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_7 : LABEL IS "macrocell25";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_7 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_8 : LABEL IS "macrocell26";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_8 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_9 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_9 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_10 : LABEL IS "macrocell28";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_10 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_11 : LABEL IS "macrocell29";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_11 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_12 : LABEL IS "macrocell30";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_12 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_13 : LABEL IS "macrocell31";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_13 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_14 : LABEL IS "macrocell32";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_14 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Infrared_Analog_Mux_Decoder_one_hot_15 : LABEL IS "macrocell33";
    ATTRIBUTE Location OF Infrared_Analog_Mux_Decoder_one_hot_15 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF cydff_1 : LABEL IS "macrocell34";
    ATTRIBUTE Location OF cydff_1 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Right_Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \Right_Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_3157 : LABEL IS "macrocell39";
    ATTRIBUTE Location OF Net_3157 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_3156 : LABEL IS "macrocell40";
    ATTRIBUTE Location OF Net_3156 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_3155 : LABEL IS "macrocell41";
    ATTRIBUTE Location OF Net_3155 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF Net_3153 : LABEL IS "macrocell42";
    ATTRIBUTE Location OF Net_3153 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Left_Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \Left_Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_64 : LABEL IS "macrocell47";
    ATTRIBUTE Location OF Net_64 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_112 : LABEL IS "macrocell48";
    ATTRIBUTE Location OF Net_112 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_69 : LABEL IS "macrocell49";
    ATTRIBUTE Location OF Net_69 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_70 : LABEL IS "macrocell50";
    ATTRIBUTE Location OF Net_70 : LABEL IS "U(1,0)";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            cts : IN std_ulogic;
            rts : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic;
            rx_req : OUT std_ulogic;
            tx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            tr_sar_out : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    Net_109_split:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_3 * main_10) + (main_0 * !main_1 * !main_2 * main_3 * main_7) + (main_0 * !main_1 * main_2 * !main_3 * main_5) + (main_0 * !main_1 * main_2 * main_3 * main_9) + (main_0 * main_1 * !main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_2 * main_3 * main_8) + (main_0 * main_1 * main_2 * !main_3 * main_6) + (main_0 * main_1 * main_2 * main_3 * main_11)",
            clken_mode => 1)
        PORT MAP(
            q => Net_109_split,
            main_0 => Net_149_0,
            main_1 => Net_149_1,
            main_2 => Net_149_2,
            main_3 => Net_149_3,
            main_4 => Net_132,
            main_5 => Net_134,
            main_6 => Net_136,
            main_7 => Net_138,
            main_8 => Net_141,
            main_9 => Net_143,
            main_10 => Net_145,
            main_11 => Net_147);

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => open,
            gen_clk_in_0 => open,
            gen_clk_out_1 => Net_75_digital,
            gen_clk_in_1 => dclk_to_genclk,
            gen_clk_in_2 => open,
            gen_clk_out_2 => open,
            gen_clk_in_3 => dclk_to_genclk_1,
            gen_clk_out_3 => Net_1760_digital,
            gen_clk_in_4 => open,
            gen_clk_out_4 => open,
            gen_clk_in_5 => open,
            gen_clk_out_5 => open,
            gen_clk_in_6 => open,
            gen_clk_out_6 => open,
            gen_clk_in_7 => open,
            gen_clk_out_7 => open);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFCLK,
            imo => ClockBlock_IMO,
            ext => ClockBlock_EXTCLK,
            sysclk => ClockBlock_SYSCLK,
            eco => ClockBlock_ECO,
            pll => ClockBlock_PLL0,
            dbl => ClockBlock_PLL1,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFCLK,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            ff_div_10 => \Infrared_ADC:Net_1845_ff10\,
            udb_div_0 => open,
            udb_div_1 => dclk_to_genclk,
            ff_div_2 => \EZI2C_1:Net_847_ff2\,
            ff_div_11 => Net_116_ff11,
            ff_div_12 => Net_74_ff13,
            ff_div_13 => Net_74_ff12,
            udb_div_3 => dclk_to_genclk_1);

    Infrared_Distance_Pin_15:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "49b4ebd1-4161-4cf2-8101-afc28f2af800",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_15(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_15,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_14:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cb52c882-d12a-4398-8b1f-18a914538dcf",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_14(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_14,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_13:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "5f773a7c-2a96-4bca-997b-912de693c5ac",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_13(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_13,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_12:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "9b3953ee-e83e-43ac-b34e-b68627017d46",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_12(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_12,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_11:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4b1879e0-e6ff-494b-b579-ba477e0288fd",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_11(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_11,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_10:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "222c0c57-2c6b-415a-8696-7712431c24cf",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_10(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_10,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_9:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "54be6713-b37d-4e72-a5fc-1ac204172900",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_9(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_9,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_8:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "da1a33b6-c4e9-4472-94dc-b911462f9dd2",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_8(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_8,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "13bea699-82ed-442e-bed0-200561c0f6ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_7(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_7,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "23db3d15-a592-450c-acd2-0d4d51d7f790",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_6(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_6,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "173d5376-552a-4dcf-97a9-dfdb45299309",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_5(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_5,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "2d690e55-ab9a-4200-b80f-fbe51c1400c9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_4(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_4,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "1f1afd05-6fac-4748-acf2-986f004e1862",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_3(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_3,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_HB25_PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "3436c2a4-0b8f-4a7c-b1b7-a4b0bab468fd",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Right_HB25_PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_HB25_PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_HB25_PWM_Pin(0)__PA,
            oe => cydff_2,
            fb => Net_96,
            pin_input => Net_94,
            pad_out => Right_HB25_PWM_Pin(0)_PAD,
            pad_in => Right_HB25_PWM_Pin(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_HB25_Enable_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d4ae4403-1444-4bb7-ada4-ff1dcbe75461",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_HB25_Enable_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_HB25_Enable_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Right_HB25_Enable_Pin(0)__PA,
            oe => open,
            pad_in => Right_HB25_Enable_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "934dcc45-cb1c-4c40-bed5-efd7af0a8e50",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_2(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_2,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0c211515-fee0-4a25-927f-f9a5460f4cfb",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_1(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_1,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Distance_Pin_0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "1501f9a2-dc4d-4586-bcb3-7854d16b1d5f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Infrared_Distance_Pin_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Infrared_Distance_Pin_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Infrared_Distance_Pin_0(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => Infrared_Analog_Mux_Decoder_one_hot_0,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_HB25_PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Left_HB25_PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_HB25_PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_HB25_PWM_Pin(0)__PA,
            oe => cydff_1,
            fb => Net_1370,
            pin_input => Net_1373,
            pad_out => Left_HB25_PWM_Pin(0)_PAD,
            pad_in => Left_HB25_PWM_Pin(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_HB25_Enable_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ff754019-470f-4b14-83ea-6a3b9aa8205f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_HB25_Enable_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_HB25_Enable_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Left_HB25_Enable_Pin(0)__PA,
            oe => open,
            pad_in => Left_HB25_Enable_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2d50bee5-fb53-4aff-a8c5-378c083486ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_2(0)__PA,
            oe => open,
            fb => Net_131,
            pad_in => HCSR04_Echo_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2a3b7994-795d-4226-a5fb-7a3cbe2c559d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_1(0)__PA,
            oe => open,
            fb => Net_130,
            pad_in => HCSR04_Echo_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_0(0)__PA,
            oe => open,
            fb => Net_129,
            pad_in => HCSR04_Echo_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "40e6fa1a-092e-4d4c-be10-59fb16f63e88",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_15(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "94cce30b-d4bc-4238-9b33-2c48290c5db5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_14(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9fa9e13e-7ebe-42e8-a2f0-650cb79b0713",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_13(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4e7a8d50-7ab1-43e6-b23f-24e0f29d69ad",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_12(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9eb7a655-17d2-46e6-a4ab-cc79a2e40e9e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_11(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "daa2c146-0b75-4a22-a3bd-aa78434a661b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_10(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "bb75164b-dc38-4729-a58f-23fb80113bea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_9(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2b380cf5-8763-418b-912e-10104e4dfd30",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_8(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "44645f7d-4c27-48b2-91ca-a5b4c30d274d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_7(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "65c09472-d7df-4f49-85dd-ae61b31982f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_6(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "29b3b7c2-9f68-431c-af2e-c69f05a459aa",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_5(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "db3a8c58-82fa-4455-98df-752cfac34e61",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_4(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6109b8d6-c2df-4997-8d5f-89496904ba01",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_3(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "35bf841d-b7b3-45f6-9e2f-92fde03527c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_2(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "7466e8c0-0a5a-413b-89a1-bdd101c31f2a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_1(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f83fcbd2-b119-424c-b24b-bf74e0d1406c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_0(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_15:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ca3f3a0a-9e81-4cba-9e6b-1ef5252f87e9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_15(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_15",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_15(0)__PA,
            oe => open,
            fb => Net_147,
            pad_in => HCSR04_Echo_15(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \EZI2C_1:sda\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7c22e3c5-da93-4267-9ea2-622856a53add/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \EZI2C_1:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\EZI2C_1:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\EZI2C_1:sda(0)\\__PA\,
            oe => open,
            fb => \EZI2C_1:Net_581\,
            pin_input => open,
            pad_in => \EZI2C_1:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \EZI2C_1:scl\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7c22e3c5-da93-4267-9ea2-622856a53add/22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \EZI2C_1:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\EZI2C_1:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\EZI2C_1:scl(0)\\__PA\,
            oe => open,
            fb => \EZI2C_1:Net_580\,
            pin_input => open,
            pad_in => \EZI2C_1:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8ea2ebf1-9726-4905-b44a-e3cd21d5032c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_14(0)__PA,
            oe => open,
            fb => Net_145,
            pad_in => HCSR04_Echo_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "46f47035-54cf-48dd-beff-bdf65c97a387",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_13(0)__PA,
            oe => open,
            fb => Net_143,
            pad_in => HCSR04_Echo_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "aae7b1cb-e9ba-4242-8455-a3a5469d74ab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Encoder_B(0)__PA,
            oe => open,
            fb => Net_3193,
            pad_in => Right_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Right_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e7264b98-5bb1-4c79-bbb6-61eb3a4b7046",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Right_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Right_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Right_Encoder_A(0)__PA,
            oe => open,
            fb => Net_3194,
            pad_in => Right_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e1faed9a-c732-4623-bbe1-09cb493919ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Encoder_B(0)__PA,
            oe => open,
            fb => Net_3174,
            pad_in => Left_Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Left_Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "afd8974a-1c95-4489-8b1e-cedbb3db1258",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Left_Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Left_Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Left_Encoder_A(0)__PA,
            oe => open,
            fb => Net_3173,
            pad_in => Left_Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "463e1766-e36b-4b00-886b-e05706aeed9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_12(0)__PA,
            oe => open,
            fb => Net_142,
            pad_in => HCSR04_Echo_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d09decf1-4308-4711-88fc-1efd006bcf74",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_11(0)__PA,
            oe => open,
            fb => Net_141,
            pad_in => HCSR04_Echo_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6527c387-bff4-46c4-94e8-a8a1d09ba100",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_10(0)__PA,
            oe => open,
            fb => Net_140,
            pad_in => HCSR04_Echo_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5ed8a63f-b714-466e-8478-008b4751564a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_9(0)__PA,
            oe => open,
            fb => Net_138,
            pad_in => HCSR04_Echo_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1846302f-954e-47f2-b149-777c370bd83d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_8(0)__PA,
            oe => open,
            fb => Net_137,
            pad_in => HCSR04_Echo_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a06fbc30-f5cf-4330-af3b-7470cdaac4ec",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_7(0)__PA,
            oe => open,
            fb => Net_136,
            pad_in => HCSR04_Echo_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "777d4b8e-ac42-470d-bd85-0be32ff8670c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_6(0)__PA,
            oe => open,
            fb => Net_135,
            pad_in => HCSR04_Echo_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b6a17cc3-55c8-4513-859c-a3cfda6e1b01",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_5(0)__PA,
            oe => open,
            fb => Net_134,
            pad_in => HCSR04_Echo_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2ef10df9-a843-4170-aa0d-9501a21c2155",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_4(0)__PA,
            oe => open,
            fb => Net_133,
            pad_in => HCSR04_Echo_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9f3f8a95-eee9-47de-a24f-b1dbf7dffb58",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Echo_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_3(0)__PA,
            oe => open,
            fb => Net_132,
            pad_in => HCSR04_Echo_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Infrared_Analog_Mux_Decoder_is_active:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_7) + (main_0 * !main_7) + (!main_1 * main_6) + (main_1 * !main_6) + (!main_2 * main_5) + (main_2 * !main_5) + (!main_3 * main_4) + (main_3 * !main_4)",
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_is_active,
            main_0 => Net_1809_0,
            main_1 => Net_1809_1,
            main_2 => Net_1809_2,
            main_3 => Net_1809_3,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_5 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_6 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_7 => Infrared_Analog_Mux_Decoder_old_id_0);

    Net_109:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => Net_109,
            main_0 => Net_109_split,
            main_1 => Net_109_split_1);

    \Right_Phase_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:status_0\,
            main_0 => \Right_Phase_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Right_Phase_Counter:CounterUDB:prevCompare\);

    \Right_Phase_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:status_2\,
            main_0 => \Right_Phase_Counter:CounterUDB:overflow\,
            main_1 => \Right_Phase_Counter:CounterUDB:overflow_reg_i\);

    \Right_Phase_Counter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:status_3\,
            main_0 => \Right_Phase_Counter:CounterUDB:status_1\,
            main_1 => \Right_Phase_Counter:CounterUDB:underflow_reg_i\);

    \Right_Phase_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:count_enable\,
            main_0 => \Right_Phase_Counter:CounterUDB:count_stored_i\,
            main_1 => Net_3157);

    \Left_Phase_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:status_0\,
            main_0 => \Left_Phase_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Left_Phase_Counter:CounterUDB:prevCompare\);

    \Left_Phase_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:status_2\,
            main_0 => \Left_Phase_Counter:CounterUDB:overflow\,
            main_1 => \Left_Phase_Counter:CounterUDB:overflow_reg_i\);

    \Left_Phase_Counter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:status_3\,
            main_0 => \Left_Phase_Counter:CounterUDB:status_1\,
            main_1 => \Left_Phase_Counter:CounterUDB:underflow_reg_i\);

    \Left_Phase_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:count_enable\,
            main_0 => \Left_Phase_Counter:CounterUDB:count_stored_i\,
            main_1 => Net_64);

    \Infrared_Mux_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Infrared_Mux_Control:control_7\,
            control_6 => \Infrared_Mux_Control:control_6\,
            control_5 => \Infrared_Mux_Control:control_5\,
            control_4 => \Infrared_Mux_Control:control_4\,
            control_3 => Net_1809_3,
            control_2 => Net_1809_2,
            control_1 => Net_1809_1,
            control_0 => Net_1809_0,
            busclk => ClockBlock_HFCLK);

    Net_109_split_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_3 * main_4 * !main_5 * !main_6) + (main_1 * main_3 * !main_4 * !main_5 * !main_6) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_3 * !main_4 * !main_5 * main_6 * main_9) + (!main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_3 * !main_4 * main_5 * main_6 * main_11) + (!main_3 * main_4 * !main_5 * main_6 * main_10) + (!main_3 * main_4 * main_5 * !main_6 * main_8)",
            clken_mode => 1)
        PORT MAP(
            q => Net_109_split_1,
            main_0 => Net_131,
            main_1 => Net_130,
            main_2 => Net_129,
            main_3 => Net_149_0,
            main_4 => Net_149_1,
            main_5 => Net_149_2,
            main_6 => Net_149_3,
            main_7 => Net_133,
            main_8 => Net_135,
            main_9 => Net_137,
            main_10 => Net_140,
            main_11 => Net_142);

    \Infrared_ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \Infrared_ADC:Net_3112\,
            clock => ClockBlock_HFCLK);

    \Infrared_ADC:cy_psoc4_sar\:p4sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \Infrared_ADC:Net_1845_ff10\,
            sample_done => Net_3069,
            chan_id_valid => \Infrared_ADC:Net_3108\,
            chan_id_3 => \Infrared_ADC:Net_3109_3\,
            chan_id_2 => \Infrared_ADC:Net_3109_2\,
            chan_id_1 => \Infrared_ADC:Net_3109_1\,
            chan_id_0 => \Infrared_ADC:Net_3109_0\,
            data_valid => \Infrared_ADC:Net_3110\,
            data_11 => \Infrared_ADC:Net_3111_11\,
            data_10 => \Infrared_ADC:Net_3111_10\,
            data_9 => \Infrared_ADC:Net_3111_9\,
            data_8 => \Infrared_ADC:Net_3111_8\,
            data_7 => \Infrared_ADC:Net_3111_7\,
            data_6 => \Infrared_ADC:Net_3111_6\,
            data_5 => \Infrared_ADC:Net_3111_5\,
            data_4 => \Infrared_ADC:Net_3111_4\,
            data_3 => \Infrared_ADC:Net_3111_3\,
            data_2 => \Infrared_ADC:Net_3111_2\,
            data_1 => \Infrared_ADC:Net_3111_1\,
            data_0 => \Infrared_ADC:Net_3111_0\,
            tr_sar_out => Net_3070,
            irq => \Infrared_ADC:Net_3112\,
            sw_negvref => open,
            cfg_st_sel_1 => open,
            cfg_st_sel_0 => open,
            cfg_average => open,
            cfg_resolution => open,
            cfg_differential => open,
            trigger => open,
            data_hilo_sel => open);

    \Right_HB25_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_74_ff13,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_3050,
            tr_overflow => Net_3049,
            tr_compare_match => Net_3051,
            line_out => Net_94,
            line_out_compl => Net_3052,
            interrupt => Net_3048);

    \Left_HB25_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_74_ff12,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_3032,
            tr_overflow => Net_3031,
            tr_compare_match => Net_3033,
            line_out => Net_1373,
            line_out_compl => Net_3034,
            interrupt => Net_3030);

    \HCSR04_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \HCSR04_Control:control_7\,
            control_6 => \HCSR04_Control:control_6\,
            control_5 => \HCSR04_Control:control_5\,
            control_4 => \HCSR04_Control:control_4\,
            control_3 => Net_149_3,
            control_2 => Net_149_2,
            control_1 => Net_149_1,
            control_0 => Net_149_0,
            busclk => ClockBlock_HFCLK);

    HCSR04_Timeout_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_118,
            clock => ClockBlock_HFCLK);

    \HCSR04_Timer:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_116_ff11,
            capture => Net_109,
            count => '1',
            reload => Net_109,
            stop => Net_109,
            start => Net_109,
            tr_underflow => Net_3075,
            tr_overflow => Net_3074,
            tr_compare_match => Net_3076,
            line_out => Net_3077,
            line_out_compl => Net_3078,
            interrupt => Net_118);

    \EZI2C_1:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3300,
            clock => ClockBlock_HFCLK);

    \EZI2C_1:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 0)
        PORT MAP(
            clock => \EZI2C_1:Net_847_ff2\,
            interrupt => Net_3300,
            rx => open,
            tx => \EZI2C_1:Net_1062\,
            cts => open,
            rts => \EZI2C_1:Net_1053\,
            mosi_m => \EZI2C_1:Net_1061\,
            miso_m => open,
            select_m_3 => \EZI2C_1:ss_3\,
            select_m_2 => \EZI2C_1:ss_2\,
            select_m_1 => \EZI2C_1:ss_1\,
            select_m_0 => \EZI2C_1:ss_0\,
            sclk_m => \EZI2C_1:Net_1059\,
            mosi_s => open,
            miso_s => \EZI2C_1:Net_1055\,
            select_s => open,
            sclk_s => open,
            scl => \EZI2C_1:Net_580\,
            sda => \EZI2C_1:Net_581\,
            tx_req => Net_3303,
            rx_req => Net_3302);

    Right_PhaseCounter_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_3168,
            clock => ClockBlock_HFCLK);

    \Right_Phase_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            status_6 => \Right_Phase_Counter:CounterUDB:status_6\,
            status_5 => \Right_Phase_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Right_Phase_Counter:CounterUDB:status_3\,
            status_2 => \Right_Phase_Counter:CounterUDB:status_2\,
            status_1 => \Right_Phase_Counter:CounterUDB:status_1\,
            status_0 => \Right_Phase_Counter:CounterUDB:status_0\,
            interrupt => Net_3168);

    \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_3156,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_3156,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_3156,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_3156,
            cs_addr_1 => \Right_Phase_Counter:CounterUDB:count_enable\,
            z0_comb => \Right_Phase_Counter:CounterUDB:status_1\,
            f0_comb => \Right_Phase_Counter:CounterUDB:overflow\,
            cl1_comb => \Right_Phase_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Right_Phase_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Right_Phase_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Right_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    Left_PhaseCounter_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2621,
            clock => ClockBlock_HFCLK);

    \Left_Phase_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            status_6 => \Left_Phase_Counter:CounterUDB:status_6\,
            status_5 => \Left_Phase_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Left_Phase_Counter:CounterUDB:status_3\,
            status_2 => \Left_Phase_Counter:CounterUDB:status_2\,
            status_1 => \Left_Phase_Counter:CounterUDB:status_1\,
            status_0 => \Left_Phase_Counter:CounterUDB:status_0\,
            interrupt => Net_2621);

    \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Left_Phase_Counter:CounterUDB:count_enable\,
            z0_comb => \Left_Phase_Counter:CounterUDB:status_1\,
            f0_comb => \Left_Phase_Counter:CounterUDB:overflow\,
            cl1_comb => \Left_Phase_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Left_Phase_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Left_Phase_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Left_Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    cydff_2:macrocell
        GENERIC MAP(
            clken_mode => 1)
        PORT MAP(
            q => cydff_2,
            ap_0 => Net_96);

    Infrared_Analog_Mux_Decoder_old_id_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_old_id_3,
            clock_0 => Net_1760_digital,
            main_0 => Net_1809_3);

    Infrared_Analog_Mux_Decoder_old_id_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_old_id_2,
            clock_0 => Net_1760_digital,
            main_0 => Net_1809_2);

    Infrared_Analog_Mux_Decoder_old_id_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_old_id_1,
            clock_0 => Net_1760_digital,
            main_0 => Net_1809_1);

    Infrared_Analog_Mux_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_old_id_0,
            clock_0 => Net_1760_digital,
            main_0 => Net_1809_0);

    Infrared_Analog_Mux_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_0,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_1,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_2,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_3,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_4,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_5,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_6,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_7,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_8,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_9,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_10:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_10,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_11:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_11,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_12:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_12,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_13:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_13,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_14:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_14,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    Infrared_Analog_Mux_Decoder_one_hot_15:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Infrared_Analog_Mux_Decoder_one_hot_15,
            clock_0 => Net_1760_digital,
            main_0 => Infrared_Analog_Mux_Decoder_is_active,
            main_1 => Infrared_Analog_Mux_Decoder_old_id_3,
            main_2 => Infrared_Analog_Mux_Decoder_old_id_2,
            main_3 => Infrared_Analog_Mux_Decoder_old_id_1,
            main_4 => Infrared_Analog_Mux_Decoder_old_id_0);

    cydff_1:macrocell
        GENERIC MAP(
            clken_mode => 1)
        PORT MAP(
            q => cydff_1,
            ap_0 => Net_1370);

    \Right_Phase_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Right_Phase_Counter:CounterUDB:overflow\);

    \Right_Phase_Counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:underflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Right_Phase_Counter:CounterUDB:status_1\);

    \Right_Phase_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:prevCompare\,
            clock_0 => Net_75_digital,
            main_0 => \Right_Phase_Counter:CounterUDB:cmp_out_i\);

    \Right_Phase_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Right_Phase_Counter:CounterUDB:count_stored_i\,
            clock_0 => Net_75_digital,
            main_0 => Net_3157);

    Net_3157:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3157,
            clock_0 => Net_75_digital,
            main_0 => Net_3155,
            main_1 => Net_3153,
            main_2 => Net_3193,
            main_3 => Net_3194);

    Net_3156:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3156,
            clock_0 => Net_75_digital,
            main_0 => Net_3155,
            main_1 => Net_3153,
            main_2 => Net_3193,
            main_3 => Net_3194);

    Net_3155:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3155,
            clock_0 => Net_75_digital,
            main_0 => Net_3193);

    Net_3153:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3153,
            clock_0 => Net_75_digital,
            main_0 => Net_3194);

    \Left_Phase_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Left_Phase_Counter:CounterUDB:overflow\);

    \Left_Phase_Counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:underflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Left_Phase_Counter:CounterUDB:status_1\);

    \Left_Phase_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:prevCompare\,
            clock_0 => Net_75_digital,
            main_0 => \Left_Phase_Counter:CounterUDB:cmp_out_i\);

    \Left_Phase_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Left_Phase_Counter:CounterUDB:count_stored_i\,
            clock_0 => Net_75_digital,
            main_0 => Net_64);

    Net_64:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_64,
            clock_0 => Net_75_digital,
            main_0 => Net_69,
            main_1 => Net_70,
            main_2 => Net_3174,
            main_3 => Net_3173);

    Net_112:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_112,
            clock_0 => Net_75_digital,
            main_0 => Net_69,
            main_1 => Net_70,
            main_2 => Net_3174,
            main_3 => Net_3173);

    Net_69:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_69,
            clock_0 => Net_75_digital,
            main_0 => Net_3174);

    Net_70:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_70,
            clock_0 => Net_75_digital,
            main_0 => Net_3173);

END __DEFAULT__;
