---
layout: default
title: Documentation Index
nav_order: 1
---

# ğŸ“š AITL Silicon Pathway â€” Documentation Index
Welcome to the official documentation site for **AITL Silicon Pathway**.  
This page serves as the root index for all chapters, diagrams, and reference materials.

---

## ğŸ”— Official Links

| Language | GitHub Pages ğŸŒ | GitHub ğŸ’» |
|----------|----------------|-----------|
| ğŸ‡ºğŸ‡¸ English | [![GitHub Pages EN](https://img.shields.io/badge/GitHub%20Pages-English-brightgreen?logo=github)](https://samizo-aitl.github.io/aitl-silicon-pathway/) | [![GitHub Repo EN](https://img.shields.io/badge/GitHub-English-blue?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/tree/main) |

---

# ğŸ§­ Full System Pathway

```mermaid
flowchart LR
    PY[Python Baseline Model<br/>(AITL Controller)] --> SPEC[FSM Spec<br/>state table, I/O]
    SPEC --> RTL[Verilog RTL<br/>(FSM + glue logic)]
    RTL --> OL[OpenLane Flow<br/>synthesis, P&amp;R]
    OL --> GDS[GDSII Layout]
    GDS --> MAGIC[Magic<br/>RC extraction]
    MAGIC --> SPICE[ngspice<br/>timing &amp; waveform analysis]
```

The project explores the complete engineering pipeline:

**Python â†’ Verilog (RTL) â†’ OpenLane â†’ GDSII â†’ Magic RC Extraction â†’ SPICE Simulation**

---

# ğŸ“˜ Chapter Index

| Chapter | GitHub Pages | GitHub Source | Description |
|--------|--------------|---------------|-------------|
| **Chapter 1** | [docs/chapter1](/docs/chapter1/index.md) | [/chapter1_python_model](/chapter1_python_model/index.md) | Python baseline model (PID Ã— FSM Ã— LLM) |
| **Chapter 2** | *(coming soon)*  | *(coming soon)* | RTL design of FSM (Verilog) |
| **Chapter 3** | *(coming soon)*  | *(coming soon)* | OpenLane ASIC flow (RTL â†’ GDSII) |
| **Chapter 4** | *(coming soon)*  | *(coming soon)* | Magic extraction â†’ SPICE netlist |
| **Chapter 5** | *(coming soon)*  | *(coming soon)* | Timing & waveform analysis using ngspice |

---

# ğŸ§© AITL Architecture Overview

```mermaid
flowchart TD
    SP[Setpoint r(t)] --> E[Error e(t) = r(t) - y(t)]
    Y[Measured y(t)] --> E

    E --> PID[PID Controller]
    PID --> U[Control output u(t)]
    U --> PLANT[Plant / System]
    PLANT --> Y

    subgraph FSM[Supervisory FSM Layer]
        MODE[Mode: IDLE / STARTUP / RUN / FAULT]
    end

    MODE -->|enable / disable| PID
    PLANT -->|status / fault flags| FSM

    subgraph LLM[LLM Layer (Advisor / Redesign)]
        LOGS[Logs / Telemetry / History]
    end

    FSM -->|events &amp; traces| LOGS
    LOGS -->|retune gains Kp, Ki, Kd| PID
    LOGS -->|update transition rules| FSM
```

The AITL architecture consists of:

- **PID Layer** â€” Numerical real-time control  
- **FSM Layer** â€” Supervisory logic (canonical model for RTL)  
- **LLM Layer** â€” Adaptive meta-controller  

---

# ğŸ“„ Detailed Documentation Structure

```
docs/
â”œâ”€ index.md 
â”œâ”€ chapter1/
â”‚  â”œâ”€ index.md
â”‚  â”œâ”€ overview.md
â”‚  â”œâ”€ python_model.md
â”‚  â”œâ”€ fsm.md
â”‚  â”œâ”€ api.md
â”‚  â”œâ”€ getting_started.md
â”‚  â””â”€ images/
â”‚     â”œâ”€ aitl_3layer.png
â”‚     â”œâ”€ fsm_state_diagram.png
â”‚     â”œâ”€ controller_data_flow.png
â”‚     â””â”€ step_response_timeline.png
â”œâ”€ chapter2/
â”œâ”€ chapter3/
â”œâ”€ chapter4/
â”œâ”€ chapter5/
â””â”€ README.md
```

---

# ğŸ”— Quick Navigation

- ğŸ‘‰ [Chapter 1 â€” Python Baseline](/docs/chapter1/index.md)  
- ğŸ‘‰ [Chapter 2 â€” FSM to Verilog](/docs/chapter2/index.md)  
- ğŸ‘‰ [Chapter 3 â€” OpenLane Flow](/docs/chapter3/index.md)  
- ğŸ‘‰ [Chapter 4 â€” Extraction & SPICE](/docs/chapter4/index.md)  
- ğŸ‘‰ [Chapter 5 â€” Timing Analysis](/docs/chapter5/index.md)

---

## ğŸ‘¤ Author

| ğŸ“Œ Item | Details |
|--------|---------|
| **Name** | Shinichi Samizo |
| **Education** | M.S. in Electrical and Electronic Engineering, Shinshu University |
| **Career** | Former Engineer at Seiko Epson Corporation (since 1997) |
| **Expertise** | Semiconductor devices (logic, memory, high-voltage mixed-signal)<br>Thin-film piezo actuators for inkjet systems<br>PrecisionCore printhead productization, BOM management, ISO training |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X (Twitter)** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |

---

# ğŸ“„ License

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](https://samizo-aitl.github.io/aitl-silicon-pathway/#-license)

| Item | License | Description |
|------|---------|-------------|
| **Source Code** | MIT | Free to use, modify, redistribute |
| **Text Materials** | CC BY 4.0 / CC BY-SA 4.0 | Attribution & share-alike rules |
| **Figures & Diagrams** | CC BY-NC 4.0 | Non-commercial use |
| **External References** | Original license applies | Cite properly |

---

# ğŸ’¬ Feedback

> Feedback, ideas, and discussions are welcome.

[![ğŸ’¬ GitHub Discussions](https://img.shields.io/badge/ğŸ’¬%20GitHub-Discussions-brightgreen?logo=github)](https://github.com/Samizo-AITL/aitl-silicon-pathway/discussions)
