{"sha": "1a79721fa34bbbbaefc3fe7708a1b2324599458b", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MWE3OTcyMWZhMzRiYmJiYWVmYzNmZTc3MDhhMWIyMzI0NTk5NDU4Yg==", "commit": {"author": {"name": "Richard Sandiford", "email": "rdsandiford@googlemail.com", "date": "2013-12-10T18:17:30Z"}, "committer": {"name": "Richard Sandiford", "email": "rsandifo@gcc.gnu.org", "date": "2013-12-10T18:17:30Z"}, "message": "tilegx.md (insn_ld_add<bitsuffix>): Use register_operand rather than pointer_operand.\n\ngcc/\n\t* config/tilegx/tilegx.md (insn_ld_add<bitsuffix>): Use\n\tregister_operand rather than pointer_operand.  Add modes to the\n\toperands.\n\t(insn_ldna_add<bitsuffix>): Likewise.\n\t(insn_ld<I124MODE:n><s>_add<I48MODE:bitsuffix>): Likewise.\n\t(insn_ldnt_add<bitsuffix>): Likewise.\n\t(insn_ldnt<I124MODE:n><s>_add<I48MODE:bitsuffix>): Likewise.\n\t(insn_ld_add_L2<bitsuffix>): Likewise.\n\t(insn_ldna_add_L2<bitsuffix>): Likewise.\n\t(insn_ld<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>): Likewise.\n\t(insn_ldnt_add_L2<bitsuffix>): Likewise.\n\t(insn_ldnt<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>): Likewise.\n\t(insn_ld_add_miss<bitsuffix>): Likewise.\n\t(insn_ldna_add_miss<bitsuffix>): Likewise.\n\t(insn_ld<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>): Likewise.\n\t(insn_ldnt_add_miss<bitsuffix>): Likewise.\n\t(insn_ldnt<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>): Likewise.\n\t(insn_st_add<bitsuffix>): Likewise.\n\t(insn_st<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n\t(*insn_st<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n\t(insn_stnt_add<bitsuffix>): Likewise.\n\t(insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n\t(*insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n\t(vec_pack_<pack_optab>_v4hi): Use register_operand rather than\n\treg_or_0_operand for operand 0.\n\t(insn_v2<pack_insn>): Likewise.\n\t(vec_pack_hipart_v4hi): Likewise.\n\t(insn_v2packh): Likewise.\n\t(vec_pack_ssat_v2si): Likewise.\n\t(insn_v4packsc): Likewise.\n\nFrom-SVN: r205868", "tree": {"sha": "a4800f8d4b9d8e6f50856f1eb778b48d19ab2102", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a4800f8d4b9d8e6f50856f1eb778b48d19ab2102"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1a79721fa34bbbbaefc3fe7708a1b2324599458b", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a79721fa34bbbbaefc3fe7708a1b2324599458b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1a79721fa34bbbbaefc3fe7708a1b2324599458b", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1a79721fa34bbbbaefc3fe7708a1b2324599458b/comments", "author": {"login": "rsandifo", "id": 4235983, "node_id": "MDQ6VXNlcjQyMzU5ODM=", "avatar_url": "https://avatars.githubusercontent.com/u/4235983?v=4", "gravatar_id": "", "url": "https://api.github.com/users/rsandifo", "html_url": "https://github.com/rsandifo", "followers_url": "https://api.github.com/users/rsandifo/followers", "following_url": "https://api.github.com/users/rsandifo/following{/other_user}", "gists_url": "https://api.github.com/users/rsandifo/gists{/gist_id}", "starred_url": "https://api.github.com/users/rsandifo/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/rsandifo/subscriptions", "organizations_url": "https://api.github.com/users/rsandifo/orgs", "repos_url": "https://api.github.com/users/rsandifo/repos", "events_url": "https://api.github.com/users/rsandifo/events{/privacy}", "received_events_url": "https://api.github.com/users/rsandifo/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "892f292414c8e54bb85216d50fea40ce547716b0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/892f292414c8e54bb85216d50fea40ce547716b0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/892f292414c8e54bb85216d50fea40ce547716b0"}], "stats": {"total": 171, "additions": 102, "deletions": 69}, "files": [{"sha": "2c6dd41f87fc7de99d4c8a76b4182ae24028df1c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 33, "deletions": 0, "changes": 33, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a79721fa34bbbbaefc3fe7708a1b2324599458b/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a79721fa34bbbbaefc3fe7708a1b2324599458b/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1a79721fa34bbbbaefc3fe7708a1b2324599458b", "patch": "@@ -1,3 +1,36 @@\n+2013-12-10  Richard Sandiford  <rdsandiford@googlemail.com>\n+\n+\t* config/tilegx/tilegx.md (insn_ld_add<bitsuffix>): Use\n+\tregister_operand rather than pointer_operand.  Add modes to the\n+\toperands.\n+\t(insn_ldna_add<bitsuffix>): Likewise.\n+\t(insn_ld<I124MODE:n><s>_add<I48MODE:bitsuffix>): Likewise.\n+\t(insn_ldnt_add<bitsuffix>): Likewise.\n+\t(insn_ldnt<I124MODE:n><s>_add<I48MODE:bitsuffix>): Likewise.\n+\t(insn_ld_add_L2<bitsuffix>): Likewise.\n+\t(insn_ldna_add_L2<bitsuffix>): Likewise.\n+\t(insn_ld<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>): Likewise.\n+\t(insn_ldnt_add_L2<bitsuffix>): Likewise.\n+\t(insn_ldnt<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>): Likewise.\n+\t(insn_ld_add_miss<bitsuffix>): Likewise.\n+\t(insn_ldna_add_miss<bitsuffix>): Likewise.\n+\t(insn_ld<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>): Likewise.\n+\t(insn_ldnt_add_miss<bitsuffix>): Likewise.\n+\t(insn_ldnt<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>): Likewise.\n+\t(insn_st_add<bitsuffix>): Likewise.\n+\t(insn_st<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n+\t(*insn_st<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n+\t(insn_stnt_add<bitsuffix>): Likewise.\n+\t(insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n+\t(*insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>): Likewise.\n+\t(vec_pack_<pack_optab>_v4hi): Use register_operand rather than\n+\treg_or_0_operand for operand 0.\n+\t(insn_v2<pack_insn>): Likewise.\n+\t(vec_pack_hipart_v4hi): Likewise.\n+\t(insn_v2packh): Likewise.\n+\t(vec_pack_ssat_v2si): Likewise.\n+\t(insn_v4packsc): Likewise.\n+\n 2013-12-10  H.J. Lu  <hongjiu.lu@intel.com>\n \n \t* basic-block.h (gcov_working_set_t): Put back typedef. "}, {"sha": "379b305a939443591aae4c74305c187dc8824eae", "filename": "gcc/config/tilegx/tilegx.md", "status": "modified", "additions": 69, "deletions": 69, "changes": 138, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1a79721fa34bbbbaefc3fe7708a1b2324599458b/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1a79721fa34bbbbaefc3fe7708a1b2324599458b/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Ftilegx.md?ref=1a79721fa34bbbbaefc3fe7708a1b2324599458b", "patch": "@@ -3284,9 +3284,9 @@\n   \"\")\n \n (define_insn \"insn_ld_add<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (mem:DI (match_dup 3)))]\n   \"\"\n@@ -3302,9 +3302,9 @@\n   [(set_attr \"type\" \"X1_2cycle\")])\n \n (define_insn \"insn_ldna_add<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (mem:DI (and:DI (match_dup 3) (const_int -8))))]\n   \"\"\n@@ -3318,9 +3318,9 @@\n   \"\")\n \n (define_insn \"insn_ld<I124MODE:n><s>_add<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI (mem:I124MODE (match_dup 3))))]\n   \"\"\n@@ -3338,9 +3338,9 @@\n   [(set_attr \"type\" \"X1_2cycle\")])\n \n (define_insn \"insn_ldnt_add<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(mem:DI (match_dup 3))]\n                    UNSPEC_NON_TEMPORAL))]\n@@ -3359,9 +3359,9 @@\n   [(set_attr \"type\" \"X1_2cycle\")])\n \n (define_insn \"insn_ldnt<I124MODE:n><s>_add<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI (unspec:I124MODE [(mem:I124MODE (match_dup 3))]\n \t\t\t\t\tUNSPEC_NON_TEMPORAL)))]\n@@ -3380,9 +3380,9 @@\n   [(set_attr \"type\" \"Y2_L2\")])\n \n (define_insn \"insn_ld_add_L2<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(mem:DI (match_dup 3))]\n \t\t   UNSPEC_LATENCY_L2))]\n@@ -3400,9 +3400,9 @@\n   [(set_attr \"type\" \"X1_L2\")])\n \n (define_insn \"insn_ldna_add_L2<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(mem:DI (and:DI (match_dup 3) (const_int -8)))]\n \t\t   UNSPEC_LATENCY_L2))]\n@@ -3421,9 +3421,9 @@\n   [(set_attr \"type\" \"Y2_L2\")])\n \n (define_insn \"insn_ld<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI (unspec:I124MODE [(mem:I124MODE (match_dup 3))]\n \t\t\t\t\tUNSPEC_LATENCY_L2)))]\n@@ -3444,9 +3444,9 @@\n   [(set_attr \"type\" \"X1_L2\")])\n \n (define_insn \"insn_ldnt_add_L2<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(unspec:DI\n                      [(mem:DI (match_dup 3))]\n@@ -3469,9 +3469,9 @@\n   [(set_attr \"type\" \"X1_L2\")])\n \n (define_insn \"insn_ldnt<I124MODE:n><s>_add_L2<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI\n \t (unspec:I124MODE [(unspec:I124MODE\n@@ -3493,9 +3493,9 @@\n   [(set_attr \"type\" \"Y2_miss\")])\n \n (define_insn \"insn_ld_add_miss<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(mem:DI (match_dup 3))]\n \t\t   UNSPEC_LATENCY_MISS))]\n@@ -3513,9 +3513,9 @@\n   [(set_attr \"type\" \"X1_miss\")])\n \n (define_insn \"insn_ldna_add_miss<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(mem:DI (and:DI (match_dup 3) (const_int -8)))]\n \t\t   UNSPEC_LATENCY_MISS))]\n@@ -3534,9 +3534,9 @@\n   [(set_attr \"type\" \"Y2_miss\")])\n \n (define_insn \"insn_ld<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI (unspec:I124MODE [(mem:I124MODE (match_dup 3))]\n \t\t\t\t\tUNSPEC_LATENCY_MISS)))]\n@@ -3557,9 +3557,9 @@\n   [(set_attr \"type\" \"X1_miss\")])\n \n (define_insn \"insn_ldnt_add_miss<bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (unspec:DI [(unspec:DI\n                      [(mem:DI (match_dup 3))]\n@@ -3582,9 +3582,9 @@\n   [(set_attr \"type\" \"X1_miss\")])\n \n (define_insn \"insn_ldnt<I124MODE:n><s>_add_miss<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 1 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"1\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 1 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"1\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (match_operand:DI 0 \"register_operand\" \"=r\")\n         (any_extend:DI\n \t (unspec:I124MODE [(unspec:I124MODE\n@@ -3969,9 +3969,9 @@\n   \"\")\n \n (define_insn \"insn_st_add<bitsuffix>\"\n-  [(set (match_operand:I48MODE 0 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"0\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"0\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (mem:DI (match_dup 3))\n         (match_operand:DI 1 \"reg_or_0_operand\" \"rO\"))]\n   \"\"\n@@ -3988,9 +3988,9 @@\n \n (define_expand \"insn_st<I124MODE:n>_add<I48MODE:bitsuffix>\"\n   [(parallel\n-    [(set (match_operand:I48MODE 0 \"pointer_operand\" \"\")\n-\t  (plus:I48MODE (match_operand 3 \"pointer_operand\" \"\")\n-\t\t\t(match_operand 2 \"s8bit_cint_operand\" \"\")))\n+    [(set (match_operand:I48MODE 0 \"register_operand\" \"\")\n+\t  (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"\")\n+\t\t\t(match_operand:I48MODE 2 \"s8bit_cint_operand\" \"\")))\n      (set (mem:I124MODE (match_dup 3))\n \t  (match_operand:DI 1 \"reg_or_0_operand\" \"\"))])]\n   \"\"\n@@ -4000,9 +4000,9 @@\n })\n \n (define_insn \"*insn_st<I124MODE:n>_add<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 0 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"0\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"0\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (mem:I124MODE (match_dup 3))\n         (match_operand:I124MODE 1 \"reg_or_0_operand\" \"rO\"))]\n   \"\"\n@@ -4020,9 +4020,9 @@\n   [(set_attr \"type\" \"X1\")])\n \n (define_insn \"insn_stnt_add<bitsuffix>\"\n-  [(set (match_operand:I48MODE 0 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"0\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"0\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (mem:DI (unspec:I48MODE [(match_dup 3)] UNSPEC_NON_TEMPORAL))\n         (match_operand:DI 1 \"reg_or_0_operand\" \"rO\"))]\n   \"\"\n@@ -4048,9 +4048,9 @@\n \n (define_expand \"insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>\"\n   [(parallel\n-    [(set (match_operand:I48MODE 0 \"pointer_operand\" \"\")\n-\t  (plus:I48MODE (match_operand 3 \"pointer_operand\" \"\")\n-\t\t\t(match_operand 2 \"s8bit_cint_operand\" \"\")))\n+    [(set (match_operand:I48MODE 0 \"register_operand\" \"\")\n+\t  (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"\")\n+\t\t\t(match_operand:I48MODE 2 \"s8bit_cint_operand\" \"\")))\n      (set (mem:I124MODE (unspec:I48MODE [(match_dup 3)] UNSPEC_NON_TEMPORAL))\n \t  (match_operand:DI 1 \"reg_or_0_operand\" \"rO\"))])]\n   \"\"\n@@ -4060,9 +4060,9 @@\n })\n \n (define_insn \"*insn_stnt<I124MODE:n>_add<I48MODE:bitsuffix>\"\n-  [(set (match_operand:I48MODE 0 \"pointer_operand\" \"=r\")\n-        (plus:I48MODE (match_operand 3 \"pointer_operand\" \"0\")\n-\t\t      (match_operand 2 \"s8bit_cint_operand\" \"i\")))\n+  [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n+        (plus:I48MODE (match_operand:I48MODE 3 \"register_operand\" \"0\")\n+\t\t      (match_operand:I48MODE 2 \"s8bit_cint_operand\" \"i\")))\n    (set (mem:I124MODE (unspec:I48MODE [(match_dup 3)] UNSPEC_NON_TEMPORAL))\n         (match_operand:I124MODE 1 \"reg_or_0_operand\" \"rO\"))]\n   \"\"\n@@ -4828,7 +4828,7 @@\n ;;    {B3,B2,B1,B0} {A3,A2,A1,A0}\n ;; => {A3,A2,A1,A0,B3,B2,B1,B0}\n (define_insn \"vec_pack_<pack_optab>_v4hi\"\n-  [(set (match_operand:V8QI 0 \"reg_or_0_operand\" \"=r\")\n+  [(set (match_operand:V8QI 0 \"register_operand\" \"=r\")\n \t(vec_concat:V8QI\n \t (v2pack:V4QI (match_operand:V4HI 1 \"reg_or_0_operand\" \"rO\"))\n \t (v2pack:V4QI (match_operand:V4HI 2 \"reg_or_0_operand\" \"rO\"))))]\n@@ -4837,7 +4837,7 @@\n   [(set_attr \"type\" \"X01\")])\n \n (define_expand \"insn_v2<pack_insn>\"\n-  [(set (match_operand:DI 0 \"reg_or_0_operand\" \"\")\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n \t(vec_concat:V8QI\n \t (v2pack:V4QI (match_operand:DI 2 \"reg_or_0_operand\" \"\"))\n \t (v2pack:V4QI (match_operand:DI 1 \"reg_or_0_operand\" \"\"))))]\n@@ -4855,7 +4855,7 @@\n ;;    {B3,B2,B1,B0} {A3,A2,A1,A0}\n ;; => {A3_hi,A2_hi,A1_hi,A0_hi,B3_hi,B2_hi,B1_hi,B0_hi}\n (define_insn \"vec_pack_hipart_v4hi\"\n-  [(set (match_operand:V8QI 0 \"reg_or_0_operand\" \"=r\")\n+  [(set (match_operand:V8QI 0 \"register_operand\" \"=r\")\n \t(vec_concat:V8QI\n \t (truncate:V4QI\n \t  (ashiftrt:V4HI (match_operand:V4HI 1 \"reg_or_0_operand\" \"rO\")\n@@ -4868,7 +4868,7 @@\n   [(set_attr \"type\" \"X01\")])\n \n (define_expand \"insn_v2packh\"\n-  [(set (match_operand:DI 0 \"reg_or_0_operand\" \"\")\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n \t(vec_concat:V8QI\n \t (truncate:V4QI\n \t  (ashiftrt:V4HI (match_operand:DI 2 \"reg_or_0_operand\" \"\")\n@@ -4890,7 +4890,7 @@\n ;;    {B1,B0} {A1,A0}\n ;; => {A1,A0,B1,B0}\n (define_insn \"vec_pack_ssat_v2si\"\n-  [(set (match_operand:V4HI 0 \"reg_or_0_operand\" \"=r\")\n+  [(set (match_operand:V4HI 0 \"register_operand\" \"=r\")\n \t(vec_concat:V4HI\n \t (us_truncate:V2HI (match_operand:V2SI 1 \"reg_or_0_operand\" \"rO\"))\n \t (us_truncate:V2HI (match_operand:V2SI 2 \"reg_or_0_operand\" \"rO\"))))]\n@@ -4899,7 +4899,7 @@\n   [(set_attr \"type\" \"X01\")])\n \n (define_expand \"insn_v4packsc\"\n-  [(set (match_operand:DI 0 \"reg_or_0_operand\" \"\")\n+  [(set (match_operand:DI 0 \"register_operand\" \"\")\n \t(vec_concat:V4HI\n \t (us_truncate:V2HI (match_operand:DI 2 \"reg_or_0_operand\" \"\"))\n \t (us_truncate:V2HI (match_operand:DI 1 \"reg_or_0_operand\" \"\"))))]"}]}