{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "u_ila_0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "23E7D65A79BC59F7BC47406C1714DFAE",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/data_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf1_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/inst_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/output_rf2_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/rdata_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/pc",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/pc[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 7,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/led",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/led[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/alu_out_reg[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/sdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[31]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[30]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[29]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[28]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[27]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[26]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[25]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[24]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[23]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[22]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[21]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[20]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[19]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[18]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[17]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[16]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[15]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[14]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[13]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[12]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[11]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[10]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[9]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[8]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[7]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[6]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/sdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/state",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[5]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[4]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[3]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[2]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[1]"
                                            },
                                            {
                                                "name": "arch_1st_i/multicycle_cpu_0/inst/state[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/rstn",
                                        "isBus": false,
                                        "parentNetId": 270
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/rxd",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "arch_1st_i/multicycle_cpu_0/inst/txd",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ],
                "parent_nets": [
                    {
                        "id": 270,
                        "name": "arch_1st_i/clk_wiz_0/inst/locked",
                        "state_reg": [
                            {
                                "name": "arch_1st_i/multicycle_cpu_0/inst/mcu/md/FSM_sequential_state_reg[0]",
                                "states": [
                                    {
                                        "name": "iSTATE",
                                        "val": "011111"
                                    },
                                    {
                                        "name": "iSTATE0",
                                        "val": "000001"
                                    },
                                    {
                                        "name": "iSTATE1",
                                        "val": "000000"
                                    },
                                    {
                                        "name": "iSTATE2",
                                        "val": "010001"
                                    },
                                    {
                                        "name": "iSTATE3",
                                        "val": "010101"
                                    },
                                    {
                                        "name": "iSTATE4",
                                        "val": "001101"
                                    },
                                    {
                                        "name": "iSTATE5",
                                        "val": "010000"
                                    },
                                    {
                                        "name": "iSTATE6",
                                        "val": "100010"
                                    },
                                    {
                                        "name": "iSTATE7",
                                        "val": "001100"
                                    },
                                    {
                                        "name": "iSTATE8",
                                        "val": "001111"
                                    },
                                    {
                                        "name": "iSTATE9",
                                        "val": "001011"
                                    },
                                    {
                                        "name": "iSTATE10",
                                        "val": "001110"
                                    },
                                    {
                                        "name": "iSTATE11",
                                        "val": "100001"
                                    },
                                    {
                                        "name": "iSTATE12",
                                        "val": "011000"
                                    },
                                    {
                                        "name": "iSTATE13",
                                        "val": "001010"
                                    },
                                    {
                                        "name": "iSTATE14",
                                        "val": "100000"
                                    },
                                    {
                                        "name": "iSTATE15",
                                        "val": "010011"
                                    },
                                    {
                                        "name": "iSTATE16",
                                        "val": "010111"
                                    },
                                    {
                                        "name": "iSTATE17",
                                        "val": "001001"
                                    },
                                    {
                                        "name": "iSTATE18",
                                        "val": "010100"
                                    },
                                    {
                                        "name": "iSTATE19",
                                        "val": "011011"
                                    },
                                    {
                                        "name": "iSTATE20",
                                        "val": "001000"
                                    },
                                    {
                                        "name": "iSTATE21",
                                        "val": "011010"
                                    },
                                    {
                                        "name": "iSTATE22",
                                        "val": "010110"
                                    },
                                    {
                                        "name": "iSTATE23",
                                        "val": "011001"
                                    },
                                    {
                                        "name": "iSTATE24",
                                        "val": "000101"
                                    },
                                    {
                                        "name": "iSTATE25",
                                        "val": "000111"
                                    },
                                    {
                                        "name": "iSTATE26",
                                        "val": "000100"
                                    },
                                    {
                                        "name": "iSTATE27",
                                        "val": "000110"
                                    },
                                    {
                                        "name": "iSTATE28",
                                        "val": "000011"
                                    },
                                    {
                                        "name": "iSTATE29",
                                        "val": "011110"
                                    },
                                    {
                                        "name": "iSTATE30",
                                        "val": "011101"
                                    },
                                    {
                                        "name": "iSTATE31",
                                        "val": "011100"
                                    },
                                    {
                                        "name": "iSTATE32",
                                        "val": "010010"
                                    },
                                    {
                                        "name": "iSTATE33",
                                        "val": "000010"
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}