Warning (10268): Verilog HDL information at min_counter.v(17): always construct contains both blocking and non-blocking assignments File: C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/task2/min_counter.v Line: 17
