Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Jun 26 16:05:01 2020
| Host         : Prometheus running 64-bit Ubuntu 20.04 LTS
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             106 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              57 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-------------------------+------------------+------------------+----------------+
|        Clock Signal       |      Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+-------------------------+------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG      | Address_in[3]_i_1_n_0   |                  |                1 |              2 |
|  segment1/XLXI_47/clk_div |                         |                  |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out_BUFG    | LED[13]_i_1_n_0  |                1 |              4 |
|  XLXI_7/drdy_out_BUFG     | PWM[10]_i_1_n_0         |                  |                2 |             11 |
|  XLXI_7/drdy_out_BUFG     | audio_reg[10]_i_1_n_0   |                  |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG      | XLXI_7/drdy_out_BUFG    |                  |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG      | pwm/new_pwm[10]_i_1_n_0 |                  |                2 |             11 |
|  XLXI_7/drdy_out_BUFG     |                         |                  |                4 |             15 |
|  XLXI_7/drdy_out_BUFG     | p9_reg[10]_srl9_i_1_n_0 |                  |                2 |             22 |
|  CLK100MHZ_IBUF_BUFG      | dig0[3]_i_2_n_0         | dig0             |               16 |             28 |
|  CLK100MHZ_IBUF_BUFG      |                         |                  |               31 |             88 |
+---------------------------+-------------------------+------------------+------------------+----------------+


