{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624185035001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624185035001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 20 13:30:34 2021 " "Processing started: Sun Jun 20 13:30:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624185035001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185035001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Default -c DE1_SoC_Default " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Default -c DE1_SoC_Default" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185035001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624185035503 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624185035503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "V/vga_controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio " "Found entity 1: VGA_Audio" {  } { { "V/VGA_Audio.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_audio/vga_audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_audio/vga_audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_0002 " "Found entity 1: VGA_Audio_0002" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "V/SEG7_LUT_6.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "V/img_index.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "V/img_data.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file v/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185043518 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_default.v(255) " "Verilog HDL warning at de1_soc_default.v(255): extended using \"x\" or \"z\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624185043564 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de1_soc_default.v(256) " "Verilog HDL warning at de1_soc_default.v(256): extended using \"x\" or \"z\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1624185043564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de1_soc_default.v(274) " "Verilog HDL information at de1_soc_default.v(274): always construct contains both blocking and non-blocking assignments" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 274 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1624185043565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_default.v 1 1 " "Using design file de1_soc_default.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Default " "Found entity 1: DE1_SoC_Default" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185043565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1624185043565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_A de1_soc_default.v(255) " "Verilog HDL Implicit Net warning at de1_soc_default.v(255): created implicit net for \"GPIO_A\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043565 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPIO_B de1_soc_default.v(256) " "Verilog HDL Implicit Net warning at de1_soc_default.v(256): created implicit net for \"GPIO_B\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 256 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043565 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Default " "Elaborating entity \"DE1_SoC_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624185043571 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_A de1_soc_default.v(255) " "Verilog HDL or VHDL warning at de1_soc_default.v(255): object \"GPIO_A\" assigned a value but never read" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624185043571 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GPIO_B de1_soc_default.v(256) " "Verilog HDL or VHDL warning at de1_soc_default.v(256): object \"GPIO_B\" assigned a value but never read" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624185043571 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc_default.v(255) " "Verilog HDL assignment warning at de1_soc_default.v(255): truncated value with size 36 to match size of target (1)" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043572 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 1 de1_soc_default.v(256) " "Verilog HDL assignment warning at de1_soc_default.v(256): truncated value with size 36 to match size of target (1)" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043572 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de1_soc_default.v(65) " "Output port \"DRAM_ADDR\" at de1_soc_default.v(65) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de1_soc_default.v(66) " "Output port \"DRAM_BA\" at de1_soc_default.v(66) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_default.v(40) " "Output port \"ADC_DIN\" at de1_soc_default.v(40) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_default.v(42) " "Output port \"ADC_SCLK\" at de1_soc_default.v(42) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de1_soc_default.v(67) " "Output port \"DRAM_CAS_N\" at de1_soc_default.v(67) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de1_soc_default.v(68) " "Output port \"DRAM_CKE\" at de1_soc_default.v(68) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de1_soc_default.v(69) " "Output port \"DRAM_CLK\" at de1_soc_default.v(69) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de1_soc_default.v(70) " "Output port \"DRAM_CS_N\" at de1_soc_default.v(70) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043574 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de1_soc_default.v(72) " "Output port \"DRAM_LDQM\" at de1_soc_default.v(72) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de1_soc_default.v(73) " "Output port \"DRAM_RAS_N\" at de1_soc_default.v(73) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de1_soc_default.v(74) " "Output port \"DRAM_UDQM\" at de1_soc_default.v(74) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de1_soc_default.v(75) " "Output port \"DRAM_WE_N\" at de1_soc_default.v(75) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_default.v(78) " "Output port \"FAN_CTRL\" at de1_soc_default.v(78) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_default.v(165) " "Output port \"IRDA_TXD\" at de1_soc_default.v(165) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de1_soc_default.v(196) " "Output port \"VGA_SYNC_N\" at de1_soc_default.v(196) has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1624185043575 "|DE1_SoC_Default"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK de1_soc_default.v(49) " "Bidirectional port \"AUD_DACLRCK\" at de1_soc_default.v(49) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 49 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043576 "|DE1_SoC_Default"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:u0 " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:u0\"" {  } { { "de1_soc_default.v" "u0" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:u0\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:u0\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_6.v" "u0" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/SEG7_LUT_6.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "de1_soc_default.v" "r0" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "V/Reset_Delay.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043604 "|DE1_SoC_Default|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio VGA_Audio:u1 " "Elaborating entity \"VGA_Audio\" for hierarchy \"VGA_Audio:u1\"" {  } { { "de1_soc_default.v" "u1" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_0002 VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst " "Elaborating entity \"VGA_Audio_0002\" for hierarchy \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\"" {  } { { "V/VGA_Audio.v" "vga_audio_inst" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "altera_pll_i" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043661 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1624185043685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.000000 MHz " "Parameter \"output_clock_frequency1\" = \"18.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 30000 ps " "Parameter \"phase_shift2\" = \"30000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185043702 ""}  } { { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624185043702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "de1_soc_default.v" "vga_ins" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043704 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(40) " "Verilog HDL assignment warning at vga_controller.v(40): truncated value with size 32 to match size of target (19)" {  } { { "V/vga_controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/vga_controller.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043705 "|DE1_SoC_Default|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "V/vga_controller.v" "LTM_ins" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/vga_controller.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043715 "|DE1_SoC_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "V/video_sync_generator.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185043715 "|DE1_SoC_Default|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "V/vga_controller.v" "img_data_inst" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/vga_controller.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185043728 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "V/img_data.v" "altsyncram_component" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_data.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1624185044070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_data.v" "altsyncram_component" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_data.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185044110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_data.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_data.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185044123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../VGA_DATA/img_data_logo.mif " "Parameter \"init_file\" = \"../VGA_DATA/img_data_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185044123 ""}  } { { "V/img_data.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_data.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624185044123 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_qsj1.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_qsj1.tdf" 6445 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185044213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsj1 " "Found entity 1: altsyncram_qsj1" {  } { { "db/altsyncram_qsj1.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_qsj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185044214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185044214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsj1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated " "Elaborating entity \"altsyncram_qsj1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185044215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_s2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s2a " "Found entity 1: decode_s2a" {  } { { "db/decode_s2a.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/decode_s2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185045966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185045966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s2a vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\|decode_s2a:rden_decode " "Elaborating entity \"decode_s2a\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\|decode_s2a:rden_decode\"" {  } { { "db/altsyncram_qsj1.tdf" "rden_decode" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_qsj1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185045966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/mux_jhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185046026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185046026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\|mux_jhb:mux2 " "Elaborating entity \"mux_jhb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_qsj1:auto_generated\|mux_jhb:mux2\"" {  } { { "db/altsyncram_qsj1.tdf" "mux2" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_qsj1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "V/vga_controller.v" "img_index_inst" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/vga_controller.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046132 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "V/img_index.v" "altsyncram_component" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_index.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1624185046167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_index.v" "altsyncram_component" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_index.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "V/img_index.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_index.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../VGA_DATA/index_logo.mif " "Parameter \"init_file\" = \"../VGA_DATA/index_logo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185046181 ""}  } { { "V/img_index.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/img_index.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1624185046181 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M9K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M9K blocks -- using available memory blocks" {  } { { "db/altsyncram_9fj1.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_9fj1.tdf" 547 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185046231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9fj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9fj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9fj1 " "Found entity 1: altsyncram_9fj1" {  } { { "db/altsyncram_9fj1.tdf" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/db/altsyncram_9fj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624185046231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185046231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9fj1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_9fj1:auto_generated " "Elaborating entity \"altsyncram_9fj1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_9fj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC AUDIO_DAC:u2 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"AUDIO_DAC:u2\"" {  } { { "de1_soc_default.v" "u2" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046261 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(117) " "Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046261 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(125) " "Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046261 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(133) " "Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046261 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_DAC.v(146) " "Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046262 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 AUDIO_DAC.v(160) " "Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046262 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 AUDIO_DAC.v(196) " "Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046263 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 AUDIO_DAC.v(227) " "Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046263 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(256) " "Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)" {  } { { "V/AUDIO_DAC.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046264 "|DE1_SoC_Default|AUDIO_DAC:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "de1_soc_default.v" "u3" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046284 "|DE1_SoC_Default|I2C_AV_Config:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_AV_Config.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046285 "|DE1_SoC_Default|I2C_AV_Config:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "V/I2C_AV_Config.v" "u0" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185046298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046298 "|DE1_SoC_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046298 "|DE1_SoC_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_Controller.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624185046299 "|DE1_SoC_Default|I2C_AV_Config:u3|I2C_Controller:u0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"VGA_Audio:u1\|VGA_Audio_0002:vga_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "V/VGA_Audio/VGA_Audio_0002.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio/VGA_Audio_0002.v" 91 0 0 } } { "V/VGA_Audio.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/VGA_Audio.v" 24 0 0 } } { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 308 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185046521 "|DE1_SoC_Default|VGA_Audio:u1|VGA_Audio_0002:vga_audio_inst|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1624185046521 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1624185046521 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AUDIO_DAC:u2\|Ram0 " "RAM logic \"AUDIO_DAC:u2\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "V/AUDIO_DAC.v" "Ram0" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/V/AUDIO_DAC.v" 266 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1624185046777 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1624185046777 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624185047115 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACDAT " "Inserted always-enabled tri-state buffer between \"AUD_DACDAT\" and its non-tri-state driver." {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 48 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_XCK " "Inserted always-enabled tri-state buffer between \"AUD_XCK\" and its non-tri-state driver." {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_I2C_SCLK " "Inserted always-enabled tri-state buffer between \"FPGA_I2C_SCLK\" and its non-tri-state driver." {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 49 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1624185047141 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1624185047141 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 174 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 175 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 176 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1624185047141 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1624185047141 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACDAT AUD_DACDAT " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACDAT\" to the node \"AUD_DACDAT\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 48 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_XCK AUD_XCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_XCK\" to the node \"AUD_XCK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 50 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FPGA_I2C_SCLK FPGA_I2C_SCLK " "Removed fan-out from the always-disabled I/O buffer \"FPGA_I2C_SCLK\" to the node \"FPGA_I2C_SCLK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 81 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_ADCLRCK AUD_ADCLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_ADCLRCK\" to the node \"AUD_ADCLRCK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 46 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_BCLK AUD_BCLK " "Removed fan-out from the always-disabled I/O buffer \"AUD_BCLK\" to the node \"AUD_BCLK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 47 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "AUD_DACLRCK AUD_DACLRCK " "Removed fan-out from the always-disabled I/O buffer \"AUD_DACLRCK\" to the node \"AUD_DACLRCK\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 49 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "FPGA_I2C_SDAT FPGA_I2C_SDAT " "Removed fan-out from the always-disabled I/O buffer \"FPGA_I2C_SDAT\" to the node \"FPGA_I2C_SDAT\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 82 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1624185047147 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1624185047147 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "AUD_CTRL_CLK AUD_XCK " "Converted the fanout from the always-enabled tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUD_XCK\" into a wire" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 208 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1624185047147 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1624185047147 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AUD_CTRL_CLK AUDIO_DAC:u2\|LRCK_1X " "Converted the fan-out from the tri-state buffer \"AUD_CTRL_CLK\" to the node \"AUDIO_DAC:u2\|LRCK_1X\" into an OR gate" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 208 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1624185047147 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1624185047147 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 49 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1624185047148 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1624185047148 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185047415 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185047415 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185047415 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1624185047415 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624185047416 "|DE1_SoC_Default|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624185047416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624185047523 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624185047812 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/DE1_SoC_Default.map.smsg " "Generated suppressed messages file C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/DE1_SoC_Default.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185047929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624185048219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624185048219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 168 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 180 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de1_soc_default.v" "" { Text "C:/Users/atabe/Downloads/DE1-SoC_v.3.1.3_HWrevC_revD_SystemCD/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624185048408 "|DE1_SoC_Default|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624185048408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1033 " "Implemented 1033 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624185048412 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624185048412 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "97 " "Implemented 97 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1624185048412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "462 " "Implemented 462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624185048412 ""} { "Info" "ICUT_CUT_TM_RAMS" "328 " "Implemented 328 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1624185048412 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1624185048412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624185048412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624185048443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 20 13:30:48 2021 " "Processing ended: Sun Jun 20 13:30:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624185048443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624185048443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624185048443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624185048443 ""}
