===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.4405 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.3055 ( 24.2%)    5.3055 ( 28.8%)  FIR Parser
    8.6562 ( 39.4%)    6.5872 ( 35.7%)  'firrtl.circuit' Pipeline
    0.9570 (  4.4%)    0.9570 (  5.2%)    LowerFIRRTLTypes
    3.6894 ( 16.8%)    1.8455 ( 10.0%)    'firrtl.module' Pipeline
    1.1138 (  5.1%)    0.5739 (  3.1%)      ExpandWhens
    1.2677 (  5.8%)    0.6360 (  3.4%)      CSE
    0.0502 (  0.2%)    0.0258 (  0.1%)        (A) DominanceInfo
    1.3010 (  5.9%)    0.6648 (  3.6%)      SimpleCanonicalizer
    2.1392 (  9.7%)    2.1392 ( 11.6%)    IMConstProp
    0.4816 (  2.2%)    0.4816 (  2.6%)    BlackBoxReader
    0.4515 (  2.1%)    0.2264 (  1.2%)    'firrtl.module' Pipeline
    0.4486 (  2.0%)    0.2251 (  1.2%)      CheckWidths
    1.2064 (  5.5%)    1.2064 (  6.5%)  LowerFIRRTLToHW
    0.4581 (  2.1%)    0.4581 (  2.5%)  HWMemSimImpl
    2.4988 ( 11.4%)    1.2517 (  6.8%)  'hw.module' Pipeline
    0.4119 (  1.9%)    0.2159 (  1.2%)    HWCleanup
    0.8878 (  4.0%)    0.4442 (  2.4%)    CSE
    0.0388 (  0.2%)    0.0207 (  0.1%)      (A) DominanceInfo
    1.1913 (  5.4%)    0.6042 (  3.3%)    SimpleCanonicalizer
    0.5609 (  2.6%)    0.5609 (  3.0%)  HWLegalizeNames
    0.4062 (  1.8%)    0.2041 (  1.1%)  'hw.module' Pipeline
    0.4031 (  1.8%)    0.2027 (  1.1%)    PrettifyVerilog
    1.5194 (  6.9%)    1.5194 (  8.2%)  Output
    0.0057 (  0.0%)    0.0057 (  0.0%)  Rest
   21.9633 (100.0%)   18.4405 (100.0%)  Total

{
  totalTime: 18.478,
  maxMemory: 762425344
}
