// Seed: 3542830728
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  tri1 id_5, id_6, id_7, id_8, id_9;
  supply1 id_10;
  always @(1 or id_7 == 1) begin : LABEL_0
    #1 id_10 = 1 - id_1;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10
);
  supply1 id_12 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_10 = 0;
  assign id_7 = id_10;
endmodule
