
# Program: Catapult System Level Synthesis
# Version: 2011a.41
#    File: Nlview netlist

module new "Adding:core:fsm" "orig"
load port clk input -attr xrf 8087 -attr oid 1 -attr @path {/Adding/Adding:core/Adding:core:fsm/clk}
load port rst input -attr xrf 8088 -attr oid 2 -attr @path {/Adding/Adding:core/Adding:core:fsm/rst}
load portBus fsm_output(23:0) output 24 fsm_output(23) fsm_output(22) fsm_output(21) fsm_output(20) fsm_output(19) fsm_output(18) fsm_output(17) fsm_output(16) fsm_output(15) fsm_output(14) fsm_output(13) fsm_output(12) fsm_output(11) fsm_output(10) fsm_output(9) fsm_output(8) fsm_output(7) fsm_output(6) fsm_output(5) fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) -attr xrf 8089 -attr oid 3 -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load port st(out-1:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-1:in)_tr0}
load port st(out-2:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-2:in)_tr0}
load port st(out-3:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-3:in)_tr0}
load port st(out-4:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-4:in)_tr0}
load port st(out-5:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-5:in)_tr0}
load port st(out-6:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-6:in)_tr0}
load port st(out-7:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-7:in)_tr0}
load port st(out-8:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-8:in)_tr0}
load port st(out-9:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-9:in)_tr0}
load port st(out-10:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-10:in)_tr0}
load port st(out-11:in)_tr0 input -attr @path {/Adding/Adding:core/Adding:core:fsm/st(out-11:in)_tr0}
load net {clk} -attr xrf 8090 -attr oid 4
load net {clk} -port {clk} -attr xrf 8091 -attr oid 5
load net {rst} -attr xrf 8092 -attr oid 6
load net {rst} -port {rst} -attr xrf 8093 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load net {fsm_output(18)} -attr vt d
load net {fsm_output(19)} -attr vt d
load net {fsm_output(20)} -attr vt d
load net {fsm_output(21)} -attr vt d
load net {fsm_output(22)} -attr vt d
load net {fsm_output(23)} -attr vt d
load netBundle {fsm_output} 24 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} {fsm_output(18)} {fsm_output(19)} {fsm_output(20)} {fsm_output(21)} {fsm_output(22)} {fsm_output(23)} -attr xrf 8094 -attr oid 8 -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(18)} -port {fsm_output(18)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(19)} -port {fsm_output(19)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(20)} -port {fsm_output(20)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(21)} -port {fsm_output(21)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(22)} -port {fsm_output(22)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {fsm_output(23)} -port {fsm_output(23)} -attr vt d -attr @path {/Adding/Adding:core/Adding:core:fsm/fsm_output}
load net {st(out-1:in)_tr0} -attr vt d
load net {st(out-1:in)_tr0} -port {st(out-1:in)_tr0}
load net {st(out-2:in)_tr0} -attr vt d
load net {st(out-2:in)_tr0} -port {st(out-2:in)_tr0}
load net {st(out-3:in)_tr0} -attr vt d
load net {st(out-3:in)_tr0} -port {st(out-3:in)_tr0}
load net {st(out-4:in)_tr0} -attr vt d
load net {st(out-4:in)_tr0} -port {st(out-4:in)_tr0}
load net {st(out-5:in)_tr0} -attr vt d
load net {st(out-5:in)_tr0} -port {st(out-5:in)_tr0}
load net {st(out-6:in)_tr0} -attr vt d
load net {st(out-6:in)_tr0} -port {st(out-6:in)_tr0}
load net {st(out-7:in)_tr0} -attr vt d
load net {st(out-7:in)_tr0} -port {st(out-7:in)_tr0}
load net {st(out-8:in)_tr0} -attr vt d
load net {st(out-8:in)_tr0} -port {st(out-8:in)_tr0}
load net {st(out-9:in)_tr0} -attr vt d
load net {st(out-9:in)_tr0} -port {st(out-9:in)_tr0}
load net {st(out-10:in)_tr0} -attr vt d
load net {st(out-10:in)_tr0} -port {st(out-10:in)_tr0}
load net {st(out-11:in)_tr0} -attr vt d
load net {st(out-11:in)_tr0} -port {st(out-11:in)_tr0}
### END MODULE 

module new "Adding:core" "orig"
load port clk input -attr xrf 8095 -attr oid 9 -attr vt d -attr @path {/Adding/Adding:core/clk}
load port rst input -attr xrf 8096 -attr oid 10 -attr vt d -attr @path {/Adding/Adding:core/rst}
load portBus A:rsc:mgc_in_wire.d(7:0) input 8 A:rsc:mgc_in_wire.d(7) A:rsc:mgc_in_wire.d(6) A:rsc:mgc_in_wire.d(5) A:rsc:mgc_in_wire.d(4) A:rsc:mgc_in_wire.d(3) A:rsc:mgc_in_wire.d(2) A:rsc:mgc_in_wire.d(1) A:rsc:mgc_in_wire.d(0) -attr xrf 8097 -attr oid 11 -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load portBus B:rsc:mgc_in_wire.d(7:0) input 8 B:rsc:mgc_in_wire.d(7) B:rsc:mgc_in_wire.d(6) B:rsc:mgc_in_wire.d(5) B:rsc:mgc_in_wire.d(4) B:rsc:mgc_in_wire.d(3) B:rsc:mgc_in_wire.d(2) B:rsc:mgc_in_wire.d(1) B:rsc:mgc_in_wire.d(0) -attr xrf 8098 -attr oid 12 -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load portBus C:rsc:mgc_in_wire.d(7:0) input 8 C:rsc:mgc_in_wire.d(7) C:rsc:mgc_in_wire.d(6) C:rsc:mgc_in_wire.d(5) C:rsc:mgc_in_wire.d(4) C:rsc:mgc_in_wire.d(3) C:rsc:mgc_in_wire.d(2) C:rsc:mgc_in_wire.d(1) C:rsc:mgc_in_wire.d(0) -attr xrf 8099 -attr oid 13 -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load portBus D:rsc:mgc_in_wire.d(7:0) input 8 D:rsc:mgc_in_wire.d(7) D:rsc:mgc_in_wire.d(6) D:rsc:mgc_in_wire.d(5) D:rsc:mgc_in_wire.d(4) D:rsc:mgc_in_wire.d(3) D:rsc:mgc_in_wire.d(2) D:rsc:mgc_in_wire.d(1) D:rsc:mgc_in_wire.d(0) -attr xrf 8100 -attr oid 14 -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load portBus E:rsc:mgc_in_wire.d(7:0) input 8 E:rsc:mgc_in_wire.d(7) E:rsc:mgc_in_wire.d(6) E:rsc:mgc_in_wire.d(5) E:rsc:mgc_in_wire.d(4) E:rsc:mgc_in_wire.d(3) E:rsc:mgc_in_wire.d(2) E:rsc:mgc_in_wire.d(1) E:rsc:mgc_in_wire.d(0) -attr xrf 8101 -attr oid 15 -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load portBus Temp:rsc:mgc_out_stdreg.d(63:0) output 64 Temp:rsc:mgc_out_stdreg.d(63) Temp:rsc:mgc_out_stdreg.d(62) Temp:rsc:mgc_out_stdreg.d(61) Temp:rsc:mgc_out_stdreg.d(60) Temp:rsc:mgc_out_stdreg.d(59) Temp:rsc:mgc_out_stdreg.d(58) Temp:rsc:mgc_out_stdreg.d(57) Temp:rsc:mgc_out_stdreg.d(56) Temp:rsc:mgc_out_stdreg.d(55) Temp:rsc:mgc_out_stdreg.d(54) Temp:rsc:mgc_out_stdreg.d(53) Temp:rsc:mgc_out_stdreg.d(52) Temp:rsc:mgc_out_stdreg.d(51) Temp:rsc:mgc_out_stdreg.d(50) Temp:rsc:mgc_out_stdreg.d(49) Temp:rsc:mgc_out_stdreg.d(48) Temp:rsc:mgc_out_stdreg.d(47) Temp:rsc:mgc_out_stdreg.d(46) Temp:rsc:mgc_out_stdreg.d(45) Temp:rsc:mgc_out_stdreg.d(44) Temp:rsc:mgc_out_stdreg.d(43) Temp:rsc:mgc_out_stdreg.d(42) Temp:rsc:mgc_out_stdreg.d(41) Temp:rsc:mgc_out_stdreg.d(40) Temp:rsc:mgc_out_stdreg.d(39) Temp:rsc:mgc_out_stdreg.d(38) Temp:rsc:mgc_out_stdreg.d(37) Temp:rsc:mgc_out_stdreg.d(36) Temp:rsc:mgc_out_stdreg.d(35) Temp:rsc:mgc_out_stdreg.d(34) Temp:rsc:mgc_out_stdreg.d(33) Temp:rsc:mgc_out_stdreg.d(32) Temp:rsc:mgc_out_stdreg.d(31) Temp:rsc:mgc_out_stdreg.d(30) Temp:rsc:mgc_out_stdreg.d(29) Temp:rsc:mgc_out_stdreg.d(28) Temp:rsc:mgc_out_stdreg.d(27) Temp:rsc:mgc_out_stdreg.d(26) Temp:rsc:mgc_out_stdreg.d(25) Temp:rsc:mgc_out_stdreg.d(24) Temp:rsc:mgc_out_stdreg.d(23) Temp:rsc:mgc_out_stdreg.d(22) Temp:rsc:mgc_out_stdreg.d(21) Temp:rsc:mgc_out_stdreg.d(20) Temp:rsc:mgc_out_stdreg.d(19) Temp:rsc:mgc_out_stdreg.d(18) Temp:rsc:mgc_out_stdreg.d(17) Temp:rsc:mgc_out_stdreg.d(16) Temp:rsc:mgc_out_stdreg.d(15) Temp:rsc:mgc_out_stdreg.d(14) Temp:rsc:mgc_out_stdreg.d(13) Temp:rsc:mgc_out_stdreg.d(12) Temp:rsc:mgc_out_stdreg.d(11) Temp:rsc:mgc_out_stdreg.d(10) Temp:rsc:mgc_out_stdreg.d(9) Temp:rsc:mgc_out_stdreg.d(8) Temp:rsc:mgc_out_stdreg.d(7) Temp:rsc:mgc_out_stdreg.d(6) Temp:rsc:mgc_out_stdreg.d(5) Temp:rsc:mgc_out_stdreg.d(4) Temp:rsc:mgc_out_stdreg.d(3) Temp:rsc:mgc_out_stdreg.d(2) Temp:rsc:mgc_out_stdreg.d(1) Temp:rsc:mgc_out_stdreg.d(0) -attr xrf 8102 -attr oid 16 -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load symbol "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(63:0) input 64 a(63) a(62) a(61) a(60) a(59) a(58) a(57) a(56) a(55) a(54) a(53) a(52) a(51) a(50) a(49) a(48) a(47) a(46) a(45) a(44) a(43) a(42) a(41) a(40) a(39) a(38) a(37) a(36) a(35) a(34) a(33) a(32) a(31) a(30) a(29) a(28) a(27) a(26) a(25) a(24) a(23) a(22) a(21) a(20) a(19) a(18) a(17) a(16) a(15) a(14) a(13) a(12) a(11) a(10) a(9) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) a(0) \
     portBus b(8:0) input 9 b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) b(0) \
     portBus z(63:0) output 64 z(63) z(62) z(61) z(60) z(59) z(58) z(57) z(56) z(55) z(54) z(53) z(52) z(51) z(50) z(49) z(48) z(47) z(46) z(45) z(44) z(43) z(42) z(41) z(40) z(39) z(38) z(37) z(36) z(35) z(34) z(33) z(32) z(31) z(30) z(29) z(28) z(27) z(26) z(25) z(24) z(23) z(22) z(21) z(20) z(19) z(18) z(17) z(16) z(15) z(14) z(13) z(12) z(11) z(10) z(9) z(8) z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(15:0) input 16 a(15) a(14) a(13) a(12) a(11) a(10) a(9) a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) a(0) \
     portBus b(63:0) input 64 b(63) b(62) b(61) b(60) b(59) b(58) b(57) b(56) b(55) b(54) b(53) b(52) b(51) b(50) b(49) b(48) b(47) b(46) b(45) b(44) b(43) b(42) b(41) b(40) b(39) b(38) b(37) b(36) b(35) b(34) b(33) b(32) b(31) b(30) b(29) b(28) b(27) b(26) b(25) b(24) b(23) b(22) b(21) b(20) b(19) b(18) b(17) b(16) b(15) b(14) b(13) b(12) b(11) b(10) b(9) b(8) b(7) b(6) b(5) b(4) b(3) b(2) b(1) b(0) \
     portBus z(63:0) output 64 z(63) z(62) z(61) z(60) z(59) z(58) z(57) z(56) z(55) z(54) z(53) z(52) z(51) z(50) z(49) z(48) z(47) z(46) z(45) z(44) z(43) z(42) z(41) z(40) z(39) z(38) z(37) z(36) z(35) z(34) z(33) z(32) z(31) z(30) z(29) z(28) z(27) z(26) z(25) z(24) z(23) z(22) z(21) z(20) z(19) z(18) z(17) z(16) z(15) z(14) z(13) z(12) z(11) z(10) z(9) z(8) z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "Adding:core:fsm" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus fsm_output(23:0) output 24 fsm_output(23) fsm_output(22) fsm_output(21) fsm_output(20) fsm_output(19) fsm_output(18) fsm_output(17) fsm_output(16) fsm_output(15) fsm_output(14) fsm_output(13) fsm_output(12) fsm_output(11) fsm_output(10) fsm_output(9) fsm_output(8) fsm_output(7) fsm_output(6) fsm_output(5) fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) \
     port st(out-1:in)_tr0 input \
     port st(out-2:in)_tr0 input \
     port st(out-3:in)_tr0 input \
     port st(out-4:in)_tr0 input \
     port st(out-5:in)_tr0 input \
     port st(out-6:in)_tr0 input \
     port st(out-7:in)_tr0 input \
     port st(out-8:in)_tr0 input \
     port st(out-9:in)_tr0 input \
     port st(out-10:in)_tr0 input \
     port st(out-11:in)_tr0 input \

load symbol "mux(2,64)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(63:0) input 64 A0(63) A0(62) A0(61) A0(60) A0(59) A0(58) A0(57) A0(56) A0(55) A0(54) A0(53) A0(52) A0(51) A0(50) A0(49) A0(48) A0(47) A0(46) A0(45) A0(44) A0(43) A0(42) A0(41) A0(40) A0(39) A0(38) A0(37) A0(36) A0(35) A0(34) A0(33) A0(32) A0(31) A0(30) A0(29) A0(28) A0(27) A0(26) A0(25) A0(24) A0(23) A0(22) A0(21) A0(20) A0(19) A0(18) A0(17) A0(16) A0(15) A0(14) A0(13) A0(12) A0(11) A0(10) A0(9) A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(63:0) input 64 A1(63) A1(62) A1(61) A1(60) A1(59) A1(58) A1(57) A1(56) A1(55) A1(54) A1(53) A1(52) A1(51) A1(50) A1(49) A1(48) A1(47) A1(46) A1(45) A1(44) A1(43) A1(42) A1(41) A1(40) A1(39) A1(38) A1(37) A1(36) A1(35) A1(34) A1(33) A1(32) A1(31) A1(30) A1(29) A1(28) A1(27) A1(26) A1(25) A1(24) A1(23) A1(22) A1(21) A1(20) A1(19) A1(18) A1(17) A1(16) A1(15) A1(14) A1(13) A1(12) A1(11) A1(10) A1(9) A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(63:0) output 64 Z(63) Z(62) Z(61) Z(60) Z(59) Z(58) Z(57) Z(56) Z(55) Z(54) Z(53) Z(52) Z(51) Z(50) Z(49) Z(48) Z(47) Z(46) Z(45) Z(44) Z(43) Z(42) Z(41) Z(40) Z(39) Z(38) Z(37) Z(36) Z(35) Z(34) Z(33) Z(32) Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(64,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(63:0) input 64 D(63) D(62) D(61) D(60) D(59) D(58) D(57) D(56) D(55) D(54) D(53) D(52) D(51) D(50) D(49) D(48) D(47) D(46) D(45) D(44) D(43) D(42) D(41) D(40) D(39) D(38) D(37) D(36) D(35) D(34) D(33) D(32) D(31) D(30) D(29) D(28) D(27) D(26) D(25) D(24) D(23) D(22) D(21) D(20) D(19) D(18) D(17) D(16) D(15) D(14) D(13) D(12) D(11) D(10) D(9) D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(63:0) input 64 DRs(63) DRs(62) DRs(61) DRs(60) DRs(59) DRs(58) DRs(57) DRs(56) DRs(55) DRs(54) DRs(53) DRs(52) DRs(51) DRs(50) DRs(49) DRs(48) DRs(47) DRs(46) DRs(45) DRs(44) DRs(43) DRs(42) DRs(41) DRs(40) DRs(39) DRs(38) DRs(37) DRs(36) DRs(35) DRs(34) DRs(33) DRs(32) DRs(31) DRs(30) DRs(29) DRs(28) DRs(27) DRs(26) DRs(25) DRs(24) DRs(23) DRs(22) DRs(21) DRs(20) DRs(19) DRs(18) DRs(17) DRs(16) DRs(15) DRs(14) DRs(13) DRs(12) DRs(11) DRs(10) DRs(9) DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(63:0) output 64 Z(63) Z(62) Z(61) Z(60) Z(59) Z(58) Z(57) Z(56) Z(55) Z(54) Z(53) Z(52) Z(51) Z(50) Z(49) Z(48) Z(47) Z(46) Z(45) Z(44) Z(43) Z(42) Z(41) Z(40) Z(39) Z(38) Z(37) Z(36) Z(35) Z(34) Z(33) Z(32) Z(31) Z(30) Z(29) Z(28) Z(27) Z(26) Z(25) Z(24) Z(23) Z(22) Z(21) Z(20) Z(19) Z(18) Z(17) Z(16) Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(19,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus A6(0:0) input 1 A6(0) \
     portBus A7(0:0) input 1 A7(0) \
     portBus A8(0:0) input 1 A8(0) \
     portBus A9(0:0) input 1 A9(0) \
     portBus A10(0:0) input 1 A10(0) \
     portBus A11(0:0) input 1 A11(0) \
     portBus A12(0:0) input 1 A12(0) \
     portBus A13(0:0) input 1 A13(0) \
     portBus A14(0:0) input 1 A14(0) \
     portBus A15(0:0) input 1 A15(0) \
     portBus A16(0:0) input 1 A16(0) \
     portBus A17(0:0) input 1 A17(0) \
     portBus A18(0:0) input 1 A18(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,8)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(7:0) input 8 A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(7:0) input 8 A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(8,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(7:0) input 8 D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(7:0) input 8 DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(8,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus A6(0:0) input 1 A6(0) \
     portBus A7(0:0) input 1 A7(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "and(2,3)" "INTERFACE" AND boxcolor 0 \
     portBus A0(2:0) input 3 A0(2) A0(1) A0(0) \
     portBus A1(2:0) input 3 A1(2) A1(1) A1(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "reg(3,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(2:0) input 3 D(2) D(1) D(0) \
     portBus DRs(2:0) input 3 DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "mux(2,16)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(15:0) input 16 A0(15) A0(14) A0(13) A0(12) A0(11) A0(10) A0(9) A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(15:0) input 16 A1(15) A1(14) A1(13) A1(12) A1(11) A1(10) A1(9) A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(15:0) output 16 Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(16,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(15:0) input 16 D(15) D(14) D(13) D(12) D(11) D(10) D(9) D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(15:0) input 16 DRs(15) DRs(14) DRs(13) DRs(12) DRs(11) DRs(10) DRs(9) DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(15:0) output 16 Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "add(3,-1,1,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(2:0) input 3 A(2) A(1) A(0) \
     portBus B(0:0) input 1 B(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "mul(8,0,8,0,16)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(7:0) input 8 A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(7:0) input 8 B(7) B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(15:0) output 16 Z(15) Z(14) Z(13) Z(12) Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "or(10,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus A6(0:0) input 1 A6(0) \
     portBus A7(0:0) input 1 A7(0) \
     portBus A8(0:0) input 1 A8(0) \
     portBus A9(0:0) input 1 A9(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "add(8,0,7,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(6:0) input 7 B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(8,0,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(7:0) input 8 B(7) B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(10,0,9,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(9:0) input 10 A(9) A(8) A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(8:0) input 9 B(8) B(7) B(6) B(5) B(4) B(3) B(2) B(1) B(0) \
     portBus Z(10:0) output 11 Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 A(0) \
     portBus Z(0:0) output 1 Z(0) \

load net {A#1.sva(0)} -attr vt d
load net {A#1.sva(1)} -attr vt d
load net {A#1.sva(2)} -attr vt d
load net {A#1.sva(3)} -attr vt d
load net {A#1.sva(4)} -attr vt d
load net {A#1.sva(5)} -attr vt d
load net {A#1.sva(6)} -attr vt d
load net {A#1.sva(7)} -attr vt d
load netBundle {A#1.sva} 8 {A#1.sva(0)} {A#1.sva(1)} {A#1.sva(2)} {A#1.sva(3)} {A#1.sva(4)} {A#1.sva(5)} {A#1.sva(6)} {A#1.sva(7)} -attr xrf 8103 -attr oid 17 -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {B#1.sva(0)} -attr vt d
load net {B#1.sva(1)} -attr vt d
load net {B#1.sva(2)} -attr vt d
load net {B#1.sva(3)} -attr vt d
load net {B#1.sva(4)} -attr vt d
load net {B#1.sva(5)} -attr vt d
load net {B#1.sva(6)} -attr vt d
load net {B#1.sva(7)} -attr vt d
load netBundle {B#1.sva} 8 {B#1.sva(0)} {B#1.sva(1)} {B#1.sva(2)} {B#1.sva(3)} {B#1.sva(4)} {B#1.sva(5)} {B#1.sva(6)} {B#1.sva(7)} -attr xrf 8104 -attr oid 18 -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {C#1.sva(0)} -attr vt d
load net {C#1.sva(1)} -attr vt d
load net {C#1.sva(2)} -attr vt d
load net {C#1.sva(3)} -attr vt d
load net {C#1.sva(4)} -attr vt d
load net {C#1.sva(5)} -attr vt d
load net {C#1.sva(6)} -attr vt d
load net {C#1.sva(7)} -attr vt d
load netBundle {C#1.sva} 8 {C#1.sva(0)} {C#1.sva(1)} {C#1.sva(2)} {C#1.sva(3)} {C#1.sva(4)} {C#1.sva(5)} {C#1.sva(6)} {C#1.sva(7)} -attr xrf 8105 -attr oid 19 -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {D#1.sva(0)} -attr vt d
load net {D#1.sva(1)} -attr vt d
load net {D#1.sva(2)} -attr vt d
load net {D#1.sva(3)} -attr vt d
load net {D#1.sva(4)} -attr vt d
load net {D#1.sva(5)} -attr vt d
load net {D#1.sva(6)} -attr vt d
load net {D#1.sva(7)} -attr vt d
load netBundle {D#1.sva} 8 {D#1.sva(0)} {D#1.sva(1)} {D#1.sva(2)} {D#1.sva(3)} {D#1.sva(4)} {D#1.sva(5)} {D#1.sva(6)} {D#1.sva(7)} -attr xrf 8106 -attr oid 20 -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {E#1.sva(0)} -attr vt d
load net {E#1.sva(1)} -attr vt d
load net {E#1.sva(2)} -attr vt d
load net {E#1.sva(3)} -attr vt d
load net {E#1.sva(4)} -attr vt d
load net {E#1.sva(5)} -attr vt d
load net {E#1.sva(6)} -attr vt d
load net {E#1.sva(7)} -attr vt d
load netBundle {E#1.sva} 8 {E#1.sva(0)} {E#1.sva(1)} {E#1.sva(2)} {E#1.sva(3)} {E#1.sva(4)} {E#1.sva(5)} {E#1.sva(6)} {E#1.sva(7)} -attr xrf 8107 -attr oid 21 -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {Temp2#1.sva#1(0)} -attr vt d
load net {Temp2#1.sva#1(1)} -attr vt d
load net {Temp2#1.sva#1(2)} -attr vt d
load net {Temp2#1.sva#1(3)} -attr vt d
load net {Temp2#1.sva#1(4)} -attr vt d
load net {Temp2#1.sva#1(5)} -attr vt d
load net {Temp2#1.sva#1(6)} -attr vt d
load net {Temp2#1.sva#1(7)} -attr vt d
load net {Temp2#1.sva#1(8)} -attr vt d
load net {Temp2#1.sva#1(9)} -attr vt d
load net {Temp2#1.sva#1(10)} -attr vt d
load net {Temp2#1.sva#1(11)} -attr vt d
load net {Temp2#1.sva#1(12)} -attr vt d
load net {Temp2#1.sva#1(13)} -attr vt d
load net {Temp2#1.sva#1(14)} -attr vt d
load net {Temp2#1.sva#1(15)} -attr vt d
load net {Temp2#1.sva#1(16)} -attr vt d
load net {Temp2#1.sva#1(17)} -attr vt d
load net {Temp2#1.sva#1(18)} -attr vt d
load net {Temp2#1.sva#1(19)} -attr vt d
load net {Temp2#1.sva#1(20)} -attr vt d
load net {Temp2#1.sva#1(21)} -attr vt d
load net {Temp2#1.sva#1(22)} -attr vt d
load net {Temp2#1.sva#1(23)} -attr vt d
load net {Temp2#1.sva#1(24)} -attr vt d
load net {Temp2#1.sva#1(25)} -attr vt d
load net {Temp2#1.sva#1(26)} -attr vt d
load net {Temp2#1.sva#1(27)} -attr vt d
load net {Temp2#1.sva#1(28)} -attr vt d
load net {Temp2#1.sva#1(29)} -attr vt d
load net {Temp2#1.sva#1(30)} -attr vt d
load net {Temp2#1.sva#1(31)} -attr vt d
load net {Temp2#1.sva#1(32)} -attr vt d
load net {Temp2#1.sva#1(33)} -attr vt d
load net {Temp2#1.sva#1(34)} -attr vt d
load net {Temp2#1.sva#1(35)} -attr vt d
load net {Temp2#1.sva#1(36)} -attr vt d
load net {Temp2#1.sva#1(37)} -attr vt d
load net {Temp2#1.sva#1(38)} -attr vt d
load net {Temp2#1.sva#1(39)} -attr vt d
load net {Temp2#1.sva#1(40)} -attr vt d
load net {Temp2#1.sva#1(41)} -attr vt d
load net {Temp2#1.sva#1(42)} -attr vt d
load net {Temp2#1.sva#1(43)} -attr vt d
load net {Temp2#1.sva#1(44)} -attr vt d
load net {Temp2#1.sva#1(45)} -attr vt d
load net {Temp2#1.sva#1(46)} -attr vt d
load net {Temp2#1.sva#1(47)} -attr vt d
load net {Temp2#1.sva#1(48)} -attr vt d
load net {Temp2#1.sva#1(49)} -attr vt d
load net {Temp2#1.sva#1(50)} -attr vt d
load net {Temp2#1.sva#1(51)} -attr vt d
load net {Temp2#1.sva#1(52)} -attr vt d
load net {Temp2#1.sva#1(53)} -attr vt d
load net {Temp2#1.sva#1(54)} -attr vt d
load net {Temp2#1.sva#1(55)} -attr vt d
load net {Temp2#1.sva#1(56)} -attr vt d
load net {Temp2#1.sva#1(57)} -attr vt d
load net {Temp2#1.sva#1(58)} -attr vt d
load net {Temp2#1.sva#1(59)} -attr vt d
load net {Temp2#1.sva#1(60)} -attr vt d
load net {Temp2#1.sva#1(61)} -attr vt d
load net {Temp2#1.sva#1(62)} -attr vt d
load net {Temp2#1.sva#1(63)} -attr vt d
load netBundle {Temp2#1.sva#1} 64 {Temp2#1.sva#1(0)} {Temp2#1.sva#1(1)} {Temp2#1.sva#1(2)} {Temp2#1.sva#1(3)} {Temp2#1.sva#1(4)} {Temp2#1.sva#1(5)} {Temp2#1.sva#1(6)} {Temp2#1.sva#1(7)} {Temp2#1.sva#1(8)} {Temp2#1.sva#1(9)} {Temp2#1.sva#1(10)} {Temp2#1.sva#1(11)} {Temp2#1.sva#1(12)} {Temp2#1.sva#1(13)} {Temp2#1.sva#1(14)} {Temp2#1.sva#1(15)} {Temp2#1.sva#1(16)} {Temp2#1.sva#1(17)} {Temp2#1.sva#1(18)} {Temp2#1.sva#1(19)} {Temp2#1.sva#1(20)} {Temp2#1.sva#1(21)} {Temp2#1.sva#1(22)} {Temp2#1.sva#1(23)} {Temp2#1.sva#1(24)} {Temp2#1.sva#1(25)} {Temp2#1.sva#1(26)} {Temp2#1.sva#1(27)} {Temp2#1.sva#1(28)} {Temp2#1.sva#1(29)} {Temp2#1.sva#1(30)} {Temp2#1.sva#1(31)} {Temp2#1.sva#1(32)} {Temp2#1.sva#1(33)} {Temp2#1.sva#1(34)} {Temp2#1.sva#1(35)} {Temp2#1.sva#1(36)} {Temp2#1.sva#1(37)} {Temp2#1.sva#1(38)} {Temp2#1.sva#1(39)} {Temp2#1.sva#1(40)} {Temp2#1.sva#1(41)} {Temp2#1.sva#1(42)} {Temp2#1.sva#1(43)} {Temp2#1.sva#1(44)} {Temp2#1.sva#1(45)} {Temp2#1.sva#1(46)} {Temp2#1.sva#1(47)} {Temp2#1.sva#1(48)} {Temp2#1.sva#1(49)} {Temp2#1.sva#1(50)} {Temp2#1.sva#1(51)} {Temp2#1.sva#1(52)} {Temp2#1.sva#1(53)} {Temp2#1.sva#1(54)} {Temp2#1.sva#1(55)} {Temp2#1.sva#1(56)} {Temp2#1.sva#1(57)} {Temp2#1.sva#1(58)} {Temp2#1.sva#1(59)} {Temp2#1.sva#1(60)} {Temp2#1.sva#1(61)} {Temp2#1.sva#1(62)} {Temp2#1.sva#1(63)} -attr xrf 8108 -attr oid 22 -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {out-1:mul#1.cse.sva(0)} -attr vt d
load net {out-1:mul#1.cse.sva(1)} -attr vt d
load net {out-1:mul#1.cse.sva(2)} -attr vt d
load net {out-1:mul#1.cse.sva(3)} -attr vt d
load net {out-1:mul#1.cse.sva(4)} -attr vt d
load net {out-1:mul#1.cse.sva(5)} -attr vt d
load net {out-1:mul#1.cse.sva(6)} -attr vt d
load net {out-1:mul#1.cse.sva(7)} -attr vt d
load net {out-1:mul#1.cse.sva(8)} -attr vt d
load net {out-1:mul#1.cse.sva(9)} -attr vt d
load net {out-1:mul#1.cse.sva(10)} -attr vt d
load net {out-1:mul#1.cse.sva(11)} -attr vt d
load net {out-1:mul#1.cse.sva(12)} -attr vt d
load net {out-1:mul#1.cse.sva(13)} -attr vt d
load net {out-1:mul#1.cse.sva(14)} -attr vt d
load net {out-1:mul#1.cse.sva(15)} -attr vt d
load netBundle {out-1:mul#1.cse.sva} 16 {out-1:mul#1.cse.sva(0)} {out-1:mul#1.cse.sva(1)} {out-1:mul#1.cse.sva(2)} {out-1:mul#1.cse.sva(3)} {out-1:mul#1.cse.sva(4)} {out-1:mul#1.cse.sva(5)} {out-1:mul#1.cse.sva(6)} {out-1:mul#1.cse.sva(7)} {out-1:mul#1.cse.sva(8)} {out-1:mul#1.cse.sva(9)} {out-1:mul#1.cse.sva(10)} {out-1:mul#1.cse.sva(11)} {out-1:mul#1.cse.sva(12)} {out-1:mul#1.cse.sva(13)} {out-1:mul#1.cse.sva(14)} {out-1:mul#1.cse.sva(15)} -attr xrf 8109 -attr oid 23 -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {reg#1(0)} -attr vt d
load net {reg#1(1)} -attr vt d
load net {reg#1(2)} -attr vt d
load net {reg#1(3)} -attr vt d
load net {reg#1(4)} -attr vt d
load net {reg#1(5)} -attr vt d
load net {reg#1(6)} -attr vt d
load net {reg#1(7)} -attr vt d
load net {reg#1(8)} -attr vt d
load net {reg#1(9)} -attr vt d
load net {reg#1(10)} -attr vt d
load net {reg#1(11)} -attr vt d
load net {reg#1(12)} -attr vt d
load net {reg#1(13)} -attr vt d
load net {reg#1(14)} -attr vt d
load net {reg#1(15)} -attr vt d
load net {reg#1(16)} -attr vt d
load net {reg#1(17)} -attr vt d
load net {reg#1(18)} -attr vt d
load net {reg#1(19)} -attr vt d
load net {reg#1(20)} -attr vt d
load net {reg#1(21)} -attr vt d
load net {reg#1(22)} -attr vt d
load net {reg#1(23)} -attr vt d
load net {reg#1(24)} -attr vt d
load net {reg#1(25)} -attr vt d
load net {reg#1(26)} -attr vt d
load net {reg#1(27)} -attr vt d
load net {reg#1(28)} -attr vt d
load net {reg#1(29)} -attr vt d
load net {reg#1(30)} -attr vt d
load net {reg#1(31)} -attr vt d
load net {reg#1(32)} -attr vt d
load net {reg#1(33)} -attr vt d
load net {reg#1(34)} -attr vt d
load net {reg#1(35)} -attr vt d
load net {reg#1(36)} -attr vt d
load net {reg#1(37)} -attr vt d
load net {reg#1(38)} -attr vt d
load net {reg#1(39)} -attr vt d
load net {reg#1(40)} -attr vt d
load net {reg#1(41)} -attr vt d
load net {reg#1(42)} -attr vt d
load net {reg#1(43)} -attr vt d
load net {reg#1(44)} -attr vt d
load net {reg#1(45)} -attr vt d
load net {reg#1(46)} -attr vt d
load net {reg#1(47)} -attr vt d
load net {reg#1(48)} -attr vt d
load net {reg#1(49)} -attr vt d
load net {reg#1(50)} -attr vt d
load net {reg#1(51)} -attr vt d
load net {reg#1(52)} -attr vt d
load net {reg#1(53)} -attr vt d
load net {reg#1(54)} -attr vt d
load net {reg#1(55)} -attr vt d
load net {reg#1(56)} -attr vt d
load net {reg#1(57)} -attr vt d
load net {reg#1(58)} -attr vt d
load net {reg#1(59)} -attr vt d
load net {reg#1(60)} -attr vt d
load net {reg#1(61)} -attr vt d
load net {reg#1(62)} -attr vt d
load net {reg#1(63)} -attr vt d
load netBundle {reg#1} 64 {reg#1(0)} {reg#1(1)} {reg#1(2)} {reg#1(3)} {reg#1(4)} {reg#1(5)} {reg#1(6)} {reg#1(7)} {reg#1(8)} {reg#1(9)} {reg#1(10)} {reg#1(11)} {reg#1(12)} {reg#1(13)} {reg#1(14)} {reg#1(15)} {reg#1(16)} {reg#1(17)} {reg#1(18)} {reg#1(19)} {reg#1(20)} {reg#1(21)} {reg#1(22)} {reg#1(23)} {reg#1(24)} {reg#1(25)} {reg#1(26)} {reg#1(27)} {reg#1(28)} {reg#1(29)} {reg#1(30)} {reg#1(31)} {reg#1(32)} {reg#1(33)} {reg#1(34)} {reg#1(35)} {reg#1(36)} {reg#1(37)} {reg#1(38)} {reg#1(39)} {reg#1(40)} {reg#1(41)} {reg#1(42)} {reg#1(43)} {reg#1(44)} {reg#1(45)} {reg#1(46)} {reg#1(47)} {reg#1(48)} {reg#1(49)} {reg#1(50)} {reg#1(51)} {reg#1(52)} {reg#1(53)} {reg#1(54)} {reg#1(55)} {reg#1(56)} {reg#1(57)} {reg#1(58)} {reg#1(59)} {reg#1(60)} {reg#1(61)} {reg#1(62)} {reg#1(63)} -attr xrf 8110 -attr oid 24 -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {in.reg(0)} -attr vt d
load net {in.reg(1)} -attr vt d
load net {in.reg(2)} -attr vt d
load netBundle {in.reg} 3 {in.reg(0)} {in.reg(1)} {in.reg(2)} -attr xrf 8111 -attr oid 25 -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load net {z.out(2)} -attr vt d
load net {z.out(3)} -attr vt d
load net {z.out(4)} -attr vt d
load net {z.out(5)} -attr vt d
load net {z.out(6)} -attr vt d
load net {z.out(7)} -attr vt d
load net {z.out(8)} -attr vt d
load net {z.out(9)} -attr vt d
load net {z.out(10)} -attr vt d
load net {z.out(11)} -attr vt d
load net {z.out(12)} -attr vt d
load net {z.out(13)} -attr vt d
load net {z.out(14)} -attr vt d
load net {z.out(15)} -attr vt d
load net {z.out(16)} -attr vt d
load net {z.out(17)} -attr vt d
load net {z.out(18)} -attr vt d
load net {z.out(19)} -attr vt d
load net {z.out(20)} -attr vt d
load net {z.out(21)} -attr vt d
load net {z.out(22)} -attr vt d
load net {z.out(23)} -attr vt d
load net {z.out(24)} -attr vt d
load net {z.out(25)} -attr vt d
load net {z.out(26)} -attr vt d
load net {z.out(27)} -attr vt d
load net {z.out(28)} -attr vt d
load net {z.out(29)} -attr vt d
load net {z.out(30)} -attr vt d
load net {z.out(31)} -attr vt d
load net {z.out(32)} -attr vt d
load net {z.out(33)} -attr vt d
load net {z.out(34)} -attr vt d
load net {z.out(35)} -attr vt d
load net {z.out(36)} -attr vt d
load net {z.out(37)} -attr vt d
load net {z.out(38)} -attr vt d
load net {z.out(39)} -attr vt d
load net {z.out(40)} -attr vt d
load net {z.out(41)} -attr vt d
load net {z.out(42)} -attr vt d
load net {z.out(43)} -attr vt d
load net {z.out(44)} -attr vt d
load net {z.out(45)} -attr vt d
load net {z.out(46)} -attr vt d
load net {z.out(47)} -attr vt d
load net {z.out(48)} -attr vt d
load net {z.out(49)} -attr vt d
load net {z.out(50)} -attr vt d
load net {z.out(51)} -attr vt d
load net {z.out(52)} -attr vt d
load net {z.out(53)} -attr vt d
load net {z.out(54)} -attr vt d
load net {z.out(55)} -attr vt d
load net {z.out(56)} -attr vt d
load net {z.out(57)} -attr vt d
load net {z.out(58)} -attr vt d
load net {z.out(59)} -attr vt d
load net {z.out(60)} -attr vt d
load net {z.out(61)} -attr vt d
load net {z.out(62)} -attr vt d
load net {z.out(63)} -attr vt d
load netBundle {z.out} 64 {z.out(0)} {z.out(1)} {z.out(2)} {z.out(3)} {z.out(4)} {z.out(5)} {z.out(6)} {z.out(7)} {z.out(8)} {z.out(9)} {z.out(10)} {z.out(11)} {z.out(12)} {z.out(13)} {z.out(14)} {z.out(15)} {z.out(16)} {z.out(17)} {z.out(18)} {z.out(19)} {z.out(20)} {z.out(21)} {z.out(22)} {z.out(23)} {z.out(24)} {z.out(25)} {z.out(26)} {z.out(27)} {z.out(28)} {z.out(29)} {z.out(30)} {z.out(31)} {z.out(32)} {z.out(33)} {z.out(34)} {z.out(35)} {z.out(36)} {z.out(37)} {z.out(38)} {z.out(39)} {z.out(40)} {z.out(41)} {z.out(42)} {z.out(43)} {z.out(44)} {z.out(45)} {z.out(46)} {z.out(47)} {z.out(48)} {z.out(49)} {z.out(50)} {z.out(51)} {z.out(52)} {z.out(53)} {z.out(54)} {z.out(55)} {z.out(56)} {z.out(57)} {z.out(58)} {z.out(59)} {z.out(60)} {z.out(61)} {z.out(62)} {z.out(63)} -attr xrf 8112 -attr oid 26 -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load net {z.out#1(11)} -attr vt d
load net {z.out#1(12)} -attr vt d
load net {z.out#1(13)} -attr vt d
load net {z.out#1(14)} -attr vt d
load net {z.out#1(15)} -attr vt d
load net {z.out#1(16)} -attr vt d
load net {z.out#1(17)} -attr vt d
load net {z.out#1(18)} -attr vt d
load net {z.out#1(19)} -attr vt d
load net {z.out#1(20)} -attr vt d
load net {z.out#1(21)} -attr vt d
load net {z.out#1(22)} -attr vt d
load net {z.out#1(23)} -attr vt d
load net {z.out#1(24)} -attr vt d
load net {z.out#1(25)} -attr vt d
load net {z.out#1(26)} -attr vt d
load net {z.out#1(27)} -attr vt d
load net {z.out#1(28)} -attr vt d
load net {z.out#1(29)} -attr vt d
load net {z.out#1(30)} -attr vt d
load net {z.out#1(31)} -attr vt d
load net {z.out#1(32)} -attr vt d
load net {z.out#1(33)} -attr vt d
load net {z.out#1(34)} -attr vt d
load net {z.out#1(35)} -attr vt d
load net {z.out#1(36)} -attr vt d
load net {z.out#1(37)} -attr vt d
load net {z.out#1(38)} -attr vt d
load net {z.out#1(39)} -attr vt d
load net {z.out#1(40)} -attr vt d
load net {z.out#1(41)} -attr vt d
load net {z.out#1(42)} -attr vt d
load net {z.out#1(43)} -attr vt d
load net {z.out#1(44)} -attr vt d
load net {z.out#1(45)} -attr vt d
load net {z.out#1(46)} -attr vt d
load net {z.out#1(47)} -attr vt d
load net {z.out#1(48)} -attr vt d
load net {z.out#1(49)} -attr vt d
load net {z.out#1(50)} -attr vt d
load net {z.out#1(51)} -attr vt d
load net {z.out#1(52)} -attr vt d
load net {z.out#1(53)} -attr vt d
load net {z.out#1(54)} -attr vt d
load net {z.out#1(55)} -attr vt d
load net {z.out#1(56)} -attr vt d
load net {z.out#1(57)} -attr vt d
load net {z.out#1(58)} -attr vt d
load net {z.out#1(59)} -attr vt d
load net {z.out#1(60)} -attr vt d
load net {z.out#1(61)} -attr vt d
load net {z.out#1(62)} -attr vt d
load net {z.out#1(63)} -attr vt d
load netBundle {z.out#1} 64 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} {z.out#1(11)} {z.out#1(12)} {z.out#1(13)} {z.out#1(14)} {z.out#1(15)} {z.out#1(16)} {z.out#1(17)} {z.out#1(18)} {z.out#1(19)} {z.out#1(20)} {z.out#1(21)} {z.out#1(22)} {z.out#1(23)} {z.out#1(24)} {z.out#1(25)} {z.out#1(26)} {z.out#1(27)} {z.out#1(28)} {z.out#1(29)} {z.out#1(30)} {z.out#1(31)} {z.out#1(32)} {z.out#1(33)} {z.out#1(34)} {z.out#1(35)} {z.out#1(36)} {z.out#1(37)} {z.out#1(38)} {z.out#1(39)} {z.out#1(40)} {z.out#1(41)} {z.out#1(42)} {z.out#1(43)} {z.out#1(44)} {z.out#1(45)} {z.out#1(46)} {z.out#1(47)} {z.out#1(48)} {z.out#1(49)} {z.out#1(50)} {z.out#1(51)} {z.out#1(52)} {z.out#1(53)} {z.out#1(54)} {z.out#1(55)} {z.out#1(56)} {z.out#1(57)} {z.out#1(58)} {z.out#1(59)} {z.out#1(60)} {z.out#1(61)} {z.out#1(62)} {z.out#1(63)} -attr xrf 8113 -attr oid 27 -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {in:i#2.sva#1(0)} -attr vt d
load net {in:i#2.sva#1(1)} -attr vt d
load net {in:i#2.sva#1(2)} -attr vt d
load netBundle {in:i#2.sva#1} 3 {in:i#2.sva#1(0)} {in:i#2.sva#1(1)} {in:i#2.sva#1(2)} -attr xrf 8114 -attr oid 28 -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {out-1:mul#1.cse.sva:mx0w0(0)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(1)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(2)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(3)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(4)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(5)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(6)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(7)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(8)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(9)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(10)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(11)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(12)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(13)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(14)} -attr vt d
load net {out-1:mul#1.cse.sva:mx0w0(15)} -attr vt d
load netBundle {out-1:mul#1.cse.sva:mx0w0} 16 {out-1:mul#1.cse.sva:mx0w0(0)} {out-1:mul#1.cse.sva:mx0w0(1)} {out-1:mul#1.cse.sva:mx0w0(2)} {out-1:mul#1.cse.sva:mx0w0(3)} {out-1:mul#1.cse.sva:mx0w0(4)} {out-1:mul#1.cse.sva:mx0w0(5)} {out-1:mul#1.cse.sva:mx0w0(6)} {out-1:mul#1.cse.sva:mx0w0(7)} {out-1:mul#1.cse.sva:mx0w0(8)} {out-1:mul#1.cse.sva:mx0w0(9)} {out-1:mul#1.cse.sva:mx0w0(10)} {out-1:mul#1.cse.sva:mx0w0(11)} {out-1:mul#1.cse.sva:mx0w0(12)} {out-1:mul#1.cse.sva:mx0w0(13)} {out-1:mul#1.cse.sva:mx0w0(14)} {out-1:mul#1.cse.sva:mx0w0(15)} -attr xrf 8115 -attr oid 29 -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load net {mux.itm(9)} -attr vt d
load net {mux.itm(10)} -attr vt d
load net {mux.itm(11)} -attr vt d
load net {mux.itm(12)} -attr vt d
load net {mux.itm(13)} -attr vt d
load net {mux.itm(14)} -attr vt d
load net {mux.itm(15)} -attr vt d
load net {mux.itm(16)} -attr vt d
load net {mux.itm(17)} -attr vt d
load net {mux.itm(18)} -attr vt d
load net {mux.itm(19)} -attr vt d
load net {mux.itm(20)} -attr vt d
load net {mux.itm(21)} -attr vt d
load net {mux.itm(22)} -attr vt d
load net {mux.itm(23)} -attr vt d
load net {mux.itm(24)} -attr vt d
load net {mux.itm(25)} -attr vt d
load net {mux.itm(26)} -attr vt d
load net {mux.itm(27)} -attr vt d
load net {mux.itm(28)} -attr vt d
load net {mux.itm(29)} -attr vt d
load net {mux.itm(30)} -attr vt d
load net {mux.itm(31)} -attr vt d
load net {mux.itm(32)} -attr vt d
load net {mux.itm(33)} -attr vt d
load net {mux.itm(34)} -attr vt d
load net {mux.itm(35)} -attr vt d
load net {mux.itm(36)} -attr vt d
load net {mux.itm(37)} -attr vt d
load net {mux.itm(38)} -attr vt d
load net {mux.itm(39)} -attr vt d
load net {mux.itm(40)} -attr vt d
load net {mux.itm(41)} -attr vt d
load net {mux.itm(42)} -attr vt d
load net {mux.itm(43)} -attr vt d
load net {mux.itm(44)} -attr vt d
load net {mux.itm(45)} -attr vt d
load net {mux.itm(46)} -attr vt d
load net {mux.itm(47)} -attr vt d
load net {mux.itm(48)} -attr vt d
load net {mux.itm(49)} -attr vt d
load net {mux.itm(50)} -attr vt d
load net {mux.itm(51)} -attr vt d
load net {mux.itm(52)} -attr vt d
load net {mux.itm(53)} -attr vt d
load net {mux.itm(54)} -attr vt d
load net {mux.itm(55)} -attr vt d
load net {mux.itm(56)} -attr vt d
load net {mux.itm(57)} -attr vt d
load net {mux.itm(58)} -attr vt d
load net {mux.itm(59)} -attr vt d
load net {mux.itm(60)} -attr vt d
load net {mux.itm(61)} -attr vt d
load net {mux.itm(62)} -attr vt d
load net {mux.itm(63)} -attr vt d
load netBundle {mux.itm} 64 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} {mux.itm(9)} {mux.itm(10)} {mux.itm(11)} {mux.itm(12)} {mux.itm(13)} {mux.itm(14)} {mux.itm(15)} {mux.itm(16)} {mux.itm(17)} {mux.itm(18)} {mux.itm(19)} {mux.itm(20)} {mux.itm(21)} {mux.itm(22)} {mux.itm(23)} {mux.itm(24)} {mux.itm(25)} {mux.itm(26)} {mux.itm(27)} {mux.itm(28)} {mux.itm(29)} {mux.itm(30)} {mux.itm(31)} {mux.itm(32)} {mux.itm(33)} {mux.itm(34)} {mux.itm(35)} {mux.itm(36)} {mux.itm(37)} {mux.itm(38)} {mux.itm(39)} {mux.itm(40)} {mux.itm(41)} {mux.itm(42)} {mux.itm(43)} {mux.itm(44)} {mux.itm(45)} {mux.itm(46)} {mux.itm(47)} {mux.itm(48)} {mux.itm(49)} {mux.itm(50)} {mux.itm(51)} {mux.itm(52)} {mux.itm(53)} {mux.itm(54)} {mux.itm(55)} {mux.itm(56)} {mux.itm(57)} {mux.itm(58)} {mux.itm(59)} {mux.itm(60)} {mux.itm(61)} {mux.itm(62)} {mux.itm(63)} -attr xrf 8116 -attr oid 30 -attr vt d -attr @path {/Adding/Adding:core/mux.itm}
load net {mux#1.itm(0)} -attr vt d
load net {mux#1.itm(1)} -attr vt d
load net {mux#1.itm(2)} -attr vt d
load net {mux#1.itm(3)} -attr vt d
load net {mux#1.itm(4)} -attr vt d
load net {mux#1.itm(5)} -attr vt d
load net {mux#1.itm(6)} -attr vt d
load net {mux#1.itm(7)} -attr vt d
load netBundle {mux#1.itm} 8 {mux#1.itm(0)} {mux#1.itm(1)} {mux#1.itm(2)} {mux#1.itm(3)} {mux#1.itm(4)} {mux#1.itm(5)} {mux#1.itm(6)} {mux#1.itm(7)} -attr xrf 8117 -attr oid 31 -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#2.itm(0)} -attr vt d
load net {mux#2.itm(1)} -attr vt d
load net {mux#2.itm(2)} -attr vt d
load net {mux#2.itm(3)} -attr vt d
load net {mux#2.itm(4)} -attr vt d
load net {mux#2.itm(5)} -attr vt d
load net {mux#2.itm(6)} -attr vt d
load net {mux#2.itm(7)} -attr vt d
load netBundle {mux#2.itm} 8 {mux#2.itm(0)} {mux#2.itm(1)} {mux#2.itm(2)} {mux#2.itm(3)} {mux#2.itm(4)} {mux#2.itm(5)} {mux#2.itm(6)} {mux#2.itm(7)} -attr xrf 8118 -attr oid 32 -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#3.itm(0)} -attr vt d
load net {mux#3.itm(1)} -attr vt d
load net {mux#3.itm(2)} -attr vt d
load net {mux#3.itm(3)} -attr vt d
load net {mux#3.itm(4)} -attr vt d
load net {mux#3.itm(5)} -attr vt d
load net {mux#3.itm(6)} -attr vt d
load net {mux#3.itm(7)} -attr vt d
load netBundle {mux#3.itm} 8 {mux#3.itm(0)} {mux#3.itm(1)} {mux#3.itm(2)} {mux#3.itm(3)} {mux#3.itm(4)} {mux#3.itm(5)} {mux#3.itm(6)} {mux#3.itm(7)} -attr xrf 8119 -attr oid 33 -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load net {mux#4.itm(2)} -attr vt d
load net {mux#4.itm(3)} -attr vt d
load net {mux#4.itm(4)} -attr vt d
load net {mux#4.itm(5)} -attr vt d
load net {mux#4.itm(6)} -attr vt d
load net {mux#4.itm(7)} -attr vt d
load netBundle {mux#4.itm} 8 {mux#4.itm(0)} {mux#4.itm(1)} {mux#4.itm(2)} {mux#4.itm(3)} {mux#4.itm(4)} {mux#4.itm(5)} {mux#4.itm(6)} {mux#4.itm(7)} -attr xrf 8120 -attr oid 34 -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#5.itm(0)} -attr vt d
load net {mux#5.itm(1)} -attr vt d
load net {mux#5.itm(2)} -attr vt d
load net {mux#5.itm(3)} -attr vt d
load net {mux#5.itm(4)} -attr vt d
load net {mux#5.itm(5)} -attr vt d
load net {mux#5.itm(6)} -attr vt d
load net {mux#5.itm(7)} -attr vt d
load net {mux#5.itm(8)} -attr vt d
load net {mux#5.itm(9)} -attr vt d
load net {mux#5.itm(10)} -attr vt d
load net {mux#5.itm(11)} -attr vt d
load net {mux#5.itm(12)} -attr vt d
load net {mux#5.itm(13)} -attr vt d
load net {mux#5.itm(14)} -attr vt d
load net {mux#5.itm(15)} -attr vt d
load net {mux#5.itm(16)} -attr vt d
load net {mux#5.itm(17)} -attr vt d
load net {mux#5.itm(18)} -attr vt d
load net {mux#5.itm(19)} -attr vt d
load net {mux#5.itm(20)} -attr vt d
load net {mux#5.itm(21)} -attr vt d
load net {mux#5.itm(22)} -attr vt d
load net {mux#5.itm(23)} -attr vt d
load net {mux#5.itm(24)} -attr vt d
load net {mux#5.itm(25)} -attr vt d
load net {mux#5.itm(26)} -attr vt d
load net {mux#5.itm(27)} -attr vt d
load net {mux#5.itm(28)} -attr vt d
load net {mux#5.itm(29)} -attr vt d
load net {mux#5.itm(30)} -attr vt d
load net {mux#5.itm(31)} -attr vt d
load net {mux#5.itm(32)} -attr vt d
load net {mux#5.itm(33)} -attr vt d
load net {mux#5.itm(34)} -attr vt d
load net {mux#5.itm(35)} -attr vt d
load net {mux#5.itm(36)} -attr vt d
load net {mux#5.itm(37)} -attr vt d
load net {mux#5.itm(38)} -attr vt d
load net {mux#5.itm(39)} -attr vt d
load net {mux#5.itm(40)} -attr vt d
load net {mux#5.itm(41)} -attr vt d
load net {mux#5.itm(42)} -attr vt d
load net {mux#5.itm(43)} -attr vt d
load net {mux#5.itm(44)} -attr vt d
load net {mux#5.itm(45)} -attr vt d
load net {mux#5.itm(46)} -attr vt d
load net {mux#5.itm(47)} -attr vt d
load net {mux#5.itm(48)} -attr vt d
load net {mux#5.itm(49)} -attr vt d
load net {mux#5.itm(50)} -attr vt d
load net {mux#5.itm(51)} -attr vt d
load net {mux#5.itm(52)} -attr vt d
load net {mux#5.itm(53)} -attr vt d
load net {mux#5.itm(54)} -attr vt d
load net {mux#5.itm(55)} -attr vt d
load net {mux#5.itm(56)} -attr vt d
load net {mux#5.itm(57)} -attr vt d
load net {mux#5.itm(58)} -attr vt d
load net {mux#5.itm(59)} -attr vt d
load net {mux#5.itm(60)} -attr vt d
load net {mux#5.itm(61)} -attr vt d
load net {mux#5.itm(62)} -attr vt d
load net {mux#5.itm(63)} -attr vt d
load netBundle {mux#5.itm} 64 {mux#5.itm(0)} {mux#5.itm(1)} {mux#5.itm(2)} {mux#5.itm(3)} {mux#5.itm(4)} {mux#5.itm(5)} {mux#5.itm(6)} {mux#5.itm(7)} {mux#5.itm(8)} {mux#5.itm(9)} {mux#5.itm(10)} {mux#5.itm(11)} {mux#5.itm(12)} {mux#5.itm(13)} {mux#5.itm(14)} {mux#5.itm(15)} {mux#5.itm(16)} {mux#5.itm(17)} {mux#5.itm(18)} {mux#5.itm(19)} {mux#5.itm(20)} {mux#5.itm(21)} {mux#5.itm(22)} {mux#5.itm(23)} {mux#5.itm(24)} {mux#5.itm(25)} {mux#5.itm(26)} {mux#5.itm(27)} {mux#5.itm(28)} {mux#5.itm(29)} {mux#5.itm(30)} {mux#5.itm(31)} {mux#5.itm(32)} {mux#5.itm(33)} {mux#5.itm(34)} {mux#5.itm(35)} {mux#5.itm(36)} {mux#5.itm(37)} {mux#5.itm(38)} {mux#5.itm(39)} {mux#5.itm(40)} {mux#5.itm(41)} {mux#5.itm(42)} {mux#5.itm(43)} {mux#5.itm(44)} {mux#5.itm(45)} {mux#5.itm(46)} {mux#5.itm(47)} {mux#5.itm(48)} {mux#5.itm(49)} {mux#5.itm(50)} {mux#5.itm(51)} {mux#5.itm(52)} {mux#5.itm(53)} {mux#5.itm(54)} {mux#5.itm(55)} {mux#5.itm(56)} {mux#5.itm(57)} {mux#5.itm(58)} {mux#5.itm(59)} {mux#5.itm(60)} {mux#5.itm(61)} {mux#5.itm(62)} {mux#5.itm(63)} -attr xrf 8121 -attr oid 35 -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#6.itm(0)} -attr vt d
load net {mux#6.itm(1)} -attr vt d
load net {mux#6.itm(2)} -attr vt d
load net {mux#6.itm(3)} -attr vt d
load net {mux#6.itm(4)} -attr vt d
load net {mux#6.itm(5)} -attr vt d
load net {mux#6.itm(6)} -attr vt d
load net {mux#6.itm(7)} -attr vt d
load netBundle {mux#6.itm} 8 {mux#6.itm(0)} {mux#6.itm(1)} {mux#6.itm(2)} {mux#6.itm(3)} {mux#6.itm(4)} {mux#6.itm(5)} {mux#6.itm(6)} {mux#6.itm(7)} -attr xrf 8122 -attr oid 36 -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {and.itm(0)} -attr vt d
load net {and.itm(1)} -attr vt d
load net {and.itm(2)} -attr vt d
load netBundle {and.itm} 3 {and.itm(0)} {and.itm(1)} {and.itm(2)} -attr xrf 8123 -attr oid 37 -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load netBundle {exs.itm} 3 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} -attr xrf 8124 -attr oid 38 -attr vt d -attr @path {/Adding/Adding:core/exs.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load net {mux#8.itm(2)} -attr vt d
load net {mux#8.itm(3)} -attr vt d
load net {mux#8.itm(4)} -attr vt d
load net {mux#8.itm(5)} -attr vt d
load net {mux#8.itm(6)} -attr vt d
load net {mux#8.itm(7)} -attr vt d
load net {mux#8.itm(8)} -attr vt d
load net {mux#8.itm(9)} -attr vt d
load net {mux#8.itm(10)} -attr vt d
load net {mux#8.itm(11)} -attr vt d
load net {mux#8.itm(12)} -attr vt d
load net {mux#8.itm(13)} -attr vt d
load net {mux#8.itm(14)} -attr vt d
load net {mux#8.itm(15)} -attr vt d
load netBundle {mux#8.itm} 16 {mux#8.itm(0)} {mux#8.itm(1)} {mux#8.itm(2)} {mux#8.itm(3)} {mux#8.itm(4)} {mux#8.itm(5)} {mux#8.itm(6)} {mux#8.itm(7)} {mux#8.itm(8)} {mux#8.itm(9)} {mux#8.itm(10)} {mux#8.itm(11)} {mux#8.itm(12)} {mux#8.itm(13)} {mux#8.itm(14)} {mux#8.itm(15)} -attr xrf 8125 -attr oid 39 -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load net {mux#12.itm(2)} -attr vt d
load net {mux#12.itm(3)} -attr vt d
load net {mux#12.itm(4)} -attr vt d
load net {mux#12.itm(5)} -attr vt d
load net {mux#12.itm(6)} -attr vt d
load net {mux#12.itm(7)} -attr vt d
load net {mux#12.itm(8)} -attr vt d
load net {mux#12.itm(9)} -attr vt d
load net {mux#12.itm(10)} -attr vt d
load net {mux#12.itm(11)} -attr vt d
load net {mux#12.itm(12)} -attr vt d
load net {mux#12.itm(13)} -attr vt d
load net {mux#12.itm(14)} -attr vt d
load net {mux#12.itm(15)} -attr vt d
load net {mux#12.itm(16)} -attr vt d
load net {mux#12.itm(17)} -attr vt d
load net {mux#12.itm(18)} -attr vt d
load net {mux#12.itm(19)} -attr vt d
load net {mux#12.itm(20)} -attr vt d
load net {mux#12.itm(21)} -attr vt d
load net {mux#12.itm(22)} -attr vt d
load net {mux#12.itm(23)} -attr vt d
load net {mux#12.itm(24)} -attr vt d
load net {mux#12.itm(25)} -attr vt d
load net {mux#12.itm(26)} -attr vt d
load net {mux#12.itm(27)} -attr vt d
load net {mux#12.itm(28)} -attr vt d
load net {mux#12.itm(29)} -attr vt d
load net {mux#12.itm(30)} -attr vt d
load net {mux#12.itm(31)} -attr vt d
load net {mux#12.itm(32)} -attr vt d
load net {mux#12.itm(33)} -attr vt d
load net {mux#12.itm(34)} -attr vt d
load net {mux#12.itm(35)} -attr vt d
load net {mux#12.itm(36)} -attr vt d
load net {mux#12.itm(37)} -attr vt d
load net {mux#12.itm(38)} -attr vt d
load net {mux#12.itm(39)} -attr vt d
load net {mux#12.itm(40)} -attr vt d
load net {mux#12.itm(41)} -attr vt d
load net {mux#12.itm(42)} -attr vt d
load net {mux#12.itm(43)} -attr vt d
load net {mux#12.itm(44)} -attr vt d
load net {mux#12.itm(45)} -attr vt d
load net {mux#12.itm(46)} -attr vt d
load net {mux#12.itm(47)} -attr vt d
load net {mux#12.itm(48)} -attr vt d
load net {mux#12.itm(49)} -attr vt d
load net {mux#12.itm(50)} -attr vt d
load net {mux#12.itm(51)} -attr vt d
load net {mux#12.itm(52)} -attr vt d
load net {mux#12.itm(53)} -attr vt d
load net {mux#12.itm(54)} -attr vt d
load net {mux#12.itm(55)} -attr vt d
load net {mux#12.itm(56)} -attr vt d
load net {mux#12.itm(57)} -attr vt d
load net {mux#12.itm(58)} -attr vt d
load net {mux#12.itm(59)} -attr vt d
load net {mux#12.itm(60)} -attr vt d
load net {mux#12.itm(61)} -attr vt d
load net {mux#12.itm(62)} -attr vt d
load net {mux#12.itm(63)} -attr vt d
load netBundle {mux#12.itm} 64 {mux#12.itm(0)} {mux#12.itm(1)} {mux#12.itm(2)} {mux#12.itm(3)} {mux#12.itm(4)} {mux#12.itm(5)} {mux#12.itm(6)} {mux#12.itm(7)} {mux#12.itm(8)} {mux#12.itm(9)} {mux#12.itm(10)} {mux#12.itm(11)} {mux#12.itm(12)} {mux#12.itm(13)} {mux#12.itm(14)} {mux#12.itm(15)} {mux#12.itm(16)} {mux#12.itm(17)} {mux#12.itm(18)} {mux#12.itm(19)} {mux#12.itm(20)} {mux#12.itm(21)} {mux#12.itm(22)} {mux#12.itm(23)} {mux#12.itm(24)} {mux#12.itm(25)} {mux#12.itm(26)} {mux#12.itm(27)} {mux#12.itm(28)} {mux#12.itm(29)} {mux#12.itm(30)} {mux#12.itm(31)} {mux#12.itm(32)} {mux#12.itm(33)} {mux#12.itm(34)} {mux#12.itm(35)} {mux#12.itm(36)} {mux#12.itm(37)} {mux#12.itm(38)} {mux#12.itm(39)} {mux#12.itm(40)} {mux#12.itm(41)} {mux#12.itm(42)} {mux#12.itm(43)} {mux#12.itm(44)} {mux#12.itm(45)} {mux#12.itm(46)} {mux#12.itm(47)} {mux#12.itm(48)} {mux#12.itm(49)} {mux#12.itm(50)} {mux#12.itm(51)} {mux#12.itm(52)} {mux#12.itm(53)} {mux#12.itm(54)} {mux#12.itm(55)} {mux#12.itm(56)} {mux#12.itm(57)} {mux#12.itm(58)} {mux#12.itm(59)} {mux#12.itm(60)} {mux#12.itm(61)} {mux#12.itm(62)} {mux#12.itm(63)} -attr xrf 8126 -attr oid 40 -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load netBundle {conc.itm} 3 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} -attr xrf 8127 -attr oid 41 -attr vt d -attr @path {/Adding/Adding:core/conc.itm}
load net {slc(in:i#2.sva#2).itm(0)} -attr vt d
load net {slc(in:i#2.sva#2).itm(1)} -attr vt d
load netBundle {slc(in:i#2.sva#2).itm} 2 {slc(in:i#2.sva#2).itm(0)} {slc(in:i#2.sva#2).itm(1)} -attr xrf 8128 -attr oid 42 -attr vt d -attr @path {/Adding/Adding:core/slc(in:i#2.sva#2).itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load net {mux#11.itm(9)} -attr vt d
load net {mux#11.itm(10)} -attr vt d
load net {mux#11.itm(11)} -attr vt d
load net {mux#11.itm(12)} -attr vt d
load net {mux#11.itm(13)} -attr vt d
load net {mux#11.itm(14)} -attr vt d
load net {mux#11.itm(15)} -attr vt d
load net {mux#11.itm(16)} -attr vt d
load net {mux#11.itm(17)} -attr vt d
load net {mux#11.itm(18)} -attr vt d
load net {mux#11.itm(19)} -attr vt d
load net {mux#11.itm(20)} -attr vt d
load net {mux#11.itm(21)} -attr vt d
load net {mux#11.itm(22)} -attr vt d
load net {mux#11.itm(23)} -attr vt d
load net {mux#11.itm(24)} -attr vt d
load net {mux#11.itm(25)} -attr vt d
load net {mux#11.itm(26)} -attr vt d
load net {mux#11.itm(27)} -attr vt d
load net {mux#11.itm(28)} -attr vt d
load net {mux#11.itm(29)} -attr vt d
load net {mux#11.itm(30)} -attr vt d
load net {mux#11.itm(31)} -attr vt d
load net {mux#11.itm(32)} -attr vt d
load net {mux#11.itm(33)} -attr vt d
load net {mux#11.itm(34)} -attr vt d
load net {mux#11.itm(35)} -attr vt d
load net {mux#11.itm(36)} -attr vt d
load net {mux#11.itm(37)} -attr vt d
load net {mux#11.itm(38)} -attr vt d
load net {mux#11.itm(39)} -attr vt d
load net {mux#11.itm(40)} -attr vt d
load net {mux#11.itm(41)} -attr vt d
load net {mux#11.itm(42)} -attr vt d
load net {mux#11.itm(43)} -attr vt d
load net {mux#11.itm(44)} -attr vt d
load net {mux#11.itm(45)} -attr vt d
load net {mux#11.itm(46)} -attr vt d
load net {mux#11.itm(47)} -attr vt d
load net {mux#11.itm(48)} -attr vt d
load net {mux#11.itm(49)} -attr vt d
load net {mux#11.itm(50)} -attr vt d
load net {mux#11.itm(51)} -attr vt d
load net {mux#11.itm(52)} -attr vt d
load net {mux#11.itm(53)} -attr vt d
load net {mux#11.itm(54)} -attr vt d
load net {mux#11.itm(55)} -attr vt d
load net {mux#11.itm(56)} -attr vt d
load net {mux#11.itm(57)} -attr vt d
load net {mux#11.itm(58)} -attr vt d
load net {mux#11.itm(59)} -attr vt d
load net {mux#11.itm(60)} -attr vt d
load net {mux#11.itm(61)} -attr vt d
load net {mux#11.itm(62)} -attr vt d
load net {mux#11.itm(63)} -attr vt d
load netBundle {mux#11.itm} 64 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} {mux#11.itm(9)} {mux#11.itm(10)} {mux#11.itm(11)} {mux#11.itm(12)} {mux#11.itm(13)} {mux#11.itm(14)} {mux#11.itm(15)} {mux#11.itm(16)} {mux#11.itm(17)} {mux#11.itm(18)} {mux#11.itm(19)} {mux#11.itm(20)} {mux#11.itm(21)} {mux#11.itm(22)} {mux#11.itm(23)} {mux#11.itm(24)} {mux#11.itm(25)} {mux#11.itm(26)} {mux#11.itm(27)} {mux#11.itm(28)} {mux#11.itm(29)} {mux#11.itm(30)} {mux#11.itm(31)} {mux#11.itm(32)} {mux#11.itm(33)} {mux#11.itm(34)} {mux#11.itm(35)} {mux#11.itm(36)} {mux#11.itm(37)} {mux#11.itm(38)} {mux#11.itm(39)} {mux#11.itm(40)} {mux#11.itm(41)} {mux#11.itm(42)} {mux#11.itm(43)} {mux#11.itm(44)} {mux#11.itm(45)} {mux#11.itm(46)} {mux#11.itm(47)} {mux#11.itm(48)} {mux#11.itm(49)} {mux#11.itm(50)} {mux#11.itm(51)} {mux#11.itm(52)} {mux#11.itm(53)} {mux#11.itm(54)} {mux#11.itm(55)} {mux#11.itm(56)} {mux#11.itm(57)} {mux#11.itm(58)} {mux#11.itm(59)} {mux#11.itm(60)} {mux#11.itm(61)} {mux#11.itm(62)} {mux#11.itm(63)} -attr xrf 8129 -attr oid 43 -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {out-1:in:slc#2.itm(0)} -attr vt d
load net {out-1:in:slc#2.itm(1)} -attr vt d
load net {out-1:in:slc#2.itm(2)} -attr vt d
load net {out-1:in:slc#2.itm(3)} -attr vt d
load net {out-1:in:slc#2.itm(4)} -attr vt d
load net {out-1:in:slc#2.itm(5)} -attr vt d
load net {out-1:in:slc#2.itm(6)} -attr vt d
load net {out-1:in:slc#2.itm(7)} -attr vt d
load net {out-1:in:slc#2.itm(8)} -attr vt d
load netBundle {out-1:in:slc#2.itm} 9 {out-1:in:slc#2.itm(0)} {out-1:in:slc#2.itm(1)} {out-1:in:slc#2.itm(2)} {out-1:in:slc#2.itm(3)} {out-1:in:slc#2.itm(4)} {out-1:in:slc#2.itm(5)} {out-1:in:slc#2.itm(6)} {out-1:in:slc#2.itm(7)} {out-1:in:slc#2.itm(8)} -attr xrf 8130 -attr oid 44 -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(0)} -attr vt d
load net {out-1:in:acc#9.itm(1)} -attr vt d
load net {out-1:in:acc#9.itm(2)} -attr vt d
load net {out-1:in:acc#9.itm(3)} -attr vt d
load net {out-1:in:acc#9.itm(4)} -attr vt d
load net {out-1:in:acc#9.itm(5)} -attr vt d
load net {out-1:in:acc#9.itm(6)} -attr vt d
load net {out-1:in:acc#9.itm(7)} -attr vt d
load net {out-1:in:acc#9.itm(8)} -attr vt d
load net {out-1:in:acc#9.itm(9)} -attr vt d
load net {out-1:in:acc#9.itm(10)} -attr vt d
load netBundle {out-1:in:acc#9.itm} 11 {out-1:in:acc#9.itm(0)} {out-1:in:acc#9.itm(1)} {out-1:in:acc#9.itm(2)} {out-1:in:acc#9.itm(3)} {out-1:in:acc#9.itm(4)} {out-1:in:acc#9.itm(5)} {out-1:in:acc#9.itm(6)} {out-1:in:acc#9.itm(7)} {out-1:in:acc#9.itm(8)} {out-1:in:acc#9.itm(9)} {out-1:in:acc#9.itm(10)} -attr xrf 8131 -attr oid 45 -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {in:conc#22.itm(0)} -attr vt d
load net {in:conc#22.itm(1)} -attr vt d
load net {in:conc#22.itm(2)} -attr vt d
load net {in:conc#22.itm(3)} -attr vt d
load net {in:conc#22.itm(4)} -attr vt d
load net {in:conc#22.itm(5)} -attr vt d
load net {in:conc#22.itm(6)} -attr vt d
load net {in:conc#22.itm(7)} -attr vt d
load net {in:conc#22.itm(8)} -attr vt d
load net {in:conc#22.itm(9)} -attr vt d
load netBundle {in:conc#22.itm} 10 {in:conc#22.itm(0)} {in:conc#22.itm(1)} {in:conc#22.itm(2)} {in:conc#22.itm(3)} {in:conc#22.itm(4)} {in:conc#22.itm(5)} {in:conc#22.itm(6)} {in:conc#22.itm(7)} {in:conc#22.itm(8)} {in:conc#22.itm(9)} -attr xrf 8132 -attr oid 46 -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(0)} -attr vt d
load net {in:acc#41.itm(1)} -attr vt d
load net {in:acc#41.itm(2)} -attr vt d
load net {in:acc#41.itm(3)} -attr vt d
load net {in:acc#41.itm(4)} -attr vt d
load net {in:acc#41.itm(5)} -attr vt d
load net {in:acc#41.itm(6)} -attr vt d
load net {in:acc#41.itm(7)} -attr vt d
load net {in:acc#41.itm(8)} -attr vt d
load netBundle {in:acc#41.itm} 9 {in:acc#41.itm(0)} {in:acc#41.itm(1)} {in:acc#41.itm(2)} {in:acc#41.itm(3)} {in:acc#41.itm(4)} {in:acc#41.itm(5)} {in:acc#41.itm(6)} {in:acc#41.itm(7)} {in:acc#41.itm(8)} -attr xrf 8133 -attr oid 47 -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {slc(B#1.sva).itm(0)} -attr vt d
load net {slc(B#1.sva).itm(1)} -attr vt d
load net {slc(B#1.sva).itm(2)} -attr vt d
load net {slc(B#1.sva).itm(3)} -attr vt d
load net {slc(B#1.sva).itm(4)} -attr vt d
load net {slc(B#1.sva).itm(5)} -attr vt d
load net {slc(B#1.sva).itm(6)} -attr vt d
load netBundle {slc(B#1.sva).itm} 7 {slc(B#1.sva).itm(0)} {slc(B#1.sva).itm(1)} {slc(B#1.sva).itm(2)} {slc(B#1.sva).itm(3)} {slc(B#1.sva).itm(4)} {slc(B#1.sva).itm(5)} {slc(B#1.sva).itm(6)} -attr xrf 8134 -attr oid 48 -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {in:acc#43.itm(0)} -attr vt d
load net {in:acc#43.itm(1)} -attr vt d
load net {in:acc#43.itm(2)} -attr vt d
load net {in:acc#43.itm(3)} -attr vt d
load net {in:acc#43.itm(4)} -attr vt d
load net {in:acc#43.itm(5)} -attr vt d
load net {in:acc#43.itm(6)} -attr vt d
load net {in:acc#43.itm(7)} -attr vt d
load net {in:acc#43.itm(8)} -attr vt d
load netBundle {in:acc#43.itm} 9 {in:acc#43.itm(0)} {in:acc#43.itm(1)} {in:acc#43.itm(2)} {in:acc#43.itm(3)} {in:acc#43.itm(4)} {in:acc#43.itm(5)} {in:acc#43.itm(6)} {in:acc#43.itm(7)} {in:acc#43.itm(8)} -attr xrf 8135 -attr oid 49 -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load net {mux#9.itm(6)} -attr vt d
load net {mux#9.itm(7)} -attr vt d
load net {mux#9.itm(8)} -attr vt d
load net {mux#9.itm(9)} -attr vt d
load net {mux#9.itm(10)} -attr vt d
load net {mux#9.itm(11)} -attr vt d
load net {mux#9.itm(12)} -attr vt d
load net {mux#9.itm(13)} -attr vt d
load net {mux#9.itm(14)} -attr vt d
load net {mux#9.itm(15)} -attr vt d
load netBundle {mux#9.itm} 16 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} {mux#9.itm(6)} {mux#9.itm(7)} {mux#9.itm(8)} {mux#9.itm(9)} {mux#9.itm(10)} {mux#9.itm(11)} {mux#9.itm(12)} {mux#9.itm(13)} {mux#9.itm(14)} {mux#9.itm(15)} -attr xrf 8136 -attr oid 50 -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#10.itm(0)} -attr vt d
load net {mux#10.itm(1)} -attr vt d
load net {mux#10.itm(2)} -attr vt d
load net {mux#10.itm(3)} -attr vt d
load net {mux#10.itm(4)} -attr vt d
load net {mux#10.itm(5)} -attr vt d
load net {mux#10.itm(6)} -attr vt d
load net {mux#10.itm(7)} -attr vt d
load net {mux#10.itm(8)} -attr vt d
load net {mux#10.itm(9)} -attr vt d
load net {mux#10.itm(10)} -attr vt d
load net {mux#10.itm(11)} -attr vt d
load net {mux#10.itm(12)} -attr vt d
load net {mux#10.itm(13)} -attr vt d
load net {mux#10.itm(14)} -attr vt d
load net {mux#10.itm(15)} -attr vt d
load net {mux#10.itm(16)} -attr vt d
load net {mux#10.itm(17)} -attr vt d
load net {mux#10.itm(18)} -attr vt d
load net {mux#10.itm(19)} -attr vt d
load net {mux#10.itm(20)} -attr vt d
load net {mux#10.itm(21)} -attr vt d
load net {mux#10.itm(22)} -attr vt d
load net {mux#10.itm(23)} -attr vt d
load net {mux#10.itm(24)} -attr vt d
load net {mux#10.itm(25)} -attr vt d
load net {mux#10.itm(26)} -attr vt d
load net {mux#10.itm(27)} -attr vt d
load net {mux#10.itm(28)} -attr vt d
load net {mux#10.itm(29)} -attr vt d
load net {mux#10.itm(30)} -attr vt d
load net {mux#10.itm(31)} -attr vt d
load net {mux#10.itm(32)} -attr vt d
load net {mux#10.itm(33)} -attr vt d
load net {mux#10.itm(34)} -attr vt d
load net {mux#10.itm(35)} -attr vt d
load net {mux#10.itm(36)} -attr vt d
load net {mux#10.itm(37)} -attr vt d
load net {mux#10.itm(38)} -attr vt d
load net {mux#10.itm(39)} -attr vt d
load net {mux#10.itm(40)} -attr vt d
load net {mux#10.itm(41)} -attr vt d
load net {mux#10.itm(42)} -attr vt d
load net {mux#10.itm(43)} -attr vt d
load net {mux#10.itm(44)} -attr vt d
load net {mux#10.itm(45)} -attr vt d
load net {mux#10.itm(46)} -attr vt d
load net {mux#10.itm(47)} -attr vt d
load net {mux#10.itm(48)} -attr vt d
load net {mux#10.itm(49)} -attr vt d
load net {mux#10.itm(50)} -attr vt d
load net {mux#10.itm(51)} -attr vt d
load net {mux#10.itm(52)} -attr vt d
load net {mux#10.itm(53)} -attr vt d
load net {mux#10.itm(54)} -attr vt d
load net {mux#10.itm(55)} -attr vt d
load net {mux#10.itm(56)} -attr vt d
load net {mux#10.itm(57)} -attr vt d
load net {mux#10.itm(58)} -attr vt d
load net {mux#10.itm(59)} -attr vt d
load net {mux#10.itm(60)} -attr vt d
load net {mux#10.itm(61)} -attr vt d
load net {mux#10.itm(62)} -attr vt d
load net {mux#10.itm(63)} -attr vt d
load netBundle {mux#10.itm} 64 {mux#10.itm(0)} {mux#10.itm(1)} {mux#10.itm(2)} {mux#10.itm(3)} {mux#10.itm(4)} {mux#10.itm(5)} {mux#10.itm(6)} {mux#10.itm(7)} {mux#10.itm(8)} {mux#10.itm(9)} {mux#10.itm(10)} {mux#10.itm(11)} {mux#10.itm(12)} {mux#10.itm(13)} {mux#10.itm(14)} {mux#10.itm(15)} {mux#10.itm(16)} {mux#10.itm(17)} {mux#10.itm(18)} {mux#10.itm(19)} {mux#10.itm(20)} {mux#10.itm(21)} {mux#10.itm(22)} {mux#10.itm(23)} {mux#10.itm(24)} {mux#10.itm(25)} {mux#10.itm(26)} {mux#10.itm(27)} {mux#10.itm(28)} {mux#10.itm(29)} {mux#10.itm(30)} {mux#10.itm(31)} {mux#10.itm(32)} {mux#10.itm(33)} {mux#10.itm(34)} {mux#10.itm(35)} {mux#10.itm(36)} {mux#10.itm(37)} {mux#10.itm(38)} {mux#10.itm(39)} {mux#10.itm(40)} {mux#10.itm(41)} {mux#10.itm(42)} {mux#10.itm(43)} {mux#10.itm(44)} {mux#10.itm(45)} {mux#10.itm(46)} {mux#10.itm(47)} {mux#10.itm(48)} {mux#10.itm(49)} {mux#10.itm(50)} {mux#10.itm(51)} {mux#10.itm(52)} {mux#10.itm(53)} {mux#10.itm(54)} {mux#10.itm(55)} {mux#10.itm(56)} {mux#10.itm(57)} {mux#10.itm(58)} {mux#10.itm(59)} {mux#10.itm(60)} {mux#10.itm(61)} {mux#10.itm(62)} {mux#10.itm(63)} -attr xrf 8137 -attr oid 51 -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {clk} -attr xrf 8138 -attr oid 52
load net {clk} -port {clk} -attr xrf 8139 -attr oid 53
load net {rst} -attr xrf 8140 -attr oid 54
load net {rst} -port {rst} -attr xrf 8141 -attr oid 55
load net {A:rsc:mgc_in_wire.d(0)} -attr vt d
load net {A:rsc:mgc_in_wire.d(1)} -attr vt d
load net {A:rsc:mgc_in_wire.d(2)} -attr vt d
load net {A:rsc:mgc_in_wire.d(3)} -attr vt d
load net {A:rsc:mgc_in_wire.d(4)} -attr vt d
load net {A:rsc:mgc_in_wire.d(5)} -attr vt d
load net {A:rsc:mgc_in_wire.d(6)} -attr vt d
load net {A:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle {A:rsc:mgc_in_wire.d} 8 {A:rsc:mgc_in_wire.d(0)} {A:rsc:mgc_in_wire.d(1)} {A:rsc:mgc_in_wire.d(2)} {A:rsc:mgc_in_wire.d(3)} {A:rsc:mgc_in_wire.d(4)} {A:rsc:mgc_in_wire.d(5)} {A:rsc:mgc_in_wire.d(6)} {A:rsc:mgc_in_wire.d(7)} -attr xrf 8142 -attr oid 56 -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(0)} -port {A:rsc:mgc_in_wire.d(0)} -attr vt d
load net {A:rsc:mgc_in_wire.d(1)} -port {A:rsc:mgc_in_wire.d(1)} -attr vt d
load net {A:rsc:mgc_in_wire.d(2)} -port {A:rsc:mgc_in_wire.d(2)} -attr vt d
load net {A:rsc:mgc_in_wire.d(3)} -port {A:rsc:mgc_in_wire.d(3)} -attr vt d
load net {A:rsc:mgc_in_wire.d(4)} -port {A:rsc:mgc_in_wire.d(4)} -attr vt d
load net {A:rsc:mgc_in_wire.d(5)} -port {A:rsc:mgc_in_wire.d(5)} -attr vt d
load net {A:rsc:mgc_in_wire.d(6)} -port {A:rsc:mgc_in_wire.d(6)} -attr vt d
load net {A:rsc:mgc_in_wire.d(7)} -port {A:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle A:rsc:mgc_in_wire.d 8 A:rsc:mgc_in_wire.d(0) A:rsc:mgc_in_wire.d(1) A:rsc:mgc_in_wire.d(2) A:rsc:mgc_in_wire.d(3) A:rsc:mgc_in_wire.d(4) A:rsc:mgc_in_wire.d(5) A:rsc:mgc_in_wire.d(6) A:rsc:mgc_in_wire.d(7) -attr xrf 8143 -attr oid 57 -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(0)} -attr vt d
load net {B:rsc:mgc_in_wire.d(1)} -attr vt d
load net {B:rsc:mgc_in_wire.d(2)} -attr vt d
load net {B:rsc:mgc_in_wire.d(3)} -attr vt d
load net {B:rsc:mgc_in_wire.d(4)} -attr vt d
load net {B:rsc:mgc_in_wire.d(5)} -attr vt d
load net {B:rsc:mgc_in_wire.d(6)} -attr vt d
load net {B:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle {B:rsc:mgc_in_wire.d} 8 {B:rsc:mgc_in_wire.d(0)} {B:rsc:mgc_in_wire.d(1)} {B:rsc:mgc_in_wire.d(2)} {B:rsc:mgc_in_wire.d(3)} {B:rsc:mgc_in_wire.d(4)} {B:rsc:mgc_in_wire.d(5)} {B:rsc:mgc_in_wire.d(6)} {B:rsc:mgc_in_wire.d(7)} -attr xrf 8144 -attr oid 58 -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(0)} -port {B:rsc:mgc_in_wire.d(0)} -attr vt d
load net {B:rsc:mgc_in_wire.d(1)} -port {B:rsc:mgc_in_wire.d(1)} -attr vt d
load net {B:rsc:mgc_in_wire.d(2)} -port {B:rsc:mgc_in_wire.d(2)} -attr vt d
load net {B:rsc:mgc_in_wire.d(3)} -port {B:rsc:mgc_in_wire.d(3)} -attr vt d
load net {B:rsc:mgc_in_wire.d(4)} -port {B:rsc:mgc_in_wire.d(4)} -attr vt d
load net {B:rsc:mgc_in_wire.d(5)} -port {B:rsc:mgc_in_wire.d(5)} -attr vt d
load net {B:rsc:mgc_in_wire.d(6)} -port {B:rsc:mgc_in_wire.d(6)} -attr vt d
load net {B:rsc:mgc_in_wire.d(7)} -port {B:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle B:rsc:mgc_in_wire.d 8 B:rsc:mgc_in_wire.d(0) B:rsc:mgc_in_wire.d(1) B:rsc:mgc_in_wire.d(2) B:rsc:mgc_in_wire.d(3) B:rsc:mgc_in_wire.d(4) B:rsc:mgc_in_wire.d(5) B:rsc:mgc_in_wire.d(6) B:rsc:mgc_in_wire.d(7) -attr xrf 8145 -attr oid 59 -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(0)} -attr vt d
load net {C:rsc:mgc_in_wire.d(1)} -attr vt d
load net {C:rsc:mgc_in_wire.d(2)} -attr vt d
load net {C:rsc:mgc_in_wire.d(3)} -attr vt d
load net {C:rsc:mgc_in_wire.d(4)} -attr vt d
load net {C:rsc:mgc_in_wire.d(5)} -attr vt d
load net {C:rsc:mgc_in_wire.d(6)} -attr vt d
load net {C:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle {C:rsc:mgc_in_wire.d} 8 {C:rsc:mgc_in_wire.d(0)} {C:rsc:mgc_in_wire.d(1)} {C:rsc:mgc_in_wire.d(2)} {C:rsc:mgc_in_wire.d(3)} {C:rsc:mgc_in_wire.d(4)} {C:rsc:mgc_in_wire.d(5)} {C:rsc:mgc_in_wire.d(6)} {C:rsc:mgc_in_wire.d(7)} -attr xrf 8146 -attr oid 60 -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(0)} -port {C:rsc:mgc_in_wire.d(0)} -attr vt d
load net {C:rsc:mgc_in_wire.d(1)} -port {C:rsc:mgc_in_wire.d(1)} -attr vt d
load net {C:rsc:mgc_in_wire.d(2)} -port {C:rsc:mgc_in_wire.d(2)} -attr vt d
load net {C:rsc:mgc_in_wire.d(3)} -port {C:rsc:mgc_in_wire.d(3)} -attr vt d
load net {C:rsc:mgc_in_wire.d(4)} -port {C:rsc:mgc_in_wire.d(4)} -attr vt d
load net {C:rsc:mgc_in_wire.d(5)} -port {C:rsc:mgc_in_wire.d(5)} -attr vt d
load net {C:rsc:mgc_in_wire.d(6)} -port {C:rsc:mgc_in_wire.d(6)} -attr vt d
load net {C:rsc:mgc_in_wire.d(7)} -port {C:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle C:rsc:mgc_in_wire.d 8 C:rsc:mgc_in_wire.d(0) C:rsc:mgc_in_wire.d(1) C:rsc:mgc_in_wire.d(2) C:rsc:mgc_in_wire.d(3) C:rsc:mgc_in_wire.d(4) C:rsc:mgc_in_wire.d(5) C:rsc:mgc_in_wire.d(6) C:rsc:mgc_in_wire.d(7) -attr xrf 8147 -attr oid 61 -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(0)} -attr vt d
load net {D:rsc:mgc_in_wire.d(1)} -attr vt d
load net {D:rsc:mgc_in_wire.d(2)} -attr vt d
load net {D:rsc:mgc_in_wire.d(3)} -attr vt d
load net {D:rsc:mgc_in_wire.d(4)} -attr vt d
load net {D:rsc:mgc_in_wire.d(5)} -attr vt d
load net {D:rsc:mgc_in_wire.d(6)} -attr vt d
load net {D:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle {D:rsc:mgc_in_wire.d} 8 {D:rsc:mgc_in_wire.d(0)} {D:rsc:mgc_in_wire.d(1)} {D:rsc:mgc_in_wire.d(2)} {D:rsc:mgc_in_wire.d(3)} {D:rsc:mgc_in_wire.d(4)} {D:rsc:mgc_in_wire.d(5)} {D:rsc:mgc_in_wire.d(6)} {D:rsc:mgc_in_wire.d(7)} -attr xrf 8148 -attr oid 62 -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(0)} -port {D:rsc:mgc_in_wire.d(0)} -attr vt d
load net {D:rsc:mgc_in_wire.d(1)} -port {D:rsc:mgc_in_wire.d(1)} -attr vt d
load net {D:rsc:mgc_in_wire.d(2)} -port {D:rsc:mgc_in_wire.d(2)} -attr vt d
load net {D:rsc:mgc_in_wire.d(3)} -port {D:rsc:mgc_in_wire.d(3)} -attr vt d
load net {D:rsc:mgc_in_wire.d(4)} -port {D:rsc:mgc_in_wire.d(4)} -attr vt d
load net {D:rsc:mgc_in_wire.d(5)} -port {D:rsc:mgc_in_wire.d(5)} -attr vt d
load net {D:rsc:mgc_in_wire.d(6)} -port {D:rsc:mgc_in_wire.d(6)} -attr vt d
load net {D:rsc:mgc_in_wire.d(7)} -port {D:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle D:rsc:mgc_in_wire.d 8 D:rsc:mgc_in_wire.d(0) D:rsc:mgc_in_wire.d(1) D:rsc:mgc_in_wire.d(2) D:rsc:mgc_in_wire.d(3) D:rsc:mgc_in_wire.d(4) D:rsc:mgc_in_wire.d(5) D:rsc:mgc_in_wire.d(6) D:rsc:mgc_in_wire.d(7) -attr xrf 8149 -attr oid 63 -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(0)} -attr vt d
load net {E:rsc:mgc_in_wire.d(1)} -attr vt d
load net {E:rsc:mgc_in_wire.d(2)} -attr vt d
load net {E:rsc:mgc_in_wire.d(3)} -attr vt d
load net {E:rsc:mgc_in_wire.d(4)} -attr vt d
load net {E:rsc:mgc_in_wire.d(5)} -attr vt d
load net {E:rsc:mgc_in_wire.d(6)} -attr vt d
load net {E:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle {E:rsc:mgc_in_wire.d} 8 {E:rsc:mgc_in_wire.d(0)} {E:rsc:mgc_in_wire.d(1)} {E:rsc:mgc_in_wire.d(2)} {E:rsc:mgc_in_wire.d(3)} {E:rsc:mgc_in_wire.d(4)} {E:rsc:mgc_in_wire.d(5)} {E:rsc:mgc_in_wire.d(6)} {E:rsc:mgc_in_wire.d(7)} -attr xrf 8150 -attr oid 64 -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(0)} -port {E:rsc:mgc_in_wire.d(0)} -attr vt d
load net {E:rsc:mgc_in_wire.d(1)} -port {E:rsc:mgc_in_wire.d(1)} -attr vt d
load net {E:rsc:mgc_in_wire.d(2)} -port {E:rsc:mgc_in_wire.d(2)} -attr vt d
load net {E:rsc:mgc_in_wire.d(3)} -port {E:rsc:mgc_in_wire.d(3)} -attr vt d
load net {E:rsc:mgc_in_wire.d(4)} -port {E:rsc:mgc_in_wire.d(4)} -attr vt d
load net {E:rsc:mgc_in_wire.d(5)} -port {E:rsc:mgc_in_wire.d(5)} -attr vt d
load net {E:rsc:mgc_in_wire.d(6)} -port {E:rsc:mgc_in_wire.d(6)} -attr vt d
load net {E:rsc:mgc_in_wire.d(7)} -port {E:rsc:mgc_in_wire.d(7)} -attr vt d
load netBundle E:rsc:mgc_in_wire.d 8 E:rsc:mgc_in_wire.d(0) E:rsc:mgc_in_wire.d(1) E:rsc:mgc_in_wire.d(2) E:rsc:mgc_in_wire.d(3) E:rsc:mgc_in_wire.d(4) E:rsc:mgc_in_wire.d(5) E:rsc:mgc_in_wire.d(6) E:rsc:mgc_in_wire.d(7) -attr xrf 8151 -attr oid 65 -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {Temp:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(9)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(10)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(11)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(12)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(13)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(14)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(15)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(16)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(17)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(18)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(19)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(20)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(21)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(22)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(23)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(24)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(25)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(26)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(27)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(28)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(29)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(30)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(31)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(32)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(33)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(34)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(35)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(36)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(37)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(38)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(39)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(40)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(41)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(42)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(43)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(44)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(45)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(46)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(47)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(48)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(49)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(50)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(51)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(52)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(53)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(54)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(55)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(56)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(57)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(58)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(59)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(60)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(61)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(62)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d(63)} -attr vt d
load netBundle {Temp:rsc:mgc_out_stdreg.d} 64 {Temp:rsc:mgc_out_stdreg.d(0)} {Temp:rsc:mgc_out_stdreg.d(1)} {Temp:rsc:mgc_out_stdreg.d(2)} {Temp:rsc:mgc_out_stdreg.d(3)} {Temp:rsc:mgc_out_stdreg.d(4)} {Temp:rsc:mgc_out_stdreg.d(5)} {Temp:rsc:mgc_out_stdreg.d(6)} {Temp:rsc:mgc_out_stdreg.d(7)} {Temp:rsc:mgc_out_stdreg.d(8)} {Temp:rsc:mgc_out_stdreg.d(9)} {Temp:rsc:mgc_out_stdreg.d(10)} {Temp:rsc:mgc_out_stdreg.d(11)} {Temp:rsc:mgc_out_stdreg.d(12)} {Temp:rsc:mgc_out_stdreg.d(13)} {Temp:rsc:mgc_out_stdreg.d(14)} {Temp:rsc:mgc_out_stdreg.d(15)} {Temp:rsc:mgc_out_stdreg.d(16)} {Temp:rsc:mgc_out_stdreg.d(17)} {Temp:rsc:mgc_out_stdreg.d(18)} {Temp:rsc:mgc_out_stdreg.d(19)} {Temp:rsc:mgc_out_stdreg.d(20)} {Temp:rsc:mgc_out_stdreg.d(21)} {Temp:rsc:mgc_out_stdreg.d(22)} {Temp:rsc:mgc_out_stdreg.d(23)} {Temp:rsc:mgc_out_stdreg.d(24)} {Temp:rsc:mgc_out_stdreg.d(25)} {Temp:rsc:mgc_out_stdreg.d(26)} {Temp:rsc:mgc_out_stdreg.d(27)} {Temp:rsc:mgc_out_stdreg.d(28)} {Temp:rsc:mgc_out_stdreg.d(29)} {Temp:rsc:mgc_out_stdreg.d(30)} {Temp:rsc:mgc_out_stdreg.d(31)} {Temp:rsc:mgc_out_stdreg.d(32)} {Temp:rsc:mgc_out_stdreg.d(33)} {Temp:rsc:mgc_out_stdreg.d(34)} {Temp:rsc:mgc_out_stdreg.d(35)} {Temp:rsc:mgc_out_stdreg.d(36)} {Temp:rsc:mgc_out_stdreg.d(37)} {Temp:rsc:mgc_out_stdreg.d(38)} {Temp:rsc:mgc_out_stdreg.d(39)} {Temp:rsc:mgc_out_stdreg.d(40)} {Temp:rsc:mgc_out_stdreg.d(41)} {Temp:rsc:mgc_out_stdreg.d(42)} {Temp:rsc:mgc_out_stdreg.d(43)} {Temp:rsc:mgc_out_stdreg.d(44)} {Temp:rsc:mgc_out_stdreg.d(45)} {Temp:rsc:mgc_out_stdreg.d(46)} {Temp:rsc:mgc_out_stdreg.d(47)} {Temp:rsc:mgc_out_stdreg.d(48)} {Temp:rsc:mgc_out_stdreg.d(49)} {Temp:rsc:mgc_out_stdreg.d(50)} {Temp:rsc:mgc_out_stdreg.d(51)} {Temp:rsc:mgc_out_stdreg.d(52)} {Temp:rsc:mgc_out_stdreg.d(53)} {Temp:rsc:mgc_out_stdreg.d(54)} {Temp:rsc:mgc_out_stdreg.d(55)} {Temp:rsc:mgc_out_stdreg.d(56)} {Temp:rsc:mgc_out_stdreg.d(57)} {Temp:rsc:mgc_out_stdreg.d(58)} {Temp:rsc:mgc_out_stdreg.d(59)} {Temp:rsc:mgc_out_stdreg.d(60)} {Temp:rsc:mgc_out_stdreg.d(61)} {Temp:rsc:mgc_out_stdreg.d(62)} {Temp:rsc:mgc_out_stdreg.d(63)} -attr xrf 8152 -attr oid 66 -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(0)} -port {Temp:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(1)} -port {Temp:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(2)} -port {Temp:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(3)} -port {Temp:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(4)} -port {Temp:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(5)} -port {Temp:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(6)} -port {Temp:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(7)} -port {Temp:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(8)} -port {Temp:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(9)} -port {Temp:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(10)} -port {Temp:rsc:mgc_out_stdreg.d(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(11)} -port {Temp:rsc:mgc_out_stdreg.d(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(12)} -port {Temp:rsc:mgc_out_stdreg.d(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(13)} -port {Temp:rsc:mgc_out_stdreg.d(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(14)} -port {Temp:rsc:mgc_out_stdreg.d(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(15)} -port {Temp:rsc:mgc_out_stdreg.d(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(16)} -port {Temp:rsc:mgc_out_stdreg.d(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(17)} -port {Temp:rsc:mgc_out_stdreg.d(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(18)} -port {Temp:rsc:mgc_out_stdreg.d(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(19)} -port {Temp:rsc:mgc_out_stdreg.d(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(20)} -port {Temp:rsc:mgc_out_stdreg.d(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(21)} -port {Temp:rsc:mgc_out_stdreg.d(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(22)} -port {Temp:rsc:mgc_out_stdreg.d(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(23)} -port {Temp:rsc:mgc_out_stdreg.d(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(24)} -port {Temp:rsc:mgc_out_stdreg.d(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(25)} -port {Temp:rsc:mgc_out_stdreg.d(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(26)} -port {Temp:rsc:mgc_out_stdreg.d(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(27)} -port {Temp:rsc:mgc_out_stdreg.d(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(28)} -port {Temp:rsc:mgc_out_stdreg.d(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(29)} -port {Temp:rsc:mgc_out_stdreg.d(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(30)} -port {Temp:rsc:mgc_out_stdreg.d(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(31)} -port {Temp:rsc:mgc_out_stdreg.d(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(32)} -port {Temp:rsc:mgc_out_stdreg.d(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(33)} -port {Temp:rsc:mgc_out_stdreg.d(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(34)} -port {Temp:rsc:mgc_out_stdreg.d(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(35)} -port {Temp:rsc:mgc_out_stdreg.d(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(36)} -port {Temp:rsc:mgc_out_stdreg.d(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(37)} -port {Temp:rsc:mgc_out_stdreg.d(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(38)} -port {Temp:rsc:mgc_out_stdreg.d(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(39)} -port {Temp:rsc:mgc_out_stdreg.d(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(40)} -port {Temp:rsc:mgc_out_stdreg.d(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(41)} -port {Temp:rsc:mgc_out_stdreg.d(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(42)} -port {Temp:rsc:mgc_out_stdreg.d(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(43)} -port {Temp:rsc:mgc_out_stdreg.d(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(44)} -port {Temp:rsc:mgc_out_stdreg.d(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(45)} -port {Temp:rsc:mgc_out_stdreg.d(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(46)} -port {Temp:rsc:mgc_out_stdreg.d(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(47)} -port {Temp:rsc:mgc_out_stdreg.d(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(48)} -port {Temp:rsc:mgc_out_stdreg.d(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(49)} -port {Temp:rsc:mgc_out_stdreg.d(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(50)} -port {Temp:rsc:mgc_out_stdreg.d(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(51)} -port {Temp:rsc:mgc_out_stdreg.d(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(52)} -port {Temp:rsc:mgc_out_stdreg.d(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(53)} -port {Temp:rsc:mgc_out_stdreg.d(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(54)} -port {Temp:rsc:mgc_out_stdreg.d(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(55)} -port {Temp:rsc:mgc_out_stdreg.d(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(56)} -port {Temp:rsc:mgc_out_stdreg.d(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(57)} -port {Temp:rsc:mgc_out_stdreg.d(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(58)} -port {Temp:rsc:mgc_out_stdreg.d(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(59)} -port {Temp:rsc:mgc_out_stdreg.d(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(60)} -port {Temp:rsc:mgc_out_stdreg.d(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(61)} -port {Temp:rsc:mgc_out_stdreg.d(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(62)} -port {Temp:rsc:mgc_out_stdreg.d(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(63)} -port {Temp:rsc:mgc_out_stdreg.d(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load inst "Adding:core:fsm:inst" "Adding:core:fsm" "orig" -attr xrf 8153 -attr oid 67 -attr @path {/Adding/Adding:core/Adding:core:fsm:inst} -attr hier "/Adding/Adding:core/Adding:core:fsm" -pg 1 -lvl 3
load net {clk} -pin  "Adding:core:fsm:inst" {clk#1} -attr xrf 8154 -attr oid 68 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "Adding:core:fsm:inst" {rst#1} -attr xrf 8155 -attr oid 69 -attr @path {/Adding/Adding:core/rst}
load net {fsm_output#1(0)} -pin  "Adding:core:fsm:inst" {fsm_output(0)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(1)} -pin  "Adding:core:fsm:inst" {fsm_output(1)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(2)} -pin  "Adding:core:fsm:inst" {fsm_output(2)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(3)} -pin  "Adding:core:fsm:inst" {fsm_output(3)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(4)} -pin  "Adding:core:fsm:inst" {fsm_output(4)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(5)} -pin  "Adding:core:fsm:inst" {fsm_output(5)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(6)} -pin  "Adding:core:fsm:inst" {fsm_output(6)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(7)} -pin  "Adding:core:fsm:inst" {fsm_output(7)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(8)} -pin  "Adding:core:fsm:inst" {fsm_output(8)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(9)} -pin  "Adding:core:fsm:inst" {fsm_output(9)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(10)} -pin  "Adding:core:fsm:inst" {fsm_output(10)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(11)} -pin  "Adding:core:fsm:inst" {fsm_output(11)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(12)} -pin  "Adding:core:fsm:inst" {fsm_output(12)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(13)} -pin  "Adding:core:fsm:inst" {fsm_output(13)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(14)} -pin  "Adding:core:fsm:inst" {fsm_output(14)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(15)} -pin  "Adding:core:fsm:inst" {fsm_output(15)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(16)} -pin  "Adding:core:fsm:inst" {fsm_output(16)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(17)} -pin  "Adding:core:fsm:inst" {fsm_output(17)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(18)} -pin  "Adding:core:fsm:inst" {fsm_output(18)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(19)} -pin  "Adding:core:fsm:inst" {fsm_output(19)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(20)} -pin  "Adding:core:fsm:inst" {fsm_output(20)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(21)} -pin  "Adding:core:fsm:inst" {fsm_output(21)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(22)} -pin  "Adding:core:fsm:inst" {fsm_output(22)} -attr @path {/Adding/Adding:core/fsm_output}
load net {fsm_output#1(23)} -pin  "Adding:core:fsm:inst" {fsm_output(23)} -attr @path {/Adding/Adding:core/fsm_output}
load net {not.itm} -pin  "Adding:core:fsm:inst" {st(out-1:in)_tr0} -attr @path {/Adding/Adding:core/not.itm}
load net {not#1.itm} -pin  "Adding:core:fsm:inst" {st(out-2:in)_tr0} -attr @path {/Adding/Adding:core/not#1.itm}
load net {not#2.itm} -pin  "Adding:core:fsm:inst" {st(out-3:in)_tr0} -attr @path {/Adding/Adding:core/not#2.itm}
load net {not#3.itm} -pin  "Adding:core:fsm:inst" {st(out-4:in)_tr0} -attr @path {/Adding/Adding:core/not#3.itm}
load net {not#4.itm} -pin  "Adding:core:fsm:inst" {st(out-5:in)_tr0} -attr @path {/Adding/Adding:core/not#4.itm}
load net {not#5.itm} -pin  "Adding:core:fsm:inst" {st(out-6:in)_tr0} -attr @path {/Adding/Adding:core/not#5.itm}
load net {not#6.itm} -pin  "Adding:core:fsm:inst" {st(out-7:in)_tr0} -attr @path {/Adding/Adding:core/not#6.itm}
load net {not#7.itm} -pin  "Adding:core:fsm:inst" {st(out-8:in)_tr0} -attr @path {/Adding/Adding:core/not#7.itm}
load net {not#8.itm} -pin  "Adding:core:fsm:inst" {st(out-9:in)_tr0} -attr @path {/Adding/Adding:core/not#8.itm}
load net {not#9.itm} -pin  "Adding:core:fsm:inst" {st(out-10:in)_tr0} -attr @path {/Adding/Adding:core/not#9.itm}
load net {not#10.itm} -pin  "Adding:core:fsm:inst" {st(out-11:in)_tr0} -attr @path {/Adding/Adding:core/not#10.itm}
load inst "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" "INTERFACE" -attr xrf 8156 -attr oid 70 -attr vt d -attr @path {/Adding/Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)} -attr area 64.973362 -attr delay 5.464676 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)"
load net {mux#11.itm(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(16)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(17)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(18)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(19)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(20)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(21)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(22)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(23)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(24)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(25)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(26)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(27)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(28)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(29)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(30)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(31)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(32)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(33)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(34)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(35)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(36)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(37)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(38)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(39)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(40)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(41)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(42)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(43)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(44)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(45)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(46)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(47)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(48)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(49)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(50)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(51)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(52)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(53)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(54)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(55)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(56)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(57)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(58)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(59)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(60)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(61)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(62)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(63)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {a(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {out-1:in:acc#9.itm(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {out-1:in:acc#9.itm(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {b(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:slc#2.itm}
load net {z.out(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(0)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(1)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(2)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(3)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(4)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(5)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(6)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(7)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(8)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(9)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(10)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(11)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(11)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(12)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(12)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(13)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(13)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(14)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(14)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(15)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(15)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(16)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(16)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(17)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(17)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(18)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(18)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(19)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(19)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(20)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(20)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(21)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(21)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(22)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(22)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(23)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(23)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(24)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(24)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(25)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(25)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(26)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(26)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(27)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(27)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(28)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(28)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(29)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(29)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(30)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(30)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(31)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(31)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(32)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(32)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(33)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(33)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(34)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(34)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(35)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(35)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(36)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(36)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(37)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(37)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(38)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(38)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(39)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(39)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(40)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(40)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(41)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(41)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(42)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(42)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(43)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(43)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(44)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(44)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(45)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(45)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(46)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(46)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(47)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(47)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(48)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(48)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(49)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(49)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(50)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(50)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(51)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(51)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(52)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(52)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(53)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(53)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(54)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(54)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(55)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(55)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(56)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(56)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(57)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(57)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(58)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(58)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(59)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(59)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(60)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(60)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(61)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(61)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(62)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(62)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(63)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(64,0,9,0,64)" {z(63)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load inst "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" "INTERFACE" -attr xrf 8157 -attr oid 71 -attr vt d -attr @path {/Adding/Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)} -attr area 1330.284558 -attr delay 8.245005 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)"
load net {mux#9.itm(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {a(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#10.itm(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(16)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(17)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(18)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(19)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(20)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(21)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(22)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(23)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(24)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(25)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(26)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(27)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(28)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(29)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(30)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(31)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(32)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(33)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(34)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(35)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(36)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(37)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(38)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(39)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(40)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(41)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(42)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(43)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(44)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(45)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(46)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(47)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(48)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(49)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(50)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(51)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(52)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(53)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(54)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(55)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(56)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(57)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(58)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(59)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(60)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(61)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(62)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(63)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {b(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {z.out#1(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(0)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(1)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(2)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(3)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(4)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(5)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(6)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(7)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(8)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(9)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(10)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(11)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(11)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(12)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(12)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(13)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(13)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(14)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(14)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(15)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(15)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(16)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(16)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(17)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(17)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(18)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(18)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(19)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(19)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(20)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(20)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(21)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(21)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(22)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(22)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(23)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(23)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(24)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(24)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(25)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(25)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(26)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(26)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(27)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(27)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(28)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(28)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(29)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(29)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(30)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(30)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(31)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(31)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(32)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(32)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(33)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(33)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(34)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(34)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(35)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(35)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(36)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(36)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(37)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(37)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(38)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(38)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(39)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(39)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(40)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(40)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(41)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(41)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(42)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(42)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(43)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(43)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(44)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(44)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(45)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(45)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(46)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(46)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(47)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(47)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(48)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(48)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(49)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(49)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(50)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(50)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(51)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(51)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(52)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(52)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(53)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(53)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(54)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(54)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(55)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(55)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(56)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(56)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(57)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(57)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(58)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(58)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(59)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(59)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(60)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(60)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(61)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(61)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(62)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(62)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(63)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64)" {z(63)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load inst "mux" "mux(2,64)" "INTERFACE" -attr xrf 8158 -attr oid 72 -attr vt dc -attr @path {/Adding/Adding:core/mux} -attr area 58.844072 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(64,1,2)"
load net {z.out#1(0)} -pin  "mux" {A0(0)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(1)} -pin  "mux" {A0(1)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(2)} -pin  "mux" {A0(2)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(3)} -pin  "mux" {A0(3)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(4)} -pin  "mux" {A0(4)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(5)} -pin  "mux" {A0(5)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(6)} -pin  "mux" {A0(6)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(7)} -pin  "mux" {A0(7)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(8)} -pin  "mux" {A0(8)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(9)} -pin  "mux" {A0(9)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(10)} -pin  "mux" {A0(10)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(11)} -pin  "mux" {A0(11)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(12)} -pin  "mux" {A0(12)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(13)} -pin  "mux" {A0(13)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(14)} -pin  "mux" {A0(14)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(15)} -pin  "mux" {A0(15)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(16)} -pin  "mux" {A0(16)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(17)} -pin  "mux" {A0(17)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(18)} -pin  "mux" {A0(18)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(19)} -pin  "mux" {A0(19)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(20)} -pin  "mux" {A0(20)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(21)} -pin  "mux" {A0(21)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(22)} -pin  "mux" {A0(22)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(23)} -pin  "mux" {A0(23)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(24)} -pin  "mux" {A0(24)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(25)} -pin  "mux" {A0(25)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(26)} -pin  "mux" {A0(26)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(27)} -pin  "mux" {A0(27)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(28)} -pin  "mux" {A0(28)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(29)} -pin  "mux" {A0(29)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(30)} -pin  "mux" {A0(30)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(31)} -pin  "mux" {A0(31)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(32)} -pin  "mux" {A0(32)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(33)} -pin  "mux" {A0(33)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(34)} -pin  "mux" {A0(34)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(35)} -pin  "mux" {A0(35)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(36)} -pin  "mux" {A0(36)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(37)} -pin  "mux" {A0(37)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(38)} -pin  "mux" {A0(38)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(39)} -pin  "mux" {A0(39)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(40)} -pin  "mux" {A0(40)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(41)} -pin  "mux" {A0(41)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(42)} -pin  "mux" {A0(42)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(43)} -pin  "mux" {A0(43)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(44)} -pin  "mux" {A0(44)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(45)} -pin  "mux" {A0(45)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(46)} -pin  "mux" {A0(46)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(47)} -pin  "mux" {A0(47)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(48)} -pin  "mux" {A0(48)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(49)} -pin  "mux" {A0(49)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(50)} -pin  "mux" {A0(50)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(51)} -pin  "mux" {A0(51)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(52)} -pin  "mux" {A0(52)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(53)} -pin  "mux" {A0(53)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(54)} -pin  "mux" {A0(54)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(55)} -pin  "mux" {A0(55)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(56)} -pin  "mux" {A0(56)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(57)} -pin  "mux" {A0(57)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(58)} -pin  "mux" {A0(58)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(59)} -pin  "mux" {A0(59)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(60)} -pin  "mux" {A0(60)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(61)} -pin  "mux" {A0(61)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(62)} -pin  "mux" {A0(62)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(63)} -pin  "mux" {A0(63)} -attr vt dc -attr @path {/Adding/Adding:core/z.out#1}
load net {Temp:rsc:mgc_out_stdreg.d(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(9)} -pin  "mux" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(10)} -pin  "mux" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(11)} -pin  "mux" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(12)} -pin  "mux" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(13)} -pin  "mux" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(14)} -pin  "mux" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(15)} -pin  "mux" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(16)} -pin  "mux" {A1(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(17)} -pin  "mux" {A1(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(18)} -pin  "mux" {A1(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(19)} -pin  "mux" {A1(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(20)} -pin  "mux" {A1(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(21)} -pin  "mux" {A1(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(22)} -pin  "mux" {A1(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(23)} -pin  "mux" {A1(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(24)} -pin  "mux" {A1(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(25)} -pin  "mux" {A1(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(26)} -pin  "mux" {A1(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(27)} -pin  "mux" {A1(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(28)} -pin  "mux" {A1(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(29)} -pin  "mux" {A1(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(30)} -pin  "mux" {A1(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(31)} -pin  "mux" {A1(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(32)} -pin  "mux" {A1(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(33)} -pin  "mux" {A1(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(34)} -pin  "mux" {A1(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(35)} -pin  "mux" {A1(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(36)} -pin  "mux" {A1(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(37)} -pin  "mux" {A1(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(38)} -pin  "mux" {A1(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(39)} -pin  "mux" {A1(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(40)} -pin  "mux" {A1(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(41)} -pin  "mux" {A1(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(42)} -pin  "mux" {A1(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(43)} -pin  "mux" {A1(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(44)} -pin  "mux" {A1(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(45)} -pin  "mux" {A1(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(46)} -pin  "mux" {A1(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(47)} -pin  "mux" {A1(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(48)} -pin  "mux" {A1(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(49)} -pin  "mux" {A1(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(50)} -pin  "mux" {A1(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(51)} -pin  "mux" {A1(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(52)} -pin  "mux" {A1(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(53)} -pin  "mux" {A1(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(54)} -pin  "mux" {A1(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(55)} -pin  "mux" {A1(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(56)} -pin  "mux" {A1(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(57)} -pin  "mux" {A1(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(58)} -pin  "mux" {A1(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(59)} -pin  "mux" {A1(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(60)} -pin  "mux" {A1(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(61)} -pin  "mux" {A1(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(62)} -pin  "mux" {A1(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(63)} -pin  "mux" {A1(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {fsm_output#1(22)} -pin  "mux" {S(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#61.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(9)} -pin  "mux" {Z(9)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(10)} -pin  "mux" {Z(10)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(11)} -pin  "mux" {Z(11)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(12)} -pin  "mux" {Z(12)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(13)} -pin  "mux" {Z(13)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(14)} -pin  "mux" {Z(14)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(15)} -pin  "mux" {Z(15)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(16)} -pin  "mux" {Z(16)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(17)} -pin  "mux" {Z(17)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(18)} -pin  "mux" {Z(18)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(19)} -pin  "mux" {Z(19)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(20)} -pin  "mux" {Z(20)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(21)} -pin  "mux" {Z(21)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(22)} -pin  "mux" {Z(22)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(23)} -pin  "mux" {Z(23)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(24)} -pin  "mux" {Z(24)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(25)} -pin  "mux" {Z(25)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(26)} -pin  "mux" {Z(26)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(27)} -pin  "mux" {Z(27)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(28)} -pin  "mux" {Z(28)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(29)} -pin  "mux" {Z(29)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(30)} -pin  "mux" {Z(30)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(31)} -pin  "mux" {Z(31)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(32)} -pin  "mux" {Z(32)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(33)} -pin  "mux" {Z(33)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(34)} -pin  "mux" {Z(34)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(35)} -pin  "mux" {Z(35)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(36)} -pin  "mux" {Z(36)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(37)} -pin  "mux" {Z(37)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(38)} -pin  "mux" {Z(38)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(39)} -pin  "mux" {Z(39)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(40)} -pin  "mux" {Z(40)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(41)} -pin  "mux" {Z(41)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(42)} -pin  "mux" {Z(42)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(43)} -pin  "mux" {Z(43)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(44)} -pin  "mux" {Z(44)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(45)} -pin  "mux" {Z(45)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(46)} -pin  "mux" {Z(46)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(47)} -pin  "mux" {Z(47)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(48)} -pin  "mux" {Z(48)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(49)} -pin  "mux" {Z(49)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(50)} -pin  "mux" {Z(50)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(51)} -pin  "mux" {Z(51)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(52)} -pin  "mux" {Z(52)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(53)} -pin  "mux" {Z(53)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(54)} -pin  "mux" {Z(54)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(55)} -pin  "mux" {Z(55)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(56)} -pin  "mux" {Z(56)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(57)} -pin  "mux" {Z(57)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(58)} -pin  "mux" {Z(58)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(59)} -pin  "mux" {Z(59)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(60)} -pin  "mux" {Z(60)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(61)} -pin  "mux" {Z(61)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(62)} -pin  "mux" {Z(62)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(63)} -pin  "mux" {Z(63)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load inst "reg(Temp:rsc:mgc_out_stdreg.d)" "reg(64,1,0,0,1)" "INTERFACE" -attr xrf 8159 -attr oid 73 -attr vt dc -attr @path {/Adding/Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)}
load net {mux.itm(0)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(1)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(2)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(3)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(4)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(5)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(6)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(7)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(8)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(9)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(10)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(10)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(11)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(11)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(12)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(12)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(13)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(13)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(14)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(14)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(15)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(15)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(16)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(16)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(17)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(17)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(18)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(18)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(19)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(19)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(20)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(20)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(21)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(21)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(22)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(22)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(23)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(23)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(24)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(24)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(25)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(25)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(26)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(26)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(27)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(27)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(28)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(28)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(29)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(29)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(30)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(30)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(31)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(31)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(32)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(32)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(33)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(33)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(34)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(34)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(35)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(35)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(36)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(36)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(37)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(37)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(38)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(38)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(39)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(39)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(40)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(40)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(41)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(41)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(42)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(42)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(43)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(43)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(44)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(44)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(45)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(45)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(46)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(46)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(47)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(47)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(48)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(48)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(49)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(49)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(50)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(50)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(51)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(51)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(52)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(52)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(53)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(53)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(54)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(54)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(55)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(55)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(56)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(56)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(57)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(57)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(58)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(58)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(59)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(59)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(60)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(60)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(61)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(61)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(62)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(62)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {mux.itm(63)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {D(63)} -attr vt dc -attr @path {/Adding/Adding:core/mux.itm}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(8)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(9)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(10)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(11)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(12)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(13)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(14)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(15)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(16)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(17)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(18)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(19)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(20)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(21)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(22)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(23)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(24)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(25)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(26)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(27)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(28)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(29)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(30)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(31)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(32)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(33)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(34)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(35)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(36)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(37)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(38)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(39)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(40)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(41)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(42)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(43)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(44)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(45)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(46)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(47)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(48)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(49)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(50)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(51)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(52)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(53)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(54)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(55)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(56)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(57)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(58)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(59)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(60)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(61)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(62)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {DRs(63)} -attr @path {/Adding/Adding:core/C0_64}
load net {clk} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 8160 -attr oid 74 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {Temp:rsc:mgc_out_stdreg.d(0)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(1)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(2)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(3)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(4)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(5)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(6)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(7)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(8)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(9)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(10)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(11)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(12)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(13)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(14)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(15)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(16)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(17)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(18)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(19)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(20)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(21)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(22)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(23)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(24)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(25)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(26)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(27)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(28)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(29)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(30)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(31)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(32)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(33)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(34)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(35)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(36)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(37)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(38)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(39)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(40)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(41)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(42)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(43)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(44)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(45)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(46)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(47)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(48)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(49)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(50)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(51)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(52)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(53)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(54)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(55)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(56)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(57)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(58)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(59)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(60)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(61)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(62)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d(63)} -pin  "reg(Temp:rsc:mgc_out_stdreg.d)" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp:rsc:mgc_out_stdreg.d}
load inst "or#99" "or(19,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#99} -attr area 6.249780 -attr delay 1.690282 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,19)"
load net {fsm_output#1(20)} -pin  "or#99" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#78.itm}
load net {fsm_output#1(18)} -pin  "or#99" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#79.itm}
load net {fsm_output#1(16)} -pin  "or#99" {A2(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#16.itm}
load net {fsm_output#1(14)} -pin  "or#99" {A3(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#76.itm}
load net {fsm_output#1(12)} -pin  "or#99" {A4(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#77.itm}
load net {fsm_output#1(10)} -pin  "or#99" {A5(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#62.itm}
load net {fsm_output#1(8)} -pin  "or#99" {A6(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#74.itm}
load net {fsm_output#1(6)} -pin  "or#99" {A7(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#75.itm}
load net {fsm_output#1(4)} -pin  "or#99" {A8(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#63.itm}
load net {or.dcpl#9} -pin  "or#99" {A9(0)} -attr @path {/Adding/Adding:core/or.dcpl#9}
load net {fsm_output#1(15)} -pin  "or#99" {A10(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#70.itm}
load net {fsm_output#1(13)} -pin  "or#99" {A11(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#71.itm}
load net {fsm_output#1(11)} -pin  "or#99" {A12(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#64.itm}
load net {or.dcpl#4} -pin  "or#99" {A13(0)} -attr @path {/Adding/Adding:core/or.dcpl#4}
load net {fsm_output#1(5)} -pin  "or#99" {A14(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#37.itm}
load net {fsm_output#1(3)} -pin  "or#99" {A15(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#30.itm}
load net {fsm_output#1(21)} -pin  "or#99" {A16(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#59.itm}
load net {fsm_output#1(1)} -pin  "or#99" {A17(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#25.itm}
load net {fsm_output#1(2)} -pin  "or#99" {A18(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#28.itm}
load net {or#99.cse} -pin  "or#99" {Z(0)} -attr @path {/Adding/Adding:core/or#99.cse}
load inst "mux#1" "mux(2,8)" "INTERFACE" -attr xrf 8161 -attr oid 75 -attr vt d -attr @path {/Adding/Adding:core/mux#1} -attr area 7.356384 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(8,1,2)"
load net {A#1.sva(0)} -pin  "mux#1" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(1)} -pin  "mux#1" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(2)} -pin  "mux#1" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(3)} -pin  "mux#1" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(4)} -pin  "mux#1" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(5)} -pin  "mux#1" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(6)} -pin  "mux#1" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(7)} -pin  "mux#1" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A:rsc:mgc_in_wire.d(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(3)} -pin  "mux#1" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(4)} -pin  "mux#1" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(5)} -pin  "mux#1" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(6)} -pin  "mux#1" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d(7)} -pin  "mux#1" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/A:rsc:mgc_in_wire.d}
load net {or#99.cse} -pin  "mux#1" {S(0)} -attr @path {/Adding/Adding:core/or#99.cse}
load net {mux#1.itm(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "mux#1" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "mux#1" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "mux#1" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "mux#1" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "mux#1" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load inst "reg(A#1.sva)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8162 -attr oid 76 -attr vt d -attr @path {/Adding/Adding:core/reg(A#1.sva)}
load net {mux#1.itm(0)} -pin  "reg(A#1.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "reg(A#1.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "reg(A#1.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "reg(A#1.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "reg(A#1.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "reg(A#1.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "reg(A#1.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "reg(A#1.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#1.itm}
load net {GND} -pin  "reg(A#1.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(A#1.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_8}
load net {clk} -pin  "reg(A#1.sva)" {clk} -attr xrf 8163 -attr oid 77 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(A#1.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {A#1.sva(0)} -pin  "reg(A#1.sva)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(1)} -pin  "reg(A#1.sva)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(2)} -pin  "reg(A#1.sva)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(3)} -pin  "reg(A#1.sva)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(4)} -pin  "reg(A#1.sva)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(5)} -pin  "reg(A#1.sva)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(6)} -pin  "reg(A#1.sva)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(7)} -pin  "reg(A#1.sva)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load inst "mux#2" "mux(2,8)" "INTERFACE" -attr xrf 8164 -attr oid 78 -attr vt d -attr @path {/Adding/Adding:core/mux#2} -attr area 7.356384 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(8,1,2)"
load net {B#1.sva(0)} -pin  "mux#2" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(1)} -pin  "mux#2" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(2)} -pin  "mux#2" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(3)} -pin  "mux#2" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(4)} -pin  "mux#2" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(5)} -pin  "mux#2" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(6)} -pin  "mux#2" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(7)} -pin  "mux#2" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B:rsc:mgc_in_wire.d(0)} -pin  "mux#2" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(1)} -pin  "mux#2" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(2)} -pin  "mux#2" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(3)} -pin  "mux#2" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(4)} -pin  "mux#2" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(5)} -pin  "mux#2" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(6)} -pin  "mux#2" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d(7)} -pin  "mux#2" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/B:rsc:mgc_in_wire.d}
load net {or#99.cse} -pin  "mux#2" {S(0)} -attr @path {/Adding/Adding:core/or#99.cse}
load net {mux#2.itm(0)} -pin  "mux#2" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "mux#2" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "mux#2" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "mux#2" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "mux#2" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "mux#2" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "mux#2" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "mux#2" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load inst "reg(B#1.sva)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8165 -attr oid 79 -attr vt d -attr @path {/Adding/Adding:core/reg(B#1.sva)}
load net {mux#2.itm(0)} -pin  "reg(B#1.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(1)} -pin  "reg(B#1.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(2)} -pin  "reg(B#1.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(3)} -pin  "reg(B#1.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(4)} -pin  "reg(B#1.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(5)} -pin  "reg(B#1.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(6)} -pin  "reg(B#1.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {mux#2.itm(7)} -pin  "reg(B#1.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#2.itm}
load net {GND} -pin  "reg(B#1.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(B#1.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_8}
load net {clk} -pin  "reg(B#1.sva)" {clk} -attr xrf 8166 -attr oid 80 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(B#1.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {B#1.sva(0)} -pin  "reg(B#1.sva)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(1)} -pin  "reg(B#1.sva)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(2)} -pin  "reg(B#1.sva)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(3)} -pin  "reg(B#1.sva)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(4)} -pin  "reg(B#1.sva)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(5)} -pin  "reg(B#1.sva)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(6)} -pin  "reg(B#1.sva)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load net {B#1.sva(7)} -pin  "reg(B#1.sva)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/B#1.sva}
load inst "mux#3" "mux(2,8)" "INTERFACE" -attr xrf 8167 -attr oid 81 -attr vt d -attr @path {/Adding/Adding:core/mux#3} -attr area 7.356384 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(8,1,2)"
load net {C#1.sva(0)} -pin  "mux#3" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(1)} -pin  "mux#3" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(2)} -pin  "mux#3" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(3)} -pin  "mux#3" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(4)} -pin  "mux#3" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(5)} -pin  "mux#3" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(6)} -pin  "mux#3" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(7)} -pin  "mux#3" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C:rsc:mgc_in_wire.d(0)} -pin  "mux#3" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(1)} -pin  "mux#3" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(2)} -pin  "mux#3" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(3)} -pin  "mux#3" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(4)} -pin  "mux#3" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(5)} -pin  "mux#3" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(6)} -pin  "mux#3" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d(7)} -pin  "mux#3" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/C:rsc:mgc_in_wire.d}
load net {or#99.cse} -pin  "mux#3" {S(0)} -attr @path {/Adding/Adding:core/or#99.cse}
load net {mux#3.itm(0)} -pin  "mux#3" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "mux#3" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "mux#3" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "mux#3" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "mux#3" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "mux#3" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "mux#3" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "mux#3" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load inst "reg(C#1.sva)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8168 -attr oid 82 -attr vt d -attr @path {/Adding/Adding:core/reg(C#1.sva)}
load net {mux#3.itm(0)} -pin  "reg(C#1.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(1)} -pin  "reg(C#1.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(2)} -pin  "reg(C#1.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(3)} -pin  "reg(C#1.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(4)} -pin  "reg(C#1.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(5)} -pin  "reg(C#1.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(6)} -pin  "reg(C#1.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {mux#3.itm(7)} -pin  "reg(C#1.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#3.itm}
load net {GND} -pin  "reg(C#1.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(C#1.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_8}
load net {clk} -pin  "reg(C#1.sva)" {clk} -attr xrf 8169 -attr oid 83 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(C#1.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {C#1.sva(0)} -pin  "reg(C#1.sva)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(1)} -pin  "reg(C#1.sva)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(2)} -pin  "reg(C#1.sva)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(3)} -pin  "reg(C#1.sva)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(4)} -pin  "reg(C#1.sva)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(5)} -pin  "reg(C#1.sva)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(6)} -pin  "reg(C#1.sva)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(7)} -pin  "reg(C#1.sva)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load inst "mux#4" "mux(2,8)" "INTERFACE" -attr xrf 8170 -attr oid 84 -attr vt d -attr @path {/Adding/Adding:core/mux#4} -attr area 7.356384 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(8,1,2)"
load net {D#1.sva(0)} -pin  "mux#4" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(1)} -pin  "mux#4" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(2)} -pin  "mux#4" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(3)} -pin  "mux#4" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(4)} -pin  "mux#4" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(5)} -pin  "mux#4" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(6)} -pin  "mux#4" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(7)} -pin  "mux#4" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D:rsc:mgc_in_wire.d(0)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(1)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(2)} -pin  "mux#4" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(3)} -pin  "mux#4" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(4)} -pin  "mux#4" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(5)} -pin  "mux#4" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(6)} -pin  "mux#4" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d(7)} -pin  "mux#4" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/D:rsc:mgc_in_wire.d}
load net {or#99.cse} -pin  "mux#4" {S(0)} -attr @path {/Adding/Adding:core/or#99.cse}
load net {mux#4.itm(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "mux#4" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "mux#4" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "mux#4" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "mux#4" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "mux#4" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "mux#4" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load inst "reg(D#1.sva)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8171 -attr oid 85 -attr vt d -attr @path {/Adding/Adding:core/reg(D#1.sva)}
load net {mux#4.itm(0)} -pin  "reg(D#1.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "reg(D#1.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "reg(D#1.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "reg(D#1.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "reg(D#1.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "reg(D#1.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "reg(D#1.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "reg(D#1.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#4.itm}
load net {GND} -pin  "reg(D#1.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(D#1.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_8}
load net {clk} -pin  "reg(D#1.sva)" {clk} -attr xrf 8172 -attr oid 86 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(D#1.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {D#1.sva(0)} -pin  "reg(D#1.sva)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(1)} -pin  "reg(D#1.sva)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(2)} -pin  "reg(D#1.sva)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(3)} -pin  "reg(D#1.sva)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(4)} -pin  "reg(D#1.sva)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(5)} -pin  "reg(D#1.sva)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(6)} -pin  "reg(D#1.sva)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(7)} -pin  "reg(D#1.sva)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load inst "mux#5" "mux(2,64)" "INTERFACE" -attr xrf 8173 -attr oid 87 -attr vt d -attr @path {/Adding/Adding:core/mux#5} -attr area 58.844072 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(64,1,2)"
load net {z.out(0)} -pin  "mux#5" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(1)} -pin  "mux#5" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(2)} -pin  "mux#5" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(3)} -pin  "mux#5" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(4)} -pin  "mux#5" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(5)} -pin  "mux#5" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(6)} -pin  "mux#5" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(7)} -pin  "mux#5" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(8)} -pin  "mux#5" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(9)} -pin  "mux#5" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(10)} -pin  "mux#5" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(11)} -pin  "mux#5" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(12)} -pin  "mux#5" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(13)} -pin  "mux#5" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(14)} -pin  "mux#5" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(15)} -pin  "mux#5" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(16)} -pin  "mux#5" {A0(16)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(17)} -pin  "mux#5" {A0(17)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(18)} -pin  "mux#5" {A0(18)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(19)} -pin  "mux#5" {A0(19)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(20)} -pin  "mux#5" {A0(20)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(21)} -pin  "mux#5" {A0(21)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(22)} -pin  "mux#5" {A0(22)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(23)} -pin  "mux#5" {A0(23)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(24)} -pin  "mux#5" {A0(24)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(25)} -pin  "mux#5" {A0(25)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(26)} -pin  "mux#5" {A0(26)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(27)} -pin  "mux#5" {A0(27)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(28)} -pin  "mux#5" {A0(28)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(29)} -pin  "mux#5" {A0(29)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(30)} -pin  "mux#5" {A0(30)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(31)} -pin  "mux#5" {A0(31)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(32)} -pin  "mux#5" {A0(32)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(33)} -pin  "mux#5" {A0(33)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(34)} -pin  "mux#5" {A0(34)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(35)} -pin  "mux#5" {A0(35)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(36)} -pin  "mux#5" {A0(36)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(37)} -pin  "mux#5" {A0(37)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(38)} -pin  "mux#5" {A0(38)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(39)} -pin  "mux#5" {A0(39)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(40)} -pin  "mux#5" {A0(40)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(41)} -pin  "mux#5" {A0(41)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(42)} -pin  "mux#5" {A0(42)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(43)} -pin  "mux#5" {A0(43)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(44)} -pin  "mux#5" {A0(44)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(45)} -pin  "mux#5" {A0(45)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(46)} -pin  "mux#5" {A0(46)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(47)} -pin  "mux#5" {A0(47)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(48)} -pin  "mux#5" {A0(48)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(49)} -pin  "mux#5" {A0(49)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(50)} -pin  "mux#5" {A0(50)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(51)} -pin  "mux#5" {A0(51)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(52)} -pin  "mux#5" {A0(52)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(53)} -pin  "mux#5" {A0(53)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(54)} -pin  "mux#5" {A0(54)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(55)} -pin  "mux#5" {A0(55)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(56)} -pin  "mux#5" {A0(56)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(57)} -pin  "mux#5" {A0(57)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(58)} -pin  "mux#5" {A0(58)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(59)} -pin  "mux#5" {A0(59)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(60)} -pin  "mux#5" {A0(60)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(61)} -pin  "mux#5" {A0(61)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(62)} -pin  "mux#5" {A0(62)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(63)} -pin  "mux#5" {A0(63)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {Temp2#1.sva#1(0)} -pin  "mux#5" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(1)} -pin  "mux#5" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(2)} -pin  "mux#5" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(3)} -pin  "mux#5" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(4)} -pin  "mux#5" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(5)} -pin  "mux#5" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(6)} -pin  "mux#5" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(7)} -pin  "mux#5" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(8)} -pin  "mux#5" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(9)} -pin  "mux#5" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(10)} -pin  "mux#5" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(11)} -pin  "mux#5" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(12)} -pin  "mux#5" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(13)} -pin  "mux#5" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(14)} -pin  "mux#5" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(15)} -pin  "mux#5" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(16)} -pin  "mux#5" {A1(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(17)} -pin  "mux#5" {A1(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(18)} -pin  "mux#5" {A1(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(19)} -pin  "mux#5" {A1(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(20)} -pin  "mux#5" {A1(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(21)} -pin  "mux#5" {A1(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(22)} -pin  "mux#5" {A1(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(23)} -pin  "mux#5" {A1(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(24)} -pin  "mux#5" {A1(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(25)} -pin  "mux#5" {A1(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(26)} -pin  "mux#5" {A1(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(27)} -pin  "mux#5" {A1(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(28)} -pin  "mux#5" {A1(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(29)} -pin  "mux#5" {A1(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(30)} -pin  "mux#5" {A1(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(31)} -pin  "mux#5" {A1(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(32)} -pin  "mux#5" {A1(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(33)} -pin  "mux#5" {A1(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(34)} -pin  "mux#5" {A1(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(35)} -pin  "mux#5" {A1(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(36)} -pin  "mux#5" {A1(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(37)} -pin  "mux#5" {A1(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(38)} -pin  "mux#5" {A1(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(39)} -pin  "mux#5" {A1(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(40)} -pin  "mux#5" {A1(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(41)} -pin  "mux#5" {A1(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(42)} -pin  "mux#5" {A1(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(43)} -pin  "mux#5" {A1(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(44)} -pin  "mux#5" {A1(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(45)} -pin  "mux#5" {A1(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(46)} -pin  "mux#5" {A1(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(47)} -pin  "mux#5" {A1(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(48)} -pin  "mux#5" {A1(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(49)} -pin  "mux#5" {A1(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(50)} -pin  "mux#5" {A1(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(51)} -pin  "mux#5" {A1(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(52)} -pin  "mux#5" {A1(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(53)} -pin  "mux#5" {A1(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(54)} -pin  "mux#5" {A1(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(55)} -pin  "mux#5" {A1(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(56)} -pin  "mux#5" {A1(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(57)} -pin  "mux#5" {A1(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(58)} -pin  "mux#5" {A1(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(59)} -pin  "mux#5" {A1(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(60)} -pin  "mux#5" {A1(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(61)} -pin  "mux#5" {A1(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(62)} -pin  "mux#5" {A1(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(63)} -pin  "mux#5" {A1(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {fsm_output#1(1)} -pin  "mux#5" {S(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#26.itm}
load net {mux#5.itm(0)} -pin  "mux#5" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "mux#5" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "mux#5" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "mux#5" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "mux#5" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "mux#5" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "mux#5" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "mux#5" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "mux#5" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "mux#5" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(10)} -pin  "mux#5" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(11)} -pin  "mux#5" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(12)} -pin  "mux#5" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(13)} -pin  "mux#5" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(14)} -pin  "mux#5" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(15)} -pin  "mux#5" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(16)} -pin  "mux#5" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(17)} -pin  "mux#5" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(18)} -pin  "mux#5" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(19)} -pin  "mux#5" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(20)} -pin  "mux#5" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(21)} -pin  "mux#5" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(22)} -pin  "mux#5" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(23)} -pin  "mux#5" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(24)} -pin  "mux#5" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(25)} -pin  "mux#5" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(26)} -pin  "mux#5" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(27)} -pin  "mux#5" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(28)} -pin  "mux#5" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(29)} -pin  "mux#5" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(30)} -pin  "mux#5" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(31)} -pin  "mux#5" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(32)} -pin  "mux#5" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(33)} -pin  "mux#5" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(34)} -pin  "mux#5" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(35)} -pin  "mux#5" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(36)} -pin  "mux#5" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(37)} -pin  "mux#5" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(38)} -pin  "mux#5" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(39)} -pin  "mux#5" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(40)} -pin  "mux#5" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(41)} -pin  "mux#5" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(42)} -pin  "mux#5" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(43)} -pin  "mux#5" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(44)} -pin  "mux#5" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(45)} -pin  "mux#5" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(46)} -pin  "mux#5" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(47)} -pin  "mux#5" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(48)} -pin  "mux#5" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(49)} -pin  "mux#5" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(50)} -pin  "mux#5" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(51)} -pin  "mux#5" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(52)} -pin  "mux#5" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(53)} -pin  "mux#5" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(54)} -pin  "mux#5" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(55)} -pin  "mux#5" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(56)} -pin  "mux#5" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(57)} -pin  "mux#5" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(58)} -pin  "mux#5" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(59)} -pin  "mux#5" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(60)} -pin  "mux#5" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(61)} -pin  "mux#5" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(62)} -pin  "mux#5" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(63)} -pin  "mux#5" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load inst "reg(Temp2#1.sva#1)" "reg(64,1,0,0,1)" "INTERFACE" -attr xrf 8174 -attr oid 88 -attr vt d -attr @path {/Adding/Adding:core/reg(Temp2#1.sva#1)}
load net {mux#5.itm(0)} -pin  "reg(Temp2#1.sva#1)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(1)} -pin  "reg(Temp2#1.sva#1)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(2)} -pin  "reg(Temp2#1.sva#1)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(3)} -pin  "reg(Temp2#1.sva#1)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(4)} -pin  "reg(Temp2#1.sva#1)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(5)} -pin  "reg(Temp2#1.sva#1)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(6)} -pin  "reg(Temp2#1.sva#1)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(7)} -pin  "reg(Temp2#1.sva#1)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(8)} -pin  "reg(Temp2#1.sva#1)" {D(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(9)} -pin  "reg(Temp2#1.sva#1)" {D(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(10)} -pin  "reg(Temp2#1.sva#1)" {D(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(11)} -pin  "reg(Temp2#1.sva#1)" {D(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(12)} -pin  "reg(Temp2#1.sva#1)" {D(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(13)} -pin  "reg(Temp2#1.sva#1)" {D(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(14)} -pin  "reg(Temp2#1.sva#1)" {D(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(15)} -pin  "reg(Temp2#1.sva#1)" {D(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(16)} -pin  "reg(Temp2#1.sva#1)" {D(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(17)} -pin  "reg(Temp2#1.sva#1)" {D(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(18)} -pin  "reg(Temp2#1.sva#1)" {D(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(19)} -pin  "reg(Temp2#1.sva#1)" {D(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(20)} -pin  "reg(Temp2#1.sva#1)" {D(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(21)} -pin  "reg(Temp2#1.sva#1)" {D(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(22)} -pin  "reg(Temp2#1.sva#1)" {D(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(23)} -pin  "reg(Temp2#1.sva#1)" {D(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(24)} -pin  "reg(Temp2#1.sva#1)" {D(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(25)} -pin  "reg(Temp2#1.sva#1)" {D(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(26)} -pin  "reg(Temp2#1.sva#1)" {D(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(27)} -pin  "reg(Temp2#1.sva#1)" {D(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(28)} -pin  "reg(Temp2#1.sva#1)" {D(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(29)} -pin  "reg(Temp2#1.sva#1)" {D(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(30)} -pin  "reg(Temp2#1.sva#1)" {D(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(31)} -pin  "reg(Temp2#1.sva#1)" {D(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(32)} -pin  "reg(Temp2#1.sva#1)" {D(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(33)} -pin  "reg(Temp2#1.sva#1)" {D(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(34)} -pin  "reg(Temp2#1.sva#1)" {D(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(35)} -pin  "reg(Temp2#1.sva#1)" {D(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(36)} -pin  "reg(Temp2#1.sva#1)" {D(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(37)} -pin  "reg(Temp2#1.sva#1)" {D(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(38)} -pin  "reg(Temp2#1.sva#1)" {D(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(39)} -pin  "reg(Temp2#1.sva#1)" {D(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(40)} -pin  "reg(Temp2#1.sva#1)" {D(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(41)} -pin  "reg(Temp2#1.sva#1)" {D(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(42)} -pin  "reg(Temp2#1.sva#1)" {D(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(43)} -pin  "reg(Temp2#1.sva#1)" {D(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(44)} -pin  "reg(Temp2#1.sva#1)" {D(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(45)} -pin  "reg(Temp2#1.sva#1)" {D(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(46)} -pin  "reg(Temp2#1.sva#1)" {D(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(47)} -pin  "reg(Temp2#1.sva#1)" {D(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(48)} -pin  "reg(Temp2#1.sva#1)" {D(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(49)} -pin  "reg(Temp2#1.sva#1)" {D(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(50)} -pin  "reg(Temp2#1.sva#1)" {D(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(51)} -pin  "reg(Temp2#1.sva#1)" {D(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(52)} -pin  "reg(Temp2#1.sva#1)" {D(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(53)} -pin  "reg(Temp2#1.sva#1)" {D(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(54)} -pin  "reg(Temp2#1.sva#1)" {D(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(55)} -pin  "reg(Temp2#1.sva#1)" {D(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(56)} -pin  "reg(Temp2#1.sva#1)" {D(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(57)} -pin  "reg(Temp2#1.sva#1)" {D(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(58)} -pin  "reg(Temp2#1.sva#1)" {D(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(59)} -pin  "reg(Temp2#1.sva#1)" {D(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(60)} -pin  "reg(Temp2#1.sva#1)" {D(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(61)} -pin  "reg(Temp2#1.sva#1)" {D(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(62)} -pin  "reg(Temp2#1.sva#1)" {D(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {mux#5.itm(63)} -pin  "reg(Temp2#1.sva#1)" {D(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#5.itm}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(8)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(9)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(10)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(11)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(12)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(13)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(14)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(15)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(16)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(17)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(18)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(19)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(20)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(21)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(22)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(23)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(24)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(25)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(26)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(27)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(28)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(29)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(30)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(31)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(32)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(33)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(34)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(35)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(36)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(37)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(38)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(39)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(40)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(41)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(42)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(43)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(44)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(45)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(46)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(47)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(48)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(49)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(50)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(51)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(52)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(53)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(54)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(55)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(56)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(57)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(58)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(59)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(60)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(61)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(62)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(Temp2#1.sva#1)" {DRs(63)} -attr @path {/Adding/Adding:core/C0_64}
load net {clk} -pin  "reg(Temp2#1.sva#1)" {clk} -attr xrf 8175 -attr oid 89 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(Temp2#1.sva#1)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {Temp2#1.sva#1(0)} -pin  "reg(Temp2#1.sva#1)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(1)} -pin  "reg(Temp2#1.sva#1)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(2)} -pin  "reg(Temp2#1.sva#1)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(3)} -pin  "reg(Temp2#1.sva#1)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(4)} -pin  "reg(Temp2#1.sva#1)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(5)} -pin  "reg(Temp2#1.sva#1)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(6)} -pin  "reg(Temp2#1.sva#1)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(7)} -pin  "reg(Temp2#1.sva#1)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(8)} -pin  "reg(Temp2#1.sva#1)" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(9)} -pin  "reg(Temp2#1.sva#1)" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(10)} -pin  "reg(Temp2#1.sva#1)" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(11)} -pin  "reg(Temp2#1.sva#1)" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(12)} -pin  "reg(Temp2#1.sva#1)" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(13)} -pin  "reg(Temp2#1.sva#1)" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(14)} -pin  "reg(Temp2#1.sva#1)" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(15)} -pin  "reg(Temp2#1.sva#1)" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(16)} -pin  "reg(Temp2#1.sva#1)" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(17)} -pin  "reg(Temp2#1.sva#1)" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(18)} -pin  "reg(Temp2#1.sva#1)" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(19)} -pin  "reg(Temp2#1.sva#1)" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(20)} -pin  "reg(Temp2#1.sva#1)" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(21)} -pin  "reg(Temp2#1.sva#1)" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(22)} -pin  "reg(Temp2#1.sva#1)" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(23)} -pin  "reg(Temp2#1.sva#1)" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(24)} -pin  "reg(Temp2#1.sva#1)" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(25)} -pin  "reg(Temp2#1.sva#1)" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(26)} -pin  "reg(Temp2#1.sva#1)" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(27)} -pin  "reg(Temp2#1.sva#1)" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(28)} -pin  "reg(Temp2#1.sva#1)" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(29)} -pin  "reg(Temp2#1.sva#1)" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(30)} -pin  "reg(Temp2#1.sva#1)" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(31)} -pin  "reg(Temp2#1.sva#1)" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(32)} -pin  "reg(Temp2#1.sva#1)" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(33)} -pin  "reg(Temp2#1.sva#1)" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(34)} -pin  "reg(Temp2#1.sva#1)" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(35)} -pin  "reg(Temp2#1.sva#1)" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(36)} -pin  "reg(Temp2#1.sva#1)" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(37)} -pin  "reg(Temp2#1.sva#1)" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(38)} -pin  "reg(Temp2#1.sva#1)" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(39)} -pin  "reg(Temp2#1.sva#1)" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(40)} -pin  "reg(Temp2#1.sva#1)" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(41)} -pin  "reg(Temp2#1.sva#1)" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(42)} -pin  "reg(Temp2#1.sva#1)" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(43)} -pin  "reg(Temp2#1.sva#1)" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(44)} -pin  "reg(Temp2#1.sva#1)" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(45)} -pin  "reg(Temp2#1.sva#1)" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(46)} -pin  "reg(Temp2#1.sva#1)" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(47)} -pin  "reg(Temp2#1.sva#1)" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(48)} -pin  "reg(Temp2#1.sva#1)" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(49)} -pin  "reg(Temp2#1.sva#1)" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(50)} -pin  "reg(Temp2#1.sva#1)" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(51)} -pin  "reg(Temp2#1.sva#1)" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(52)} -pin  "reg(Temp2#1.sva#1)" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(53)} -pin  "reg(Temp2#1.sva#1)" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(54)} -pin  "reg(Temp2#1.sva#1)" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(55)} -pin  "reg(Temp2#1.sva#1)" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(56)} -pin  "reg(Temp2#1.sva#1)" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(57)} -pin  "reg(Temp2#1.sva#1)" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(58)} -pin  "reg(Temp2#1.sva#1)" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(59)} -pin  "reg(Temp2#1.sva#1)" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(60)} -pin  "reg(Temp2#1.sva#1)" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(61)} -pin  "reg(Temp2#1.sva#1)" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(62)} -pin  "reg(Temp2#1.sva#1)" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(63)} -pin  "reg(Temp2#1.sva#1)" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load inst "mux#6" "mux(2,8)" "INTERFACE" -attr xrf 8176 -attr oid 90 -attr vt d -attr @path {/Adding/Adding:core/mux#6} -attr area 7.356384 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(8,1,2)"
load net {E:rsc:mgc_in_wire.d(0)} -pin  "mux#6" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(1)} -pin  "mux#6" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(2)} -pin  "mux#6" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(3)} -pin  "mux#6" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(4)} -pin  "mux#6" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(5)} -pin  "mux#6" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(6)} -pin  "mux#6" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d(7)} -pin  "mux#6" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/E:rsc:mgc_in_wire.d}
load net {E#1.sva(0)} -pin  "mux#6" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(1)} -pin  "mux#6" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(2)} -pin  "mux#6" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(3)} -pin  "mux#6" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(4)} -pin  "mux#6" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(5)} -pin  "mux#6" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(6)} -pin  "mux#6" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(7)} -pin  "mux#6" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/E#1.sva}
load net {fsm_output#1(0)} -pin  "mux#6" {S(0)} -attr @path {/Adding/Adding:core/slc(fsm_output).itm}
load net {mux#6.itm(0)} -pin  "mux#6" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "mux#6" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "mux#6" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "mux#6" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "mux#6" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "mux#6" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "mux#6" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "mux#6" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load inst "reg(E#1.sva)" "reg(8,1,0,0,1)" "INTERFACE" -attr xrf 8177 -attr oid 91 -attr vt dc -attr @path {/Adding/Adding:core/reg(E#1.sva)}
load net {mux#6.itm(0)} -pin  "reg(E#1.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(1)} -pin  "reg(E#1.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(2)} -pin  "reg(E#1.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(3)} -pin  "reg(E#1.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(4)} -pin  "reg(E#1.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(5)} -pin  "reg(E#1.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(6)} -pin  "reg(E#1.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {mux#6.itm(7)} -pin  "reg(E#1.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#6.itm}
load net {GND} -pin  "reg(E#1.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_8}
load net {GND} -pin  "reg(E#1.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_8}
load net {clk} -pin  "reg(E#1.sva)" {clk} -attr xrf 8178 -attr oid 92 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(E#1.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {E#1.sva(0)} -pin  "reg(E#1.sva)" {Z(0)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(1)} -pin  "reg(E#1.sva)" {Z(1)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(2)} -pin  "reg(E#1.sva)" {Z(2)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(3)} -pin  "reg(E#1.sva)" {Z(3)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(4)} -pin  "reg(E#1.sva)" {Z(4)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(5)} -pin  "reg(E#1.sva)" {Z(5)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(6)} -pin  "reg(E#1.sva)" {Z(6)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(7)} -pin  "reg(E#1.sva)" {Z(7)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load inst "or#169" "or(8,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#169} -attr area 2.678696 -attr delay 1.193722 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,8)"
load net {or.dcpl#167} -pin  "or#169" {A0(0)} -attr @path {/Adding/Adding:core/or.dcpl#167}
load net {or.dcpl#164} -pin  "or#169" {A1(0)} -attr @path {/Adding/Adding:core/or.dcpl#164}
load net {fsm_output#1(9)} -pin  "or#169" {A2(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#9.itm}
load net {fsm_output#1(7)} -pin  "or#169" {A3(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#7.itm}
load net {fsm_output#1(5)} -pin  "or#169" {A4(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#65.itm}
load net {fsm_output#1(3)} -pin  "or#169" {A5(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#66.itm}
load net {fsm_output#1(21)} -pin  "or#169" {A6(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#67.itm}
load net {fsm_output#1(1)} -pin  "or#169" {A7(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#1.itm}
load net {or#169.itm} -pin  "or#169" {Z(0)} -attr @path {/Adding/Adding:core/or#169.itm}
load inst "and" "and(2,3)" "INTERFACE" -attr xrf 8179 -attr oid 93 -attr vt d -attr @path {/Adding/Adding:core/and} -attr area 2.190497 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(3,2)"
load net {in:i#2.sva#1(0)} -pin  "and" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {in:i#2.sva#1(1)} -pin  "and" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {in:i#2.sva#1(2)} -pin  "and" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {or#169.itm} -pin  "and" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/exs.itm}
load net {or#169.itm} -pin  "and" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/exs.itm}
load net {or#169.itm} -pin  "and" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/exs.itm}
load net {and.itm(0)} -pin  "and" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {and.itm(1)} -pin  "and" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {and.itm(2)} -pin  "and" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load inst "reg(in.reg)" "reg(3,1,0,0,1)" "INTERFACE" -attr xrf 8180 -attr oid 94 -attr vt d -attr @path {/Adding/Adding:core/reg(in.reg)}
load net {and.itm(0)} -pin  "reg(in.reg)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {and.itm(1)} -pin  "reg(in.reg)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {and.itm(2)} -pin  "reg(in.reg)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/and.itm}
load net {GND} -pin  "reg(in.reg)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_3}
load net {GND} -pin  "reg(in.reg)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_3}
load net {GND} -pin  "reg(in.reg)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_3}
load net {clk} -pin  "reg(in.reg)" {clk} -attr xrf 8181 -attr oid 95 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(in.reg)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {in.reg(0)} -pin  "reg(in.reg)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {in.reg(1)} -pin  "reg(in.reg)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {in.reg(2)} -pin  "reg(in.reg)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load inst "mux#8" "mux(2,16)" "INTERFACE" -attr xrf 8182 -attr oid 96 -attr vt d -attr @path {/Adding/Adding:core/mux#8} -attr area 14.711768 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(16,1,2)"
load net {out-1:mul#1.cse.sva:mx0w0(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(2)} -pin  "mux#8" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(3)} -pin  "mux#8" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(4)} -pin  "mux#8" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(5)} -pin  "mux#8" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(6)} -pin  "mux#8" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(7)} -pin  "mux#8" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(8)} -pin  "mux#8" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(9)} -pin  "mux#8" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(10)} -pin  "mux#8" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(11)} -pin  "mux#8" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(12)} -pin  "mux#8" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(13)} -pin  "mux#8" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(14)} -pin  "mux#8" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(15)} -pin  "mux#8" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(2)} -pin  "mux#8" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(3)} -pin  "mux#8" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(4)} -pin  "mux#8" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(5)} -pin  "mux#8" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(6)} -pin  "mux#8" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(7)} -pin  "mux#8" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(8)} -pin  "mux#8" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(9)} -pin  "mux#8" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(10)} -pin  "mux#8" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(11)} -pin  "mux#8" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(12)} -pin  "mux#8" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(13)} -pin  "mux#8" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(14)} -pin  "mux#8" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(15)} -pin  "mux#8" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {fsm_output#1(2)} -pin  "mux#8" {S(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#29.itm}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "mux#8" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "mux#8" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "mux#8" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "mux#8" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "mux#8" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "mux#8" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "mux#8" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "mux#8" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "mux#8" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "mux#8" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "mux#8" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "mux#8" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "mux#8" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "mux#8" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load inst "reg(out-1:mul#1.cse.sva)" "reg(16,1,0,0,1)" "INTERFACE" -attr xrf 8183 -attr oid 97 -attr vt d -attr @path {/Adding/Adding:core/reg(out-1:mul#1.cse.sva)}
load net {mux#8.itm(0)} -pin  "reg(out-1:mul#1.cse.sva)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "reg(out-1:mul#1.cse.sva)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(2)} -pin  "reg(out-1:mul#1.cse.sva)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(3)} -pin  "reg(out-1:mul#1.cse.sva)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(4)} -pin  "reg(out-1:mul#1.cse.sva)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(5)} -pin  "reg(out-1:mul#1.cse.sva)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(6)} -pin  "reg(out-1:mul#1.cse.sva)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(7)} -pin  "reg(out-1:mul#1.cse.sva)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(8)} -pin  "reg(out-1:mul#1.cse.sva)" {D(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(9)} -pin  "reg(out-1:mul#1.cse.sva)" {D(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(10)} -pin  "reg(out-1:mul#1.cse.sva)" {D(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(11)} -pin  "reg(out-1:mul#1.cse.sva)" {D(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(12)} -pin  "reg(out-1:mul#1.cse.sva)" {D(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(13)} -pin  "reg(out-1:mul#1.cse.sva)" {D(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(14)} -pin  "reg(out-1:mul#1.cse.sva)" {D(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {mux#8.itm(15)} -pin  "reg(out-1:mul#1.cse.sva)" {D(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#8.itm}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(8)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(9)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(10)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(11)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(12)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(13)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(14)} -attr @path {/Adding/Adding:core/C0_16}
load net {GND} -pin  "reg(out-1:mul#1.cse.sva)" {DRs(15)} -attr @path {/Adding/Adding:core/C0_16}
load net {clk} -pin  "reg(out-1:mul#1.cse.sva)" {clk} -attr xrf 8184 -attr oid 98 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(out-1:mul#1.cse.sva)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {out-1:mul#1.cse.sva(0)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(1)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(2)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(3)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(4)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(5)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(6)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(7)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(8)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(9)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(10)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(11)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(12)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(13)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(14)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(15)} -pin  "reg(out-1:mul#1.cse.sva)" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load inst "or#178" "or(6,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#178} -attr area 2.029408 -attr delay 1.028576 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,6)"
load net {or.dcpl#167} -pin  "or#178" {A0(0)} -attr @path {/Adding/Adding:core/or.dcpl#167}
load net {or.dcpl#164} -pin  "or#178" {A1(0)} -attr @path {/Adding/Adding:core/or.dcpl#164}
load net {or.dcpl#4} -pin  "or#178" {A2(0)} -attr @path {/Adding/Adding:core/or.dcpl#4}
load net {fsm_output#1(5)} -pin  "or#178" {A3(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#5.itm}
load net {fsm_output#1(3)} -pin  "or#178" {A4(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#3.itm}
load net {fsm_output#1(21)} -pin  "or#178" {A5(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#21.itm}
load net {or#178.itm} -pin  "or#178" {Z(0)} -attr @path {/Adding/Adding:core/or#178.itm}
load inst "mux#12" "mux(2,64)" "INTERFACE" -attr xrf 8185 -attr oid 99 -attr vt d -attr @path {/Adding/Adding:core/mux#12} -attr area 58.844072 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(64,1,2)"
load net {z.out(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(2)} -pin  "mux#12" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(3)} -pin  "mux#12" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(4)} -pin  "mux#12" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(5)} -pin  "mux#12" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(6)} -pin  "mux#12" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(7)} -pin  "mux#12" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(8)} -pin  "mux#12" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(9)} -pin  "mux#12" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(10)} -pin  "mux#12" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(11)} -pin  "mux#12" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(12)} -pin  "mux#12" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(13)} -pin  "mux#12" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(14)} -pin  "mux#12" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(15)} -pin  "mux#12" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(16)} -pin  "mux#12" {A0(16)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(17)} -pin  "mux#12" {A0(17)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(18)} -pin  "mux#12" {A0(18)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(19)} -pin  "mux#12" {A0(19)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(20)} -pin  "mux#12" {A0(20)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(21)} -pin  "mux#12" {A0(21)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(22)} -pin  "mux#12" {A0(22)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(23)} -pin  "mux#12" {A0(23)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(24)} -pin  "mux#12" {A0(24)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(25)} -pin  "mux#12" {A0(25)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(26)} -pin  "mux#12" {A0(26)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(27)} -pin  "mux#12" {A0(27)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(28)} -pin  "mux#12" {A0(28)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(29)} -pin  "mux#12" {A0(29)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(30)} -pin  "mux#12" {A0(30)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(31)} -pin  "mux#12" {A0(31)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(32)} -pin  "mux#12" {A0(32)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(33)} -pin  "mux#12" {A0(33)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(34)} -pin  "mux#12" {A0(34)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(35)} -pin  "mux#12" {A0(35)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(36)} -pin  "mux#12" {A0(36)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(37)} -pin  "mux#12" {A0(37)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(38)} -pin  "mux#12" {A0(38)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(39)} -pin  "mux#12" {A0(39)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(40)} -pin  "mux#12" {A0(40)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(41)} -pin  "mux#12" {A0(41)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(42)} -pin  "mux#12" {A0(42)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(43)} -pin  "mux#12" {A0(43)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(44)} -pin  "mux#12" {A0(44)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(45)} -pin  "mux#12" {A0(45)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(46)} -pin  "mux#12" {A0(46)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(47)} -pin  "mux#12" {A0(47)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(48)} -pin  "mux#12" {A0(48)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(49)} -pin  "mux#12" {A0(49)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(50)} -pin  "mux#12" {A0(50)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(51)} -pin  "mux#12" {A0(51)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(52)} -pin  "mux#12" {A0(52)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(53)} -pin  "mux#12" {A0(53)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(54)} -pin  "mux#12" {A0(54)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(55)} -pin  "mux#12" {A0(55)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(56)} -pin  "mux#12" {A0(56)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(57)} -pin  "mux#12" {A0(57)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(58)} -pin  "mux#12" {A0(58)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(59)} -pin  "mux#12" {A0(59)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(60)} -pin  "mux#12" {A0(60)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(61)} -pin  "mux#12" {A0(61)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(62)} -pin  "mux#12" {A0(62)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out(63)} -pin  "mux#12" {A0(63)} -attr vt d -attr @path {/Adding/Adding:core/z.out}
load net {z.out#1(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(2)} -pin  "mux#12" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(3)} -pin  "mux#12" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(4)} -pin  "mux#12" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(5)} -pin  "mux#12" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(6)} -pin  "mux#12" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(7)} -pin  "mux#12" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(8)} -pin  "mux#12" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(9)} -pin  "mux#12" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(10)} -pin  "mux#12" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(11)} -pin  "mux#12" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(12)} -pin  "mux#12" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(13)} -pin  "mux#12" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(14)} -pin  "mux#12" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(15)} -pin  "mux#12" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(16)} -pin  "mux#12" {A1(16)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(17)} -pin  "mux#12" {A1(17)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(18)} -pin  "mux#12" {A1(18)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(19)} -pin  "mux#12" {A1(19)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(20)} -pin  "mux#12" {A1(20)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(21)} -pin  "mux#12" {A1(21)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(22)} -pin  "mux#12" {A1(22)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(23)} -pin  "mux#12" {A1(23)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(24)} -pin  "mux#12" {A1(24)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(25)} -pin  "mux#12" {A1(25)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(26)} -pin  "mux#12" {A1(26)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(27)} -pin  "mux#12" {A1(27)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(28)} -pin  "mux#12" {A1(28)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(29)} -pin  "mux#12" {A1(29)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(30)} -pin  "mux#12" {A1(30)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(31)} -pin  "mux#12" {A1(31)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(32)} -pin  "mux#12" {A1(32)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(33)} -pin  "mux#12" {A1(33)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(34)} -pin  "mux#12" {A1(34)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(35)} -pin  "mux#12" {A1(35)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(36)} -pin  "mux#12" {A1(36)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(37)} -pin  "mux#12" {A1(37)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(38)} -pin  "mux#12" {A1(38)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(39)} -pin  "mux#12" {A1(39)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(40)} -pin  "mux#12" {A1(40)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(41)} -pin  "mux#12" {A1(41)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(42)} -pin  "mux#12" {A1(42)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(43)} -pin  "mux#12" {A1(43)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(44)} -pin  "mux#12" {A1(44)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(45)} -pin  "mux#12" {A1(45)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(46)} -pin  "mux#12" {A1(46)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(47)} -pin  "mux#12" {A1(47)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(48)} -pin  "mux#12" {A1(48)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(49)} -pin  "mux#12" {A1(49)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(50)} -pin  "mux#12" {A1(50)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(51)} -pin  "mux#12" {A1(51)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(52)} -pin  "mux#12" {A1(52)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(53)} -pin  "mux#12" {A1(53)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(54)} -pin  "mux#12" {A1(54)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(55)} -pin  "mux#12" {A1(55)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(56)} -pin  "mux#12" {A1(56)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(57)} -pin  "mux#12" {A1(57)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(58)} -pin  "mux#12" {A1(58)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(59)} -pin  "mux#12" {A1(59)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(60)} -pin  "mux#12" {A1(60)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(61)} -pin  "mux#12" {A1(61)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(62)} -pin  "mux#12" {A1(62)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {z.out#1(63)} -pin  "mux#12" {A1(63)} -attr vt d -attr @path {/Adding/Adding:core/z.out#1}
load net {or#178.itm} -pin  "mux#12" {S(0)} -attr @path {/Adding/Adding:core/or#178.itm}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "mux#12" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "mux#12" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "mux#12" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "mux#12" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "mux#12" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "mux#12" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "mux#12" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "mux#12" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "mux#12" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "mux#12" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "mux#12" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "mux#12" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "mux#12" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "mux#12" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(16)} -pin  "mux#12" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(17)} -pin  "mux#12" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(18)} -pin  "mux#12" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(19)} -pin  "mux#12" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(20)} -pin  "mux#12" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(21)} -pin  "mux#12" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(22)} -pin  "mux#12" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(23)} -pin  "mux#12" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(24)} -pin  "mux#12" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(25)} -pin  "mux#12" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(26)} -pin  "mux#12" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(27)} -pin  "mux#12" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(28)} -pin  "mux#12" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(29)} -pin  "mux#12" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(30)} -pin  "mux#12" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(31)} -pin  "mux#12" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(32)} -pin  "mux#12" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(33)} -pin  "mux#12" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(34)} -pin  "mux#12" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(35)} -pin  "mux#12" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(36)} -pin  "mux#12" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(37)} -pin  "mux#12" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(38)} -pin  "mux#12" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(39)} -pin  "mux#12" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(40)} -pin  "mux#12" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(41)} -pin  "mux#12" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(42)} -pin  "mux#12" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(43)} -pin  "mux#12" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(44)} -pin  "mux#12" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(45)} -pin  "mux#12" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(46)} -pin  "mux#12" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(47)} -pin  "mux#12" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(48)} -pin  "mux#12" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(49)} -pin  "mux#12" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(50)} -pin  "mux#12" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(51)} -pin  "mux#12" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(52)} -pin  "mux#12" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(53)} -pin  "mux#12" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(54)} -pin  "mux#12" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(55)} -pin  "mux#12" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(56)} -pin  "mux#12" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(57)} -pin  "mux#12" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(58)} -pin  "mux#12" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(59)} -pin  "mux#12" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(60)} -pin  "mux#12" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(61)} -pin  "mux#12" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(62)} -pin  "mux#12" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(63)} -pin  "mux#12" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load inst "reg(reg#1)" "reg(64,1,0,0,1)" "INTERFACE" -attr xrf 8186 -attr oid 100 -attr vt d -attr @path {/Adding/Adding:core/reg(reg#1)}
load net {mux#12.itm(0)} -pin  "reg(reg#1)" {D(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "reg(reg#1)" {D(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(2)} -pin  "reg(reg#1)" {D(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(3)} -pin  "reg(reg#1)" {D(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(4)} -pin  "reg(reg#1)" {D(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(5)} -pin  "reg(reg#1)" {D(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(6)} -pin  "reg(reg#1)" {D(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(7)} -pin  "reg(reg#1)" {D(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(8)} -pin  "reg(reg#1)" {D(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(9)} -pin  "reg(reg#1)" {D(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(10)} -pin  "reg(reg#1)" {D(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(11)} -pin  "reg(reg#1)" {D(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(12)} -pin  "reg(reg#1)" {D(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(13)} -pin  "reg(reg#1)" {D(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(14)} -pin  "reg(reg#1)" {D(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(15)} -pin  "reg(reg#1)" {D(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(16)} -pin  "reg(reg#1)" {D(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(17)} -pin  "reg(reg#1)" {D(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(18)} -pin  "reg(reg#1)" {D(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(19)} -pin  "reg(reg#1)" {D(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(20)} -pin  "reg(reg#1)" {D(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(21)} -pin  "reg(reg#1)" {D(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(22)} -pin  "reg(reg#1)" {D(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(23)} -pin  "reg(reg#1)" {D(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(24)} -pin  "reg(reg#1)" {D(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(25)} -pin  "reg(reg#1)" {D(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(26)} -pin  "reg(reg#1)" {D(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(27)} -pin  "reg(reg#1)" {D(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(28)} -pin  "reg(reg#1)" {D(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(29)} -pin  "reg(reg#1)" {D(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(30)} -pin  "reg(reg#1)" {D(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(31)} -pin  "reg(reg#1)" {D(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(32)} -pin  "reg(reg#1)" {D(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(33)} -pin  "reg(reg#1)" {D(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(34)} -pin  "reg(reg#1)" {D(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(35)} -pin  "reg(reg#1)" {D(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(36)} -pin  "reg(reg#1)" {D(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(37)} -pin  "reg(reg#1)" {D(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(38)} -pin  "reg(reg#1)" {D(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(39)} -pin  "reg(reg#1)" {D(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(40)} -pin  "reg(reg#1)" {D(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(41)} -pin  "reg(reg#1)" {D(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(42)} -pin  "reg(reg#1)" {D(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(43)} -pin  "reg(reg#1)" {D(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(44)} -pin  "reg(reg#1)" {D(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(45)} -pin  "reg(reg#1)" {D(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(46)} -pin  "reg(reg#1)" {D(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(47)} -pin  "reg(reg#1)" {D(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(48)} -pin  "reg(reg#1)" {D(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(49)} -pin  "reg(reg#1)" {D(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(50)} -pin  "reg(reg#1)" {D(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(51)} -pin  "reg(reg#1)" {D(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(52)} -pin  "reg(reg#1)" {D(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(53)} -pin  "reg(reg#1)" {D(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(54)} -pin  "reg(reg#1)" {D(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(55)} -pin  "reg(reg#1)" {D(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(56)} -pin  "reg(reg#1)" {D(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(57)} -pin  "reg(reg#1)" {D(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(58)} -pin  "reg(reg#1)" {D(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(59)} -pin  "reg(reg#1)" {D(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(60)} -pin  "reg(reg#1)" {D(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(61)} -pin  "reg(reg#1)" {D(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(62)} -pin  "reg(reg#1)" {D(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {mux#12.itm(63)} -pin  "reg(reg#1)" {D(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#12.itm}
load net {GND} -pin  "reg(reg#1)" {DRs(0)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(1)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(2)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(3)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(4)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(5)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(6)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(7)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(8)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(9)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(10)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(11)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(12)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(13)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(14)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(15)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(16)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(17)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(18)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(19)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(20)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(21)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(22)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(23)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(24)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(25)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(26)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(27)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(28)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(29)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(30)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(31)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(32)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(33)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(34)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(35)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(36)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(37)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(38)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(39)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(40)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(41)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(42)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(43)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(44)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(45)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(46)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(47)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(48)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(49)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(50)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(51)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(52)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(53)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(54)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(55)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(56)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(57)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(58)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(59)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(60)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(61)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(62)} -attr @path {/Adding/Adding:core/C0_64}
load net {GND} -pin  "reg(reg#1)" {DRs(63)} -attr @path {/Adding/Adding:core/C0_64}
load net {clk} -pin  "reg(reg#1)" {clk} -attr xrf 8187 -attr oid 101 -attr @path {/Adding/Adding:core/clk}
load net {rst} -pin  "reg(reg#1)" {Rs(0)} -attr @path {/Adding/Adding:core/rst}
load net {reg#1(0)} -pin  "reg(reg#1)" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(1)} -pin  "reg(reg#1)" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(2)} -pin  "reg(reg#1)" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(3)} -pin  "reg(reg#1)" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(4)} -pin  "reg(reg#1)" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(5)} -pin  "reg(reg#1)" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(6)} -pin  "reg(reg#1)" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(7)} -pin  "reg(reg#1)" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(8)} -pin  "reg(reg#1)" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(9)} -pin  "reg(reg#1)" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(10)} -pin  "reg(reg#1)" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(11)} -pin  "reg(reg#1)" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(12)} -pin  "reg(reg#1)" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(13)} -pin  "reg(reg#1)" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(14)} -pin  "reg(reg#1)" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(15)} -pin  "reg(reg#1)" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(16)} -pin  "reg(reg#1)" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(17)} -pin  "reg(reg#1)" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(18)} -pin  "reg(reg#1)" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(19)} -pin  "reg(reg#1)" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(20)} -pin  "reg(reg#1)" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(21)} -pin  "reg(reg#1)" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(22)} -pin  "reg(reg#1)" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(23)} -pin  "reg(reg#1)" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(24)} -pin  "reg(reg#1)" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(25)} -pin  "reg(reg#1)" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(26)} -pin  "reg(reg#1)" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(27)} -pin  "reg(reg#1)" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(28)} -pin  "reg(reg#1)" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(29)} -pin  "reg(reg#1)" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(30)} -pin  "reg(reg#1)" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(31)} -pin  "reg(reg#1)" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(32)} -pin  "reg(reg#1)" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(33)} -pin  "reg(reg#1)" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(34)} -pin  "reg(reg#1)" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(35)} -pin  "reg(reg#1)" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(36)} -pin  "reg(reg#1)" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(37)} -pin  "reg(reg#1)" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(38)} -pin  "reg(reg#1)" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(39)} -pin  "reg(reg#1)" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(40)} -pin  "reg(reg#1)" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(41)} -pin  "reg(reg#1)" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(42)} -pin  "reg(reg#1)" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(43)} -pin  "reg(reg#1)" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(44)} -pin  "reg(reg#1)" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(45)} -pin  "reg(reg#1)" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(46)} -pin  "reg(reg#1)" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(47)} -pin  "reg(reg#1)" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(48)} -pin  "reg(reg#1)" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(49)} -pin  "reg(reg#1)" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(50)} -pin  "reg(reg#1)" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(51)} -pin  "reg(reg#1)" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(52)} -pin  "reg(reg#1)" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(53)} -pin  "reg(reg#1)" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(54)} -pin  "reg(reg#1)" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(55)} -pin  "reg(reg#1)" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(56)} -pin  "reg(reg#1)" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(57)} -pin  "reg(reg#1)" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(58)} -pin  "reg(reg#1)" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(59)} -pin  "reg(reg#1)" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(60)} -pin  "reg(reg#1)" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(61)} -pin  "reg(reg#1)" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(62)} -pin  "reg(reg#1)" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(63)} -pin  "reg(reg#1)" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load inst "out-1:in:acc#6" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 8188 -attr oid 102 -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#6} -attr area 4.000000 -attr delay 1.070610 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,2,1,3)"
load net {in.reg(0)} -pin  "out-1:in:acc#6" {A(0)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {in.reg(1)} -pin  "out-1:in:acc#6" {A(1)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {in.reg(2)} -pin  "out-1:in:acc#6" {A(2)} -attr vt d -attr @path {/Adding/Adding:core/in.reg}
load net {PWR} -pin  "out-1:in:acc#6" {B(0)} -attr @path {/Adding/Adding:core/C1_1}
load net {in:i#2.sva#1(0)} -pin  "out-1:in:acc#6" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {in:i#2.sva#1(1)} -pin  "out-1:in:acc#6" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load net {in:i#2.sva#1(2)} -pin  "out-1:in:acc#6" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/in:i#2.sva#1}
load inst "out-1:in:acc#11" "add(3,-1,1,0,3)" "INTERFACE" -attr xrf 8189 -attr oid 103 -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#11} -attr area 4.343046 -attr delay 1.039215 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,3,0,3)"
load net {in:i#2.sva#1(1)} -pin  "out-1:in:acc#11" {A(0)} -attr vt d -attr @path {/Adding/Adding:core/conc.itm}
load net {in:i#2.sva#1(2)} -pin  "out-1:in:acc#11" {A(1)} -attr vt d -attr @path {/Adding/Adding:core/conc.itm}
load net {PWR} -pin  "out-1:in:acc#11" {A(2)} -attr @path {/Adding/Adding:core/conc.itm}
load net {PWR} -pin  "out-1:in:acc#11" {B(0)} -attr @path {/Adding/Adding:core/C1_1}
load net {out-1:in:acc#12(0)} -pin  "out-1:in:acc#11" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#12}
load net {out-1:in:acc#12(1)} -pin  "out-1:in:acc#11" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#12}
load net {out-1:in:acc#12(2)} -pin  "out-1:in:acc#11" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#12}
load inst "out-1:mul#1" "mul(8,0,8,0,16)" "INTERFACE" -attr xrf 8190 -attr oid 104 -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1} -attr area 340.284558 -attr delay 2.792167 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(8,0,8,0,16)"
load net {E#1.sva(0)} -pin  "out-1:mul#1" {A(0)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(1)} -pin  "out-1:mul#1" {A(1)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(2)} -pin  "out-1:mul#1" {A(2)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(3)} -pin  "out-1:mul#1" {A(3)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(4)} -pin  "out-1:mul#1" {A(4)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(5)} -pin  "out-1:mul#1" {A(5)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(6)} -pin  "out-1:mul#1" {A(6)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(7)} -pin  "out-1:mul#1" {A(7)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(0)} -pin  "out-1:mul#1" {B(0)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(1)} -pin  "out-1:mul#1" {B(1)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(2)} -pin  "out-1:mul#1" {B(2)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(3)} -pin  "out-1:mul#1" {B(3)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(4)} -pin  "out-1:mul#1" {B(4)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(5)} -pin  "out-1:mul#1" {B(5)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(6)} -pin  "out-1:mul#1" {B(6)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {E#1.sva(7)} -pin  "out-1:mul#1" {B(7)} -attr vt dc -attr @path {/Adding/Adding:core/E#1.sva}
load net {out-1:mul#1.cse.sva:mx0w0(0)} -pin  "out-1:mul#1" {Z(0)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(1)} -pin  "out-1:mul#1" {Z(1)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(2)} -pin  "out-1:mul#1" {Z(2)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(3)} -pin  "out-1:mul#1" {Z(3)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(4)} -pin  "out-1:mul#1" {Z(4)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(5)} -pin  "out-1:mul#1" {Z(5)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(6)} -pin  "out-1:mul#1" {Z(6)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(7)} -pin  "out-1:mul#1" {Z(7)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(8)} -pin  "out-1:mul#1" {Z(8)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(9)} -pin  "out-1:mul#1" {Z(9)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(10)} -pin  "out-1:mul#1" {Z(10)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(11)} -pin  "out-1:mul#1" {Z(11)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(12)} -pin  "out-1:mul#1" {Z(12)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(13)} -pin  "out-1:mul#1" {Z(13)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(14)} -pin  "out-1:mul#1" {Z(14)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(15)} -pin  "out-1:mul#1" {Z(15)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load inst "or#4" "or(2,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#4} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {fsm_output#1(9)} -pin  "or#4" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#68.itm}
load net {fsm_output#1(7)} -pin  "or#4" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#69.itm}
load net {or.dcpl#4} -pin  "or#4" {Z(0)} -attr @path {/Adding/Adding:core/or.dcpl#4}
load inst "or#9" "or(2,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#9} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {fsm_output#1(19)} -pin  "or#9" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#72.itm}
load net {fsm_output#1(17)} -pin  "or#9" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#73.itm}
load net {or.dcpl#9} -pin  "or#9" {Z(0)} -attr @path {/Adding/Adding:core/or.dcpl#9}
load inst "or#164" "or(2,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#164} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {fsm_output#1(13)} -pin  "or#164" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#13.itm}
load net {fsm_output#1(11)} -pin  "or#164" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#11.itm}
load net {or.dcpl#164} -pin  "or#164" {Z(0)} -attr @path {/Adding/Adding:core/or.dcpl#164}
load inst "or#167" "or(2,1)" "INTERFACE" -attr @path {/Adding/Adding:core/or#167} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#9} -pin  "or#167" {A0(0)} -attr @path {/Adding/Adding:core/or.dcpl#9}
load net {fsm_output#1(15)} -pin  "or#167" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#15.itm}
load net {or.dcpl#167} -pin  "or#167" {Z(0)} -attr @path {/Adding/Adding:core/or.dcpl#167}
load inst "or#187" "or(10,1)" "INTERFACE" -attr xrf 8191 -attr oid 105 -attr @path {/Adding/Adding:core/or#187} -attr area 3.327984 -attr delay 1.321820 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,10)"
load net {fsm_output#1(4)} -pin  "or#187" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#36.itm}
load net {fsm_output#1(6)} -pin  "or#187" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#39.itm}
load net {fsm_output#1(8)} -pin  "or#187" {A2(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#41.itm}
load net {fsm_output#1(10)} -pin  "or#187" {A3(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#47.itm}
load net {fsm_output#1(12)} -pin  "or#187" {A4(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#12.itm}
load net {fsm_output#1(14)} -pin  "or#187" {A5(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#14.itm}
load net {fsm_output#1(16)} -pin  "or#187" {A6(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#55.itm}
load net {fsm_output#1(18)} -pin  "or#187" {A7(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#18.itm}
load net {fsm_output#1(20)} -pin  "or#187" {A8(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#20.itm}
load net {fsm_output#1(22)} -pin  "or#187" {A9(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#22.itm}
load net {or.tmp#1} -pin  "or#187" {Z(0)} -attr @path {/Adding/Adding:core/or.tmp#1}
load inst "or" "or(10,1)" "INTERFACE" -attr xrf 8192 -attr oid 106 -attr @path {/Adding/Adding:core/or} -attr area 3.327984 -attr delay 1.321820 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,10)"
load net {fsm_output#1(3)} -pin  "or" {A0(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#31.itm}
load net {fsm_output#1(5)} -pin  "or" {A1(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#38.itm}
load net {fsm_output#1(7)} -pin  "or" {A2(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#40.itm}
load net {fsm_output#1(9)} -pin  "or" {A3(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#42.itm}
load net {fsm_output#1(11)} -pin  "or" {A4(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#52.itm}
load net {fsm_output#1(13)} -pin  "or" {A5(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#53.itm}
load net {fsm_output#1(15)} -pin  "or" {A6(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#54.itm}
load net {fsm_output#1(17)} -pin  "or" {A7(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#17.itm}
load net {fsm_output#1(19)} -pin  "or" {A8(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#19.itm}
load net {fsm_output#1(21)} -pin  "or" {A9(0)} -attr @path {/Adding/Adding:core/slc(fsm_output)#60.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/Adding/Adding:core/or.itm}
load inst "mux#11" "mux(2,64)" "INTERFACE" -attr xrf 8193 -attr oid 107 -attr vt d -attr @path {/Adding/Adding:core/mux#11} -attr area 58.844072 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(64,1,2)"
load net {reg#1(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(9)} -pin  "mux#11" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(10)} -pin  "mux#11" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(11)} -pin  "mux#11" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(12)} -pin  "mux#11" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(13)} -pin  "mux#11" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(14)} -pin  "mux#11" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(15)} -pin  "mux#11" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(16)} -pin  "mux#11" {A0(16)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(17)} -pin  "mux#11" {A0(17)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(18)} -pin  "mux#11" {A0(18)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(19)} -pin  "mux#11" {A0(19)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(20)} -pin  "mux#11" {A0(20)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(21)} -pin  "mux#11" {A0(21)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(22)} -pin  "mux#11" {A0(22)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(23)} -pin  "mux#11" {A0(23)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(24)} -pin  "mux#11" {A0(24)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(25)} -pin  "mux#11" {A0(25)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(26)} -pin  "mux#11" {A0(26)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(27)} -pin  "mux#11" {A0(27)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(28)} -pin  "mux#11" {A0(28)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(29)} -pin  "mux#11" {A0(29)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(30)} -pin  "mux#11" {A0(30)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(31)} -pin  "mux#11" {A0(31)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(32)} -pin  "mux#11" {A0(32)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(33)} -pin  "mux#11" {A0(33)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(34)} -pin  "mux#11" {A0(34)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(35)} -pin  "mux#11" {A0(35)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(36)} -pin  "mux#11" {A0(36)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(37)} -pin  "mux#11" {A0(37)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(38)} -pin  "mux#11" {A0(38)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(39)} -pin  "mux#11" {A0(39)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(40)} -pin  "mux#11" {A0(40)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(41)} -pin  "mux#11" {A0(41)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(42)} -pin  "mux#11" {A0(42)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(43)} -pin  "mux#11" {A0(43)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(44)} -pin  "mux#11" {A0(44)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(45)} -pin  "mux#11" {A0(45)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(46)} -pin  "mux#11" {A0(46)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(47)} -pin  "mux#11" {A0(47)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(48)} -pin  "mux#11" {A0(48)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(49)} -pin  "mux#11" {A0(49)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(50)} -pin  "mux#11" {A0(50)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(51)} -pin  "mux#11" {A0(51)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(52)} -pin  "mux#11" {A0(52)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(53)} -pin  "mux#11" {A0(53)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(54)} -pin  "mux#11" {A0(54)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(55)} -pin  "mux#11" {A0(55)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(56)} -pin  "mux#11" {A0(56)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(57)} -pin  "mux#11" {A0(57)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(58)} -pin  "mux#11" {A0(58)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(59)} -pin  "mux#11" {A0(59)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(60)} -pin  "mux#11" {A0(60)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(61)} -pin  "mux#11" {A0(61)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(62)} -pin  "mux#11" {A0(62)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(63)} -pin  "mux#11" {A0(63)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {Temp2#1.sva#1(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(9)} -pin  "mux#11" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(10)} -pin  "mux#11" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(11)} -pin  "mux#11" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(12)} -pin  "mux#11" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(13)} -pin  "mux#11" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(14)} -pin  "mux#11" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(15)} -pin  "mux#11" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(16)} -pin  "mux#11" {A1(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(17)} -pin  "mux#11" {A1(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(18)} -pin  "mux#11" {A1(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(19)} -pin  "mux#11" {A1(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(20)} -pin  "mux#11" {A1(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(21)} -pin  "mux#11" {A1(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(22)} -pin  "mux#11" {A1(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(23)} -pin  "mux#11" {A1(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(24)} -pin  "mux#11" {A1(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(25)} -pin  "mux#11" {A1(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(26)} -pin  "mux#11" {A1(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(27)} -pin  "mux#11" {A1(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(28)} -pin  "mux#11" {A1(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(29)} -pin  "mux#11" {A1(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(30)} -pin  "mux#11" {A1(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(31)} -pin  "mux#11" {A1(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(32)} -pin  "mux#11" {A1(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(33)} -pin  "mux#11" {A1(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(34)} -pin  "mux#11" {A1(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(35)} -pin  "mux#11" {A1(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(36)} -pin  "mux#11" {A1(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(37)} -pin  "mux#11" {A1(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(38)} -pin  "mux#11" {A1(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(39)} -pin  "mux#11" {A1(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(40)} -pin  "mux#11" {A1(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(41)} -pin  "mux#11" {A1(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(42)} -pin  "mux#11" {A1(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(43)} -pin  "mux#11" {A1(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(44)} -pin  "mux#11" {A1(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(45)} -pin  "mux#11" {A1(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(46)} -pin  "mux#11" {A1(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(47)} -pin  "mux#11" {A1(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(48)} -pin  "mux#11" {A1(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(49)} -pin  "mux#11" {A1(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(50)} -pin  "mux#11" {A1(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(51)} -pin  "mux#11" {A1(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(52)} -pin  "mux#11" {A1(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(53)} -pin  "mux#11" {A1(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(54)} -pin  "mux#11" {A1(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(55)} -pin  "mux#11" {A1(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(56)} -pin  "mux#11" {A1(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(57)} -pin  "mux#11" {A1(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(58)} -pin  "mux#11" {A1(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(59)} -pin  "mux#11" {A1(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(60)} -pin  "mux#11" {A1(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(61)} -pin  "mux#11" {A1(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(62)} -pin  "mux#11" {A1(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(63)} -pin  "mux#11" {A1(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {or.itm} -pin  "mux#11" {S(0)} -attr @path {/Adding/Adding:core/or.itm}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(9)} -pin  "mux#11" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(10)} -pin  "mux#11" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(11)} -pin  "mux#11" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(12)} -pin  "mux#11" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(13)} -pin  "mux#11" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(14)} -pin  "mux#11" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(15)} -pin  "mux#11" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(16)} -pin  "mux#11" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(17)} -pin  "mux#11" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(18)} -pin  "mux#11" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(19)} -pin  "mux#11" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(20)} -pin  "mux#11" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(21)} -pin  "mux#11" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(22)} -pin  "mux#11" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(23)} -pin  "mux#11" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(24)} -pin  "mux#11" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(25)} -pin  "mux#11" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(26)} -pin  "mux#11" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(27)} -pin  "mux#11" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(28)} -pin  "mux#11" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(29)} -pin  "mux#11" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(30)} -pin  "mux#11" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(31)} -pin  "mux#11" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(32)} -pin  "mux#11" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(33)} -pin  "mux#11" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(34)} -pin  "mux#11" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(35)} -pin  "mux#11" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(36)} -pin  "mux#11" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(37)} -pin  "mux#11" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(38)} -pin  "mux#11" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(39)} -pin  "mux#11" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(40)} -pin  "mux#11" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(41)} -pin  "mux#11" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(42)} -pin  "mux#11" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(43)} -pin  "mux#11" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(44)} -pin  "mux#11" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(45)} -pin  "mux#11" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(46)} -pin  "mux#11" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(47)} -pin  "mux#11" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(48)} -pin  "mux#11" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(49)} -pin  "mux#11" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(50)} -pin  "mux#11" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(51)} -pin  "mux#11" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(52)} -pin  "mux#11" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(53)} -pin  "mux#11" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(54)} -pin  "mux#11" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(55)} -pin  "mux#11" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(56)} -pin  "mux#11" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(57)} -pin  "mux#11" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(58)} -pin  "mux#11" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(59)} -pin  "mux#11" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(60)} -pin  "mux#11" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(61)} -pin  "mux#11" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(62)} -pin  "mux#11" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load net {mux#11.itm(63)} -pin  "mux#11" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#11.itm}
load inst "in:acc#41" "add(8,0,7,0,9)" "INTERFACE" -attr xrf 8194 -attr oid 108 -attr vt d -attr @path {/Adding/Adding:core/in:acc#41} -attr area 9.299396 -attr delay 1.396404 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(8,0,7,0,9)"
load net {A#1.sva(0)} -pin  "in:acc#41" {A(0)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(1)} -pin  "in:acc#41" {A(1)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(2)} -pin  "in:acc#41" {A(2)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(3)} -pin  "in:acc#41" {A(3)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(4)} -pin  "in:acc#41" {A(4)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(5)} -pin  "in:acc#41" {A(5)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(6)} -pin  "in:acc#41" {A(6)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {A#1.sva(7)} -pin  "in:acc#41" {A(7)} -attr vt d -attr @path {/Adding/Adding:core/A#1.sva}
load net {B#1.sva(1)} -pin  "in:acc#41" {B(0)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(2)} -pin  "in:acc#41" {B(1)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(3)} -pin  "in:acc#41" {B(2)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(4)} -pin  "in:acc#41" {B(3)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(5)} -pin  "in:acc#41" {B(4)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(6)} -pin  "in:acc#41" {B(5)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {B#1.sva(7)} -pin  "in:acc#41" {B(6)} -attr vt d -attr @path {/Adding/Adding:core/slc(B#1.sva).itm}
load net {in:acc#41.itm(0)} -pin  "in:acc#41" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(1)} -pin  "in:acc#41" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(2)} -pin  "in:acc#41" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(3)} -pin  "in:acc#41" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(4)} -pin  "in:acc#41" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(5)} -pin  "in:acc#41" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(6)} -pin  "in:acc#41" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(7)} -pin  "in:acc#41" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load net {in:acc#41.itm(8)} -pin  "in:acc#41" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#41.itm}
load inst "in:acc#43" "add(8,0,8,0,9)" "INTERFACE" -attr xrf 8195 -attr oid 109 -attr vt d -attr @path {/Adding/Adding:core/in:acc#43} -attr area 9.294306 -attr delay 1.386578 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(8,0,8,0,9)"
load net {C#1.sva(0)} -pin  "in:acc#43" {A(0)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(1)} -pin  "in:acc#43" {A(1)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(2)} -pin  "in:acc#43" {A(2)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(3)} -pin  "in:acc#43" {A(3)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(4)} -pin  "in:acc#43" {A(4)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(5)} -pin  "in:acc#43" {A(5)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(6)} -pin  "in:acc#43" {A(6)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {C#1.sva(7)} -pin  "in:acc#43" {A(7)} -attr vt d -attr @path {/Adding/Adding:core/C#1.sva}
load net {D#1.sva(0)} -pin  "in:acc#43" {B(0)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(1)} -pin  "in:acc#43" {B(1)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(2)} -pin  "in:acc#43" {B(2)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(3)} -pin  "in:acc#43" {B(3)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(4)} -pin  "in:acc#43" {B(4)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(5)} -pin  "in:acc#43" {B(5)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(6)} -pin  "in:acc#43" {B(6)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {D#1.sva(7)} -pin  "in:acc#43" {B(7)} -attr vt d -attr @path {/Adding/Adding:core/D#1.sva}
load net {in:acc#43.itm(0)} -pin  "in:acc#43" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(1)} -pin  "in:acc#43" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(2)} -pin  "in:acc#43" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(3)} -pin  "in:acc#43" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(4)} -pin  "in:acc#43" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(5)} -pin  "in:acc#43" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(6)} -pin  "in:acc#43" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(7)} -pin  "in:acc#43" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(8)} -pin  "in:acc#43" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load inst "out-1:in:acc#9" "add(10,0,9,0,11)" "INTERFACE" -attr xrf 8196 -attr oid 110 -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9} -attr area 11.278900 -attr delay 1.534522 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(10,0,9,0,11)"
load net {B#1.sva(0)} -pin  "out-1:in:acc#9" {A(0)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(0)} -pin  "out-1:in:acc#9" {A(1)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(1)} -pin  "out-1:in:acc#9" {A(2)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(2)} -pin  "out-1:in:acc#9" {A(3)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(3)} -pin  "out-1:in:acc#9" {A(4)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(4)} -pin  "out-1:in:acc#9" {A(5)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(5)} -pin  "out-1:in:acc#9" {A(6)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(6)} -pin  "out-1:in:acc#9" {A(7)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(7)} -pin  "out-1:in:acc#9" {A(8)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#41.itm(8)} -pin  "out-1:in:acc#9" {A(9)} -attr vt d -attr @path {/Adding/Adding:core/in:conc#22.itm}
load net {in:acc#43.itm(0)} -pin  "out-1:in:acc#9" {B(0)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(1)} -pin  "out-1:in:acc#9" {B(1)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(2)} -pin  "out-1:in:acc#9" {B(2)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(3)} -pin  "out-1:in:acc#9" {B(3)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(4)} -pin  "out-1:in:acc#9" {B(4)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(5)} -pin  "out-1:in:acc#9" {B(5)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(6)} -pin  "out-1:in:acc#9" {B(6)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(7)} -pin  "out-1:in:acc#9" {B(7)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {in:acc#43.itm(8)} -pin  "out-1:in:acc#9" {B(8)} -attr vt d -attr @path {/Adding/Adding:core/in:acc#43.itm}
load net {out-1:in:acc#9.itm(0)} -pin  "out-1:in:acc#9" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(1)} -pin  "out-1:in:acc#9" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(2)} -pin  "out-1:in:acc#9" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(3)} -pin  "out-1:in:acc#9" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(4)} -pin  "out-1:in:acc#9" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(5)} -pin  "out-1:in:acc#9" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(6)} -pin  "out-1:in:acc#9" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(7)} -pin  "out-1:in:acc#9" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(8)} -pin  "out-1:in:acc#9" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(9)} -pin  "out-1:in:acc#9" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load net {out-1:in:acc#9.itm(10)} -pin  "out-1:in:acc#9" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/out-1:in:acc#9.itm}
load inst "mux#9" "mux(2,16)" "INTERFACE" -attr xrf 8197 -attr oid 111 -attr vt dc -attr @path {/Adding/Adding:core/mux#9} -attr area 14.711768 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(16,1,2)"
load net {out-1:mul#1.cse.sva(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(6)} -pin  "mux#9" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(7)} -pin  "mux#9" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(8)} -pin  "mux#9" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(9)} -pin  "mux#9" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(10)} -pin  "mux#9" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(11)} -pin  "mux#9" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(12)} -pin  "mux#9" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(13)} -pin  "mux#9" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(14)} -pin  "mux#9" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva(15)} -pin  "mux#9" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva}
load net {out-1:mul#1.cse.sva:mx0w0(0)} -pin  "mux#9" {A1(0)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(1)} -pin  "mux#9" {A1(1)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(2)} -pin  "mux#9" {A1(2)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(3)} -pin  "mux#9" {A1(3)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(4)} -pin  "mux#9" {A1(4)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(5)} -pin  "mux#9" {A1(5)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(6)} -pin  "mux#9" {A1(6)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(7)} -pin  "mux#9" {A1(7)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(8)} -pin  "mux#9" {A1(8)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(9)} -pin  "mux#9" {A1(9)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(10)} -pin  "mux#9" {A1(10)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(11)} -pin  "mux#9" {A1(11)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(12)} -pin  "mux#9" {A1(12)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(13)} -pin  "mux#9" {A1(13)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(14)} -pin  "mux#9" {A1(14)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {out-1:mul#1.cse.sva:mx0w0(15)} -pin  "mux#9" {A1(15)} -attr vt dc -attr @path {/Adding/Adding:core/out-1:mul#1.cse.sva:mx0w0}
load net {or.tmp#1} -pin  "mux#9" {S(0)} -attr @path {/Adding/Adding:core/or.tmp#1}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(6)} -pin  "mux#9" {Z(6)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(7)} -pin  "mux#9" {Z(7)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(8)} -pin  "mux#9" {Z(8)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(9)} -pin  "mux#9" {Z(9)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(10)} -pin  "mux#9" {Z(10)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(11)} -pin  "mux#9" {Z(11)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(12)} -pin  "mux#9" {Z(12)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(13)} -pin  "mux#9" {Z(13)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(14)} -pin  "mux#9" {Z(14)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load net {mux#9.itm(15)} -pin  "mux#9" {Z(15)} -attr vt dc -attr @path {/Adding/Adding:core/mux#9.itm}
load inst "mux#10" "mux(2,64)" "INTERFACE" -attr xrf 8198 -attr oid 112 -attr vt d -attr @path {/Adding/Adding:core/mux#10} -attr area 58.844072 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(64,1,2)"
load net {reg#1(0)} -pin  "mux#10" {A0(0)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(1)} -pin  "mux#10" {A0(1)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(2)} -pin  "mux#10" {A0(2)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(3)} -pin  "mux#10" {A0(3)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(4)} -pin  "mux#10" {A0(4)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(5)} -pin  "mux#10" {A0(5)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(6)} -pin  "mux#10" {A0(6)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(7)} -pin  "mux#10" {A0(7)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(8)} -pin  "mux#10" {A0(8)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(9)} -pin  "mux#10" {A0(9)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(10)} -pin  "mux#10" {A0(10)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(11)} -pin  "mux#10" {A0(11)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(12)} -pin  "mux#10" {A0(12)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(13)} -pin  "mux#10" {A0(13)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(14)} -pin  "mux#10" {A0(14)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(15)} -pin  "mux#10" {A0(15)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(16)} -pin  "mux#10" {A0(16)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(17)} -pin  "mux#10" {A0(17)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(18)} -pin  "mux#10" {A0(18)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(19)} -pin  "mux#10" {A0(19)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(20)} -pin  "mux#10" {A0(20)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(21)} -pin  "mux#10" {A0(21)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(22)} -pin  "mux#10" {A0(22)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(23)} -pin  "mux#10" {A0(23)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(24)} -pin  "mux#10" {A0(24)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(25)} -pin  "mux#10" {A0(25)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(26)} -pin  "mux#10" {A0(26)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(27)} -pin  "mux#10" {A0(27)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(28)} -pin  "mux#10" {A0(28)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(29)} -pin  "mux#10" {A0(29)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(30)} -pin  "mux#10" {A0(30)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(31)} -pin  "mux#10" {A0(31)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(32)} -pin  "mux#10" {A0(32)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(33)} -pin  "mux#10" {A0(33)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(34)} -pin  "mux#10" {A0(34)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(35)} -pin  "mux#10" {A0(35)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(36)} -pin  "mux#10" {A0(36)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(37)} -pin  "mux#10" {A0(37)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(38)} -pin  "mux#10" {A0(38)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(39)} -pin  "mux#10" {A0(39)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(40)} -pin  "mux#10" {A0(40)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(41)} -pin  "mux#10" {A0(41)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(42)} -pin  "mux#10" {A0(42)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(43)} -pin  "mux#10" {A0(43)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(44)} -pin  "mux#10" {A0(44)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(45)} -pin  "mux#10" {A0(45)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(46)} -pin  "mux#10" {A0(46)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(47)} -pin  "mux#10" {A0(47)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(48)} -pin  "mux#10" {A0(48)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(49)} -pin  "mux#10" {A0(49)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(50)} -pin  "mux#10" {A0(50)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(51)} -pin  "mux#10" {A0(51)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(52)} -pin  "mux#10" {A0(52)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(53)} -pin  "mux#10" {A0(53)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(54)} -pin  "mux#10" {A0(54)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(55)} -pin  "mux#10" {A0(55)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(56)} -pin  "mux#10" {A0(56)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(57)} -pin  "mux#10" {A0(57)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(58)} -pin  "mux#10" {A0(58)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(59)} -pin  "mux#10" {A0(59)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(60)} -pin  "mux#10" {A0(60)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(61)} -pin  "mux#10" {A0(61)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(62)} -pin  "mux#10" {A0(62)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {reg#1(63)} -pin  "mux#10" {A0(63)} -attr vt d -attr @path {/Adding/Adding:core/reg#1}
load net {Temp2#1.sva#1(0)} -pin  "mux#10" {A1(0)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(1)} -pin  "mux#10" {A1(1)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(2)} -pin  "mux#10" {A1(2)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(3)} -pin  "mux#10" {A1(3)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(4)} -pin  "mux#10" {A1(4)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(5)} -pin  "mux#10" {A1(5)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(6)} -pin  "mux#10" {A1(6)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(7)} -pin  "mux#10" {A1(7)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(8)} -pin  "mux#10" {A1(8)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(9)} -pin  "mux#10" {A1(9)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(10)} -pin  "mux#10" {A1(10)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(11)} -pin  "mux#10" {A1(11)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(12)} -pin  "mux#10" {A1(12)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(13)} -pin  "mux#10" {A1(13)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(14)} -pin  "mux#10" {A1(14)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(15)} -pin  "mux#10" {A1(15)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(16)} -pin  "mux#10" {A1(16)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(17)} -pin  "mux#10" {A1(17)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(18)} -pin  "mux#10" {A1(18)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(19)} -pin  "mux#10" {A1(19)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(20)} -pin  "mux#10" {A1(20)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(21)} -pin  "mux#10" {A1(21)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(22)} -pin  "mux#10" {A1(22)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(23)} -pin  "mux#10" {A1(23)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(24)} -pin  "mux#10" {A1(24)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(25)} -pin  "mux#10" {A1(25)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(26)} -pin  "mux#10" {A1(26)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(27)} -pin  "mux#10" {A1(27)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(28)} -pin  "mux#10" {A1(28)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(29)} -pin  "mux#10" {A1(29)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(30)} -pin  "mux#10" {A1(30)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(31)} -pin  "mux#10" {A1(31)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(32)} -pin  "mux#10" {A1(32)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(33)} -pin  "mux#10" {A1(33)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(34)} -pin  "mux#10" {A1(34)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(35)} -pin  "mux#10" {A1(35)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(36)} -pin  "mux#10" {A1(36)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(37)} -pin  "mux#10" {A1(37)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(38)} -pin  "mux#10" {A1(38)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(39)} -pin  "mux#10" {A1(39)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(40)} -pin  "mux#10" {A1(40)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(41)} -pin  "mux#10" {A1(41)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(42)} -pin  "mux#10" {A1(42)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(43)} -pin  "mux#10" {A1(43)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(44)} -pin  "mux#10" {A1(44)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(45)} -pin  "mux#10" {A1(45)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(46)} -pin  "mux#10" {A1(46)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(47)} -pin  "mux#10" {A1(47)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(48)} -pin  "mux#10" {A1(48)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(49)} -pin  "mux#10" {A1(49)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(50)} -pin  "mux#10" {A1(50)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(51)} -pin  "mux#10" {A1(51)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(52)} -pin  "mux#10" {A1(52)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(53)} -pin  "mux#10" {A1(53)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(54)} -pin  "mux#10" {A1(54)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(55)} -pin  "mux#10" {A1(55)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(56)} -pin  "mux#10" {A1(56)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(57)} -pin  "mux#10" {A1(57)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(58)} -pin  "mux#10" {A1(58)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(59)} -pin  "mux#10" {A1(59)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(60)} -pin  "mux#10" {A1(60)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(61)} -pin  "mux#10" {A1(61)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(62)} -pin  "mux#10" {A1(62)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {Temp2#1.sva#1(63)} -pin  "mux#10" {A1(63)} -attr vt d -attr @path {/Adding/Adding:core/Temp2#1.sva#1}
load net {or.tmp#1} -pin  "mux#10" {S(0)} -attr @path {/Adding/Adding:core/or.tmp#1}
load net {mux#10.itm(0)} -pin  "mux#10" {Z(0)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(1)} -pin  "mux#10" {Z(1)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(2)} -pin  "mux#10" {Z(2)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(3)} -pin  "mux#10" {Z(3)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(4)} -pin  "mux#10" {Z(4)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(5)} -pin  "mux#10" {Z(5)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(6)} -pin  "mux#10" {Z(6)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(7)} -pin  "mux#10" {Z(7)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(8)} -pin  "mux#10" {Z(8)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(9)} -pin  "mux#10" {Z(9)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(10)} -pin  "mux#10" {Z(10)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(11)} -pin  "mux#10" {Z(11)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(12)} -pin  "mux#10" {Z(12)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(13)} -pin  "mux#10" {Z(13)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(14)} -pin  "mux#10" {Z(14)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(15)} -pin  "mux#10" {Z(15)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(16)} -pin  "mux#10" {Z(16)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(17)} -pin  "mux#10" {Z(17)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(18)} -pin  "mux#10" {Z(18)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(19)} -pin  "mux#10" {Z(19)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(20)} -pin  "mux#10" {Z(20)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(21)} -pin  "mux#10" {Z(21)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(22)} -pin  "mux#10" {Z(22)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(23)} -pin  "mux#10" {Z(23)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(24)} -pin  "mux#10" {Z(24)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(25)} -pin  "mux#10" {Z(25)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(26)} -pin  "mux#10" {Z(26)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(27)} -pin  "mux#10" {Z(27)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(28)} -pin  "mux#10" {Z(28)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(29)} -pin  "mux#10" {Z(29)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(30)} -pin  "mux#10" {Z(30)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(31)} -pin  "mux#10" {Z(31)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(32)} -pin  "mux#10" {Z(32)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(33)} -pin  "mux#10" {Z(33)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(34)} -pin  "mux#10" {Z(34)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(35)} -pin  "mux#10" {Z(35)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(36)} -pin  "mux#10" {Z(36)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(37)} -pin  "mux#10" {Z(37)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(38)} -pin  "mux#10" {Z(38)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(39)} -pin  "mux#10" {Z(39)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(40)} -pin  "mux#10" {Z(40)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(41)} -pin  "mux#10" {Z(41)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(42)} -pin  "mux#10" {Z(42)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(43)} -pin  "mux#10" {Z(43)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(44)} -pin  "mux#10" {Z(44)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(45)} -pin  "mux#10" {Z(45)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(46)} -pin  "mux#10" {Z(46)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(47)} -pin  "mux#10" {Z(47)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(48)} -pin  "mux#10" {Z(48)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(49)} -pin  "mux#10" {Z(49)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(50)} -pin  "mux#10" {Z(50)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(51)} -pin  "mux#10" {Z(51)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(52)} -pin  "mux#10" {Z(52)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(53)} -pin  "mux#10" {Z(53)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(54)} -pin  "mux#10" {Z(54)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(55)} -pin  "mux#10" {Z(55)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(56)} -pin  "mux#10" {Z(56)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(57)} -pin  "mux#10" {Z(57)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(58)} -pin  "mux#10" {Z(58)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(59)} -pin  "mux#10" {Z(59)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(60)} -pin  "mux#10" {Z(60)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(61)} -pin  "mux#10" {Z(61)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(62)} -pin  "mux#10" {Z(62)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load net {mux#10.itm(63)} -pin  "mux#10" {Z(63)} -attr vt d -attr @path {/Adding/Adding:core/mux#10.itm}
load inst "not" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#10.itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/Adding/Adding:core/not.itm}
load inst "not#1" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#1" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#6.itm}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr @path {/Adding/Adding:core/not#1.itm}
load inst "not#2" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#2} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#2" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#7.itm}
load net {not#2.itm} -pin  "not#2" {Z(0)} -attr @path {/Adding/Adding:core/not#2.itm}
load inst "not#3" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#3} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#3" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#8.itm}
load net {not#3.itm} -pin  "not#3" {Z(0)} -attr @path {/Adding/Adding:core/not#3.itm}
load inst "not#4" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#4} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#4" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#11.itm}
load net {not#4.itm} -pin  "not#4" {Z(0)} -attr @path {/Adding/Adding:core/not#4.itm}
load inst "not#5" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#5} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#5" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#12.itm}
load net {not#5.itm} -pin  "not#5" {Z(0)} -attr @path {/Adding/Adding:core/not#5.itm}
load inst "not#6" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#6} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#6" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#13.itm}
load net {not#6.itm} -pin  "not#6" {Z(0)} -attr @path {/Adding/Adding:core/not#6.itm}
load inst "not#7" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#7} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#7" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#14.itm}
load net {not#7.itm} -pin  "not#7" {Z(0)} -attr @path {/Adding/Adding:core/not#7.itm}
load inst "not#8" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#8} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#8" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#15.itm}
load net {not#8.itm} -pin  "not#8" {Z(0)} -attr @path {/Adding/Adding:core/not#8.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#9} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#9" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#16.itm}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/Adding/Adding:core/not#9.itm}
load inst "not#10" "not(1)" "INTERFACE" -attr @path {/Adding/Adding:core/not#10} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {out-1:in:acc#12(2)} -pin  "not#10" {A(0)} -attr @path {/Adding/Adding:core/out-1:in:slc#4.itm}
load net {not#10.itm} -pin  "not#10" {Z(0)} -attr @path {/Adding/Adding:core/not#10.itm}
### END MODULE 

module new "Adding" "v5"
load portBus A:rsc.z(7:0) input 8 A:rsc.z(7) A:rsc.z(6) A:rsc.z(5) A:rsc.z(4) A:rsc.z(3) A:rsc.z(2) A:rsc.z(1) A:rsc.z(0) -attr xrf 8199 -attr oid 113 -attr vt d -attr @path {/Adding/A:rsc.z}
load portBus B:rsc.z(7:0) input 8 B:rsc.z(7) B:rsc.z(6) B:rsc.z(5) B:rsc.z(4) B:rsc.z(3) B:rsc.z(2) B:rsc.z(1) B:rsc.z(0) -attr xrf 8200 -attr oid 114 -attr vt d -attr @path {/Adding/B:rsc.z}
load portBus C:rsc.z(7:0) input 8 C:rsc.z(7) C:rsc.z(6) C:rsc.z(5) C:rsc.z(4) C:rsc.z(3) C:rsc.z(2) C:rsc.z(1) C:rsc.z(0) -attr xrf 8201 -attr oid 115 -attr vt d -attr @path {/Adding/C:rsc.z}
load portBus D:rsc.z(7:0) input 8 D:rsc.z(7) D:rsc.z(6) D:rsc.z(5) D:rsc.z(4) D:rsc.z(3) D:rsc.z(2) D:rsc.z(1) D:rsc.z(0) -attr xrf 8202 -attr oid 116 -attr vt d -attr @path {/Adding/D:rsc.z}
load portBus E:rsc.z(7:0) input 8 E:rsc.z(7) E:rsc.z(6) E:rsc.z(5) E:rsc.z(4) E:rsc.z(3) E:rsc.z(2) E:rsc.z(1) E:rsc.z(0) -attr xrf 8203 -attr oid 117 -attr vt d -attr @path {/Adding/E:rsc.z}
load portBus Temp:rsc.z(63:0) output 64 Temp:rsc.z(63) Temp:rsc.z(62) Temp:rsc.z(61) Temp:rsc.z(60) Temp:rsc.z(59) Temp:rsc.z(58) Temp:rsc.z(57) Temp:rsc.z(56) Temp:rsc.z(55) Temp:rsc.z(54) Temp:rsc.z(53) Temp:rsc.z(52) Temp:rsc.z(51) Temp:rsc.z(50) Temp:rsc.z(49) Temp:rsc.z(48) Temp:rsc.z(47) Temp:rsc.z(46) Temp:rsc.z(45) Temp:rsc.z(44) Temp:rsc.z(43) Temp:rsc.z(42) Temp:rsc.z(41) Temp:rsc.z(40) Temp:rsc.z(39) Temp:rsc.z(38) Temp:rsc.z(37) Temp:rsc.z(36) Temp:rsc.z(35) Temp:rsc.z(34) Temp:rsc.z(33) Temp:rsc.z(32) Temp:rsc.z(31) Temp:rsc.z(30) Temp:rsc.z(29) Temp:rsc.z(28) Temp:rsc.z(27) Temp:rsc.z(26) Temp:rsc.z(25) Temp:rsc.z(24) Temp:rsc.z(23) Temp:rsc.z(22) Temp:rsc.z(21) Temp:rsc.z(20) Temp:rsc.z(19) Temp:rsc.z(18) Temp:rsc.z(17) Temp:rsc.z(16) Temp:rsc.z(15) Temp:rsc.z(14) Temp:rsc.z(13) Temp:rsc.z(12) Temp:rsc.z(11) Temp:rsc.z(10) Temp:rsc.z(9) Temp:rsc.z(8) Temp:rsc.z(7) Temp:rsc.z(6) Temp:rsc.z(5) Temp:rsc.z(4) Temp:rsc.z(3) Temp:rsc.z(2) Temp:rsc.z(1) Temp:rsc.z(0) -attr xrf 8204 -attr oid 118 -attr vt d -attr @path {/Adding/Temp:rsc.z}
load port clk input -attr xrf 8205 -attr oid 119 -attr vt d -attr @path {/Adding/clk}
load port rst input -attr xrf 8206 -attr oid 120 -attr vt d -attr @path {/Adding/rst}
load symbol "mgc_ioport.mgc_in_wire(1,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) output 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) input 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_in_wire(2,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) output 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) input 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_in_wire(3,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) output 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) input 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_in_wire(4,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) output 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) input 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_in_wire(5,8)" "INTERFACE" GEN boxcolor 0 \
     portBus d(7:0) output 8 d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(7:0) input 8 z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "mgc_ioport.mgc_out_stdreg(6,64)" "INTERFACE" GEN boxcolor 0 \
     portBus d(63:0) input 64 d(63) d(62) d(61) d(60) d(59) d(58) d(57) d(56) d(55) d(54) d(53) d(52) d(51) d(50) d(49) d(48) d(47) d(46) d(45) d(44) d(43) d(42) d(41) d(40) d(39) d(38) d(37) d(36) d(35) d(34) d(33) d(32) d(31) d(30) d(29) d(28) d(27) d(26) d(25) d(24) d(23) d(22) d(21) d(20) d(19) d(18) d(17) d(16) d(15) d(14) d(13) d(12) d(11) d(10) d(9) d(8) d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) \
     portBus z(63:0) output 64 z(63) z(62) z(61) z(60) z(59) z(58) z(57) z(56) z(55) z(54) z(53) z(52) z(51) z(50) z(49) z(48) z(47) z(46) z(45) z(44) z(43) z(42) z(41) z(40) z(39) z(38) z(37) z(36) z(35) z(34) z(33) z(32) z(31) z(30) z(29) z(28) z(27) z(26) z(25) z(24) z(23) z(22) z(21) z(20) z(19) z(18) z(17) z(16) z(15) z(14) z(13) z(12) z(11) z(10) z(9) z(8) z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "Adding:core" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus A:rsc:mgc_in_wire.d(7:0) input 8 A:rsc:mgc_in_wire.d(7) A:rsc:mgc_in_wire.d(6) A:rsc:mgc_in_wire.d(5) A:rsc:mgc_in_wire.d(4) A:rsc:mgc_in_wire.d(3) A:rsc:mgc_in_wire.d(2) A:rsc:mgc_in_wire.d(1) A:rsc:mgc_in_wire.d(0) \
     portBus B:rsc:mgc_in_wire.d(7:0) input 8 B:rsc:mgc_in_wire.d(7) B:rsc:mgc_in_wire.d(6) B:rsc:mgc_in_wire.d(5) B:rsc:mgc_in_wire.d(4) B:rsc:mgc_in_wire.d(3) B:rsc:mgc_in_wire.d(2) B:rsc:mgc_in_wire.d(1) B:rsc:mgc_in_wire.d(0) \
     portBus C:rsc:mgc_in_wire.d(7:0) input 8 C:rsc:mgc_in_wire.d(7) C:rsc:mgc_in_wire.d(6) C:rsc:mgc_in_wire.d(5) C:rsc:mgc_in_wire.d(4) C:rsc:mgc_in_wire.d(3) C:rsc:mgc_in_wire.d(2) C:rsc:mgc_in_wire.d(1) C:rsc:mgc_in_wire.d(0) \
     portBus D:rsc:mgc_in_wire.d(7:0) input 8 D:rsc:mgc_in_wire.d(7) D:rsc:mgc_in_wire.d(6) D:rsc:mgc_in_wire.d(5) D:rsc:mgc_in_wire.d(4) D:rsc:mgc_in_wire.d(3) D:rsc:mgc_in_wire.d(2) D:rsc:mgc_in_wire.d(1) D:rsc:mgc_in_wire.d(0) \
     portBus E:rsc:mgc_in_wire.d(7:0) input 8 E:rsc:mgc_in_wire.d(7) E:rsc:mgc_in_wire.d(6) E:rsc:mgc_in_wire.d(5) E:rsc:mgc_in_wire.d(4) E:rsc:mgc_in_wire.d(3) E:rsc:mgc_in_wire.d(2) E:rsc:mgc_in_wire.d(1) E:rsc:mgc_in_wire.d(0) \
     portBus Temp:rsc:mgc_out_stdreg.d(63:0) output 64 Temp:rsc:mgc_out_stdreg.d(63) Temp:rsc:mgc_out_stdreg.d(62) Temp:rsc:mgc_out_stdreg.d(61) Temp:rsc:mgc_out_stdreg.d(60) Temp:rsc:mgc_out_stdreg.d(59) Temp:rsc:mgc_out_stdreg.d(58) Temp:rsc:mgc_out_stdreg.d(57) Temp:rsc:mgc_out_stdreg.d(56) Temp:rsc:mgc_out_stdreg.d(55) Temp:rsc:mgc_out_stdreg.d(54) Temp:rsc:mgc_out_stdreg.d(53) Temp:rsc:mgc_out_stdreg.d(52) Temp:rsc:mgc_out_stdreg.d(51) Temp:rsc:mgc_out_stdreg.d(50) Temp:rsc:mgc_out_stdreg.d(49) Temp:rsc:mgc_out_stdreg.d(48) Temp:rsc:mgc_out_stdreg.d(47) Temp:rsc:mgc_out_stdreg.d(46) Temp:rsc:mgc_out_stdreg.d(45) Temp:rsc:mgc_out_stdreg.d(44) Temp:rsc:mgc_out_stdreg.d(43) Temp:rsc:mgc_out_stdreg.d(42) Temp:rsc:mgc_out_stdreg.d(41) Temp:rsc:mgc_out_stdreg.d(40) Temp:rsc:mgc_out_stdreg.d(39) Temp:rsc:mgc_out_stdreg.d(38) Temp:rsc:mgc_out_stdreg.d(37) Temp:rsc:mgc_out_stdreg.d(36) Temp:rsc:mgc_out_stdreg.d(35) Temp:rsc:mgc_out_stdreg.d(34) Temp:rsc:mgc_out_stdreg.d(33) Temp:rsc:mgc_out_stdreg.d(32) Temp:rsc:mgc_out_stdreg.d(31) Temp:rsc:mgc_out_stdreg.d(30) Temp:rsc:mgc_out_stdreg.d(29) Temp:rsc:mgc_out_stdreg.d(28) Temp:rsc:mgc_out_stdreg.d(27) Temp:rsc:mgc_out_stdreg.d(26) Temp:rsc:mgc_out_stdreg.d(25) Temp:rsc:mgc_out_stdreg.d(24) Temp:rsc:mgc_out_stdreg.d(23) Temp:rsc:mgc_out_stdreg.d(22) Temp:rsc:mgc_out_stdreg.d(21) Temp:rsc:mgc_out_stdreg.d(20) Temp:rsc:mgc_out_stdreg.d(19) Temp:rsc:mgc_out_stdreg.d(18) Temp:rsc:mgc_out_stdreg.d(17) Temp:rsc:mgc_out_stdreg.d(16) Temp:rsc:mgc_out_stdreg.d(15) Temp:rsc:mgc_out_stdreg.d(14) Temp:rsc:mgc_out_stdreg.d(13) Temp:rsc:mgc_out_stdreg.d(12) Temp:rsc:mgc_out_stdreg.d(11) Temp:rsc:mgc_out_stdreg.d(10) Temp:rsc:mgc_out_stdreg.d(9) Temp:rsc:mgc_out_stdreg.d(8) Temp:rsc:mgc_out_stdreg.d(7) Temp:rsc:mgc_out_stdreg.d(6) Temp:rsc:mgc_out_stdreg.d(5) Temp:rsc:mgc_out_stdreg.d(4) Temp:rsc:mgc_out_stdreg.d(3) Temp:rsc:mgc_out_stdreg.d(2) Temp:rsc:mgc_out_stdreg.d(1) Temp:rsc:mgc_out_stdreg.d(0) \

load net {A:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {A:rsc:mgc_in_wire.d#1(7)} -attr vt d
load netBundle {A:rsc:mgc_in_wire.d#1} 8 {A:rsc:mgc_in_wire.d#1(0)} {A:rsc:mgc_in_wire.d#1(1)} {A:rsc:mgc_in_wire.d#1(2)} {A:rsc:mgc_in_wire.d#1(3)} {A:rsc:mgc_in_wire.d#1(4)} {A:rsc:mgc_in_wire.d#1(5)} {A:rsc:mgc_in_wire.d#1(6)} {A:rsc:mgc_in_wire.d#1(7)} -attr xrf 8207 -attr oid 121 -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {B:rsc:mgc_in_wire.d#1(7)} -attr vt d
load netBundle {B:rsc:mgc_in_wire.d#1} 8 {B:rsc:mgc_in_wire.d#1(0)} {B:rsc:mgc_in_wire.d#1(1)} {B:rsc:mgc_in_wire.d#1(2)} {B:rsc:mgc_in_wire.d#1(3)} {B:rsc:mgc_in_wire.d#1(4)} {B:rsc:mgc_in_wire.d#1(5)} {B:rsc:mgc_in_wire.d#1(6)} {B:rsc:mgc_in_wire.d#1(7)} -attr xrf 8208 -attr oid 122 -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {C:rsc:mgc_in_wire.d#1(7)} -attr vt d
load netBundle {C:rsc:mgc_in_wire.d#1} 8 {C:rsc:mgc_in_wire.d#1(0)} {C:rsc:mgc_in_wire.d#1(1)} {C:rsc:mgc_in_wire.d#1(2)} {C:rsc:mgc_in_wire.d#1(3)} {C:rsc:mgc_in_wire.d#1(4)} {C:rsc:mgc_in_wire.d#1(5)} {C:rsc:mgc_in_wire.d#1(6)} {C:rsc:mgc_in_wire.d#1(7)} -attr xrf 8209 -attr oid 123 -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {D:rsc:mgc_in_wire.d#1(7)} -attr vt d
load netBundle {D:rsc:mgc_in_wire.d#1} 8 {D:rsc:mgc_in_wire.d#1(0)} {D:rsc:mgc_in_wire.d#1(1)} {D:rsc:mgc_in_wire.d#1(2)} {D:rsc:mgc_in_wire.d#1(3)} {D:rsc:mgc_in_wire.d#1(4)} {D:rsc:mgc_in_wire.d#1(5)} {D:rsc:mgc_in_wire.d#1(6)} {D:rsc:mgc_in_wire.d#1(7)} -attr xrf 8210 -attr oid 124 -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {E:rsc:mgc_in_wire.d#1(7)} -attr vt d
load netBundle {E:rsc:mgc_in_wire.d#1} 8 {E:rsc:mgc_in_wire.d#1(0)} {E:rsc:mgc_in_wire.d#1(1)} {E:rsc:mgc_in_wire.d#1(2)} {E:rsc:mgc_in_wire.d#1(3)} {E:rsc:mgc_in_wire.d#1(4)} {E:rsc:mgc_in_wire.d#1(5)} {E:rsc:mgc_in_wire.d#1(6)} {E:rsc:mgc_in_wire.d#1(7)} -attr xrf 8211 -attr oid 125 -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(10)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(11)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(12)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(13)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(14)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(15)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(16)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(17)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(18)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(19)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(20)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(21)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(22)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(23)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(24)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(25)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(26)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(27)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(28)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(29)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(30)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(31)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(32)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(33)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(34)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(35)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(36)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(37)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(38)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(39)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(40)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(41)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(42)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(43)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(44)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(45)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(46)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(47)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(48)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(49)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(50)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(51)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(52)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(53)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(54)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(55)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(56)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(57)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(58)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(59)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(60)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(61)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(62)} -attr vt d
load net {Temp:rsc:mgc_out_stdreg.d#1(63)} -attr vt d
load netBundle {Temp:rsc:mgc_out_stdreg.d#1} 64 {Temp:rsc:mgc_out_stdreg.d#1(0)} {Temp:rsc:mgc_out_stdreg.d#1(1)} {Temp:rsc:mgc_out_stdreg.d#1(2)} {Temp:rsc:mgc_out_stdreg.d#1(3)} {Temp:rsc:mgc_out_stdreg.d#1(4)} {Temp:rsc:mgc_out_stdreg.d#1(5)} {Temp:rsc:mgc_out_stdreg.d#1(6)} {Temp:rsc:mgc_out_stdreg.d#1(7)} {Temp:rsc:mgc_out_stdreg.d#1(8)} {Temp:rsc:mgc_out_stdreg.d#1(9)} {Temp:rsc:mgc_out_stdreg.d#1(10)} {Temp:rsc:mgc_out_stdreg.d#1(11)} {Temp:rsc:mgc_out_stdreg.d#1(12)} {Temp:rsc:mgc_out_stdreg.d#1(13)} {Temp:rsc:mgc_out_stdreg.d#1(14)} {Temp:rsc:mgc_out_stdreg.d#1(15)} {Temp:rsc:mgc_out_stdreg.d#1(16)} {Temp:rsc:mgc_out_stdreg.d#1(17)} {Temp:rsc:mgc_out_stdreg.d#1(18)} {Temp:rsc:mgc_out_stdreg.d#1(19)} {Temp:rsc:mgc_out_stdreg.d#1(20)} {Temp:rsc:mgc_out_stdreg.d#1(21)} {Temp:rsc:mgc_out_stdreg.d#1(22)} {Temp:rsc:mgc_out_stdreg.d#1(23)} {Temp:rsc:mgc_out_stdreg.d#1(24)} {Temp:rsc:mgc_out_stdreg.d#1(25)} {Temp:rsc:mgc_out_stdreg.d#1(26)} {Temp:rsc:mgc_out_stdreg.d#1(27)} {Temp:rsc:mgc_out_stdreg.d#1(28)} {Temp:rsc:mgc_out_stdreg.d#1(29)} {Temp:rsc:mgc_out_stdreg.d#1(30)} {Temp:rsc:mgc_out_stdreg.d#1(31)} {Temp:rsc:mgc_out_stdreg.d#1(32)} {Temp:rsc:mgc_out_stdreg.d#1(33)} {Temp:rsc:mgc_out_stdreg.d#1(34)} {Temp:rsc:mgc_out_stdreg.d#1(35)} {Temp:rsc:mgc_out_stdreg.d#1(36)} {Temp:rsc:mgc_out_stdreg.d#1(37)} {Temp:rsc:mgc_out_stdreg.d#1(38)} {Temp:rsc:mgc_out_stdreg.d#1(39)} {Temp:rsc:mgc_out_stdreg.d#1(40)} {Temp:rsc:mgc_out_stdreg.d#1(41)} {Temp:rsc:mgc_out_stdreg.d#1(42)} {Temp:rsc:mgc_out_stdreg.d#1(43)} {Temp:rsc:mgc_out_stdreg.d#1(44)} {Temp:rsc:mgc_out_stdreg.d#1(45)} {Temp:rsc:mgc_out_stdreg.d#1(46)} {Temp:rsc:mgc_out_stdreg.d#1(47)} {Temp:rsc:mgc_out_stdreg.d#1(48)} {Temp:rsc:mgc_out_stdreg.d#1(49)} {Temp:rsc:mgc_out_stdreg.d#1(50)} {Temp:rsc:mgc_out_stdreg.d#1(51)} {Temp:rsc:mgc_out_stdreg.d#1(52)} {Temp:rsc:mgc_out_stdreg.d#1(53)} {Temp:rsc:mgc_out_stdreg.d#1(54)} {Temp:rsc:mgc_out_stdreg.d#1(55)} {Temp:rsc:mgc_out_stdreg.d#1(56)} {Temp:rsc:mgc_out_stdreg.d#1(57)} {Temp:rsc:mgc_out_stdreg.d#1(58)} {Temp:rsc:mgc_out_stdreg.d#1(59)} {Temp:rsc:mgc_out_stdreg.d#1(60)} {Temp:rsc:mgc_out_stdreg.d#1(61)} {Temp:rsc:mgc_out_stdreg.d#1(62)} {Temp:rsc:mgc_out_stdreg.d#1(63)} -attr xrf 8212 -attr oid 126 -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {A:rsc.z(0)} -attr vt d
load net {A:rsc.z(1)} -attr vt d
load net {A:rsc.z(2)} -attr vt d
load net {A:rsc.z(3)} -attr vt d
load net {A:rsc.z(4)} -attr vt d
load net {A:rsc.z(5)} -attr vt d
load net {A:rsc.z(6)} -attr vt d
load net {A:rsc.z(7)} -attr vt d
load netBundle {A:rsc.z} 8 {A:rsc.z(0)} {A:rsc.z(1)} {A:rsc.z(2)} {A:rsc.z(3)} {A:rsc.z(4)} {A:rsc.z(5)} {A:rsc.z(6)} {A:rsc.z(7)} -attr xrf 8213 -attr oid 127 -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(0)} -port {A:rsc.z(0)} -attr vt d
load net {A:rsc.z(1)} -port {A:rsc.z(1)} -attr vt d
load net {A:rsc.z(2)} -port {A:rsc.z(2)} -attr vt d
load net {A:rsc.z(3)} -port {A:rsc.z(3)} -attr vt d
load net {A:rsc.z(4)} -port {A:rsc.z(4)} -attr vt d
load net {A:rsc.z(5)} -port {A:rsc.z(5)} -attr vt d
load net {A:rsc.z(6)} -port {A:rsc.z(6)} -attr vt d
load net {A:rsc.z(7)} -port {A:rsc.z(7)} -attr vt d
load netBundle A:rsc.z 8 A:rsc.z(0) A:rsc.z(1) A:rsc.z(2) A:rsc.z(3) A:rsc.z(4) A:rsc.z(5) A:rsc.z(6) A:rsc.z(7) -attr xrf 8214 -attr oid 128 -attr vt d -attr @path {/Adding/A:rsc.z}
load net {B:rsc.z(0)} -attr vt d
load net {B:rsc.z(1)} -attr vt d
load net {B:rsc.z(2)} -attr vt d
load net {B:rsc.z(3)} -attr vt d
load net {B:rsc.z(4)} -attr vt d
load net {B:rsc.z(5)} -attr vt d
load net {B:rsc.z(6)} -attr vt d
load net {B:rsc.z(7)} -attr vt d
load netBundle {B:rsc.z} 8 {B:rsc.z(0)} {B:rsc.z(1)} {B:rsc.z(2)} {B:rsc.z(3)} {B:rsc.z(4)} {B:rsc.z(5)} {B:rsc.z(6)} {B:rsc.z(7)} -attr xrf 8215 -attr oid 129 -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(0)} -port {B:rsc.z(0)} -attr vt d
load net {B:rsc.z(1)} -port {B:rsc.z(1)} -attr vt d
load net {B:rsc.z(2)} -port {B:rsc.z(2)} -attr vt d
load net {B:rsc.z(3)} -port {B:rsc.z(3)} -attr vt d
load net {B:rsc.z(4)} -port {B:rsc.z(4)} -attr vt d
load net {B:rsc.z(5)} -port {B:rsc.z(5)} -attr vt d
load net {B:rsc.z(6)} -port {B:rsc.z(6)} -attr vt d
load net {B:rsc.z(7)} -port {B:rsc.z(7)} -attr vt d
load netBundle B:rsc.z 8 B:rsc.z(0) B:rsc.z(1) B:rsc.z(2) B:rsc.z(3) B:rsc.z(4) B:rsc.z(5) B:rsc.z(6) B:rsc.z(7) -attr xrf 8216 -attr oid 130 -attr vt d -attr @path {/Adding/B:rsc.z}
load net {C:rsc.z(0)} -attr vt d
load net {C:rsc.z(1)} -attr vt d
load net {C:rsc.z(2)} -attr vt d
load net {C:rsc.z(3)} -attr vt d
load net {C:rsc.z(4)} -attr vt d
load net {C:rsc.z(5)} -attr vt d
load net {C:rsc.z(6)} -attr vt d
load net {C:rsc.z(7)} -attr vt d
load netBundle {C:rsc.z} 8 {C:rsc.z(0)} {C:rsc.z(1)} {C:rsc.z(2)} {C:rsc.z(3)} {C:rsc.z(4)} {C:rsc.z(5)} {C:rsc.z(6)} {C:rsc.z(7)} -attr xrf 8217 -attr oid 131 -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(0)} -port {C:rsc.z(0)} -attr vt d
load net {C:rsc.z(1)} -port {C:rsc.z(1)} -attr vt d
load net {C:rsc.z(2)} -port {C:rsc.z(2)} -attr vt d
load net {C:rsc.z(3)} -port {C:rsc.z(3)} -attr vt d
load net {C:rsc.z(4)} -port {C:rsc.z(4)} -attr vt d
load net {C:rsc.z(5)} -port {C:rsc.z(5)} -attr vt d
load net {C:rsc.z(6)} -port {C:rsc.z(6)} -attr vt d
load net {C:rsc.z(7)} -port {C:rsc.z(7)} -attr vt d
load netBundle C:rsc.z 8 C:rsc.z(0) C:rsc.z(1) C:rsc.z(2) C:rsc.z(3) C:rsc.z(4) C:rsc.z(5) C:rsc.z(6) C:rsc.z(7) -attr xrf 8218 -attr oid 132 -attr vt d -attr @path {/Adding/C:rsc.z}
load net {D:rsc.z(0)} -attr vt d
load net {D:rsc.z(1)} -attr vt d
load net {D:rsc.z(2)} -attr vt d
load net {D:rsc.z(3)} -attr vt d
load net {D:rsc.z(4)} -attr vt d
load net {D:rsc.z(5)} -attr vt d
load net {D:rsc.z(6)} -attr vt d
load net {D:rsc.z(7)} -attr vt d
load netBundle {D:rsc.z} 8 {D:rsc.z(0)} {D:rsc.z(1)} {D:rsc.z(2)} {D:rsc.z(3)} {D:rsc.z(4)} {D:rsc.z(5)} {D:rsc.z(6)} {D:rsc.z(7)} -attr xrf 8219 -attr oid 133 -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(0)} -port {D:rsc.z(0)} -attr vt d
load net {D:rsc.z(1)} -port {D:rsc.z(1)} -attr vt d
load net {D:rsc.z(2)} -port {D:rsc.z(2)} -attr vt d
load net {D:rsc.z(3)} -port {D:rsc.z(3)} -attr vt d
load net {D:rsc.z(4)} -port {D:rsc.z(4)} -attr vt d
load net {D:rsc.z(5)} -port {D:rsc.z(5)} -attr vt d
load net {D:rsc.z(6)} -port {D:rsc.z(6)} -attr vt d
load net {D:rsc.z(7)} -port {D:rsc.z(7)} -attr vt d
load netBundle D:rsc.z 8 D:rsc.z(0) D:rsc.z(1) D:rsc.z(2) D:rsc.z(3) D:rsc.z(4) D:rsc.z(5) D:rsc.z(6) D:rsc.z(7) -attr xrf 8220 -attr oid 134 -attr vt d -attr @path {/Adding/D:rsc.z}
load net {E:rsc.z(0)} -attr vt d
load net {E:rsc.z(1)} -attr vt d
load net {E:rsc.z(2)} -attr vt d
load net {E:rsc.z(3)} -attr vt d
load net {E:rsc.z(4)} -attr vt d
load net {E:rsc.z(5)} -attr vt d
load net {E:rsc.z(6)} -attr vt d
load net {E:rsc.z(7)} -attr vt d
load netBundle {E:rsc.z} 8 {E:rsc.z(0)} {E:rsc.z(1)} {E:rsc.z(2)} {E:rsc.z(3)} {E:rsc.z(4)} {E:rsc.z(5)} {E:rsc.z(6)} {E:rsc.z(7)} -attr xrf 8221 -attr oid 135 -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(0)} -port {E:rsc.z(0)} -attr vt d
load net {E:rsc.z(1)} -port {E:rsc.z(1)} -attr vt d
load net {E:rsc.z(2)} -port {E:rsc.z(2)} -attr vt d
load net {E:rsc.z(3)} -port {E:rsc.z(3)} -attr vt d
load net {E:rsc.z(4)} -port {E:rsc.z(4)} -attr vt d
load net {E:rsc.z(5)} -port {E:rsc.z(5)} -attr vt d
load net {E:rsc.z(6)} -port {E:rsc.z(6)} -attr vt d
load net {E:rsc.z(7)} -port {E:rsc.z(7)} -attr vt d
load netBundle E:rsc.z 8 E:rsc.z(0) E:rsc.z(1) E:rsc.z(2) E:rsc.z(3) E:rsc.z(4) E:rsc.z(5) E:rsc.z(6) E:rsc.z(7) -attr xrf 8222 -attr oid 136 -attr vt d -attr @path {/Adding/E:rsc.z}
load net {Temp:rsc.z(0)} -attr vt d
load net {Temp:rsc.z(1)} -attr vt d
load net {Temp:rsc.z(2)} -attr vt d
load net {Temp:rsc.z(3)} -attr vt d
load net {Temp:rsc.z(4)} -attr vt d
load net {Temp:rsc.z(5)} -attr vt d
load net {Temp:rsc.z(6)} -attr vt d
load net {Temp:rsc.z(7)} -attr vt d
load net {Temp:rsc.z(8)} -attr vt d
load net {Temp:rsc.z(9)} -attr vt d
load net {Temp:rsc.z(10)} -attr vt d
load net {Temp:rsc.z(11)} -attr vt d
load net {Temp:rsc.z(12)} -attr vt d
load net {Temp:rsc.z(13)} -attr vt d
load net {Temp:rsc.z(14)} -attr vt d
load net {Temp:rsc.z(15)} -attr vt d
load net {Temp:rsc.z(16)} -attr vt d
load net {Temp:rsc.z(17)} -attr vt d
load net {Temp:rsc.z(18)} -attr vt d
load net {Temp:rsc.z(19)} -attr vt d
load net {Temp:rsc.z(20)} -attr vt d
load net {Temp:rsc.z(21)} -attr vt d
load net {Temp:rsc.z(22)} -attr vt d
load net {Temp:rsc.z(23)} -attr vt d
load net {Temp:rsc.z(24)} -attr vt d
load net {Temp:rsc.z(25)} -attr vt d
load net {Temp:rsc.z(26)} -attr vt d
load net {Temp:rsc.z(27)} -attr vt d
load net {Temp:rsc.z(28)} -attr vt d
load net {Temp:rsc.z(29)} -attr vt d
load net {Temp:rsc.z(30)} -attr vt d
load net {Temp:rsc.z(31)} -attr vt d
load net {Temp:rsc.z(32)} -attr vt d
load net {Temp:rsc.z(33)} -attr vt d
load net {Temp:rsc.z(34)} -attr vt d
load net {Temp:rsc.z(35)} -attr vt d
load net {Temp:rsc.z(36)} -attr vt d
load net {Temp:rsc.z(37)} -attr vt d
load net {Temp:rsc.z(38)} -attr vt d
load net {Temp:rsc.z(39)} -attr vt d
load net {Temp:rsc.z(40)} -attr vt d
load net {Temp:rsc.z(41)} -attr vt d
load net {Temp:rsc.z(42)} -attr vt d
load net {Temp:rsc.z(43)} -attr vt d
load net {Temp:rsc.z(44)} -attr vt d
load net {Temp:rsc.z(45)} -attr vt d
load net {Temp:rsc.z(46)} -attr vt d
load net {Temp:rsc.z(47)} -attr vt d
load net {Temp:rsc.z(48)} -attr vt d
load net {Temp:rsc.z(49)} -attr vt d
load net {Temp:rsc.z(50)} -attr vt d
load net {Temp:rsc.z(51)} -attr vt d
load net {Temp:rsc.z(52)} -attr vt d
load net {Temp:rsc.z(53)} -attr vt d
load net {Temp:rsc.z(54)} -attr vt d
load net {Temp:rsc.z(55)} -attr vt d
load net {Temp:rsc.z(56)} -attr vt d
load net {Temp:rsc.z(57)} -attr vt d
load net {Temp:rsc.z(58)} -attr vt d
load net {Temp:rsc.z(59)} -attr vt d
load net {Temp:rsc.z(60)} -attr vt d
load net {Temp:rsc.z(61)} -attr vt d
load net {Temp:rsc.z(62)} -attr vt d
load net {Temp:rsc.z(63)} -attr vt d
load netBundle {Temp:rsc.z} 64 {Temp:rsc.z(0)} {Temp:rsc.z(1)} {Temp:rsc.z(2)} {Temp:rsc.z(3)} {Temp:rsc.z(4)} {Temp:rsc.z(5)} {Temp:rsc.z(6)} {Temp:rsc.z(7)} {Temp:rsc.z(8)} {Temp:rsc.z(9)} {Temp:rsc.z(10)} {Temp:rsc.z(11)} {Temp:rsc.z(12)} {Temp:rsc.z(13)} {Temp:rsc.z(14)} {Temp:rsc.z(15)} {Temp:rsc.z(16)} {Temp:rsc.z(17)} {Temp:rsc.z(18)} {Temp:rsc.z(19)} {Temp:rsc.z(20)} {Temp:rsc.z(21)} {Temp:rsc.z(22)} {Temp:rsc.z(23)} {Temp:rsc.z(24)} {Temp:rsc.z(25)} {Temp:rsc.z(26)} {Temp:rsc.z(27)} {Temp:rsc.z(28)} {Temp:rsc.z(29)} {Temp:rsc.z(30)} {Temp:rsc.z(31)} {Temp:rsc.z(32)} {Temp:rsc.z(33)} {Temp:rsc.z(34)} {Temp:rsc.z(35)} {Temp:rsc.z(36)} {Temp:rsc.z(37)} {Temp:rsc.z(38)} {Temp:rsc.z(39)} {Temp:rsc.z(40)} {Temp:rsc.z(41)} {Temp:rsc.z(42)} {Temp:rsc.z(43)} {Temp:rsc.z(44)} {Temp:rsc.z(45)} {Temp:rsc.z(46)} {Temp:rsc.z(47)} {Temp:rsc.z(48)} {Temp:rsc.z(49)} {Temp:rsc.z(50)} {Temp:rsc.z(51)} {Temp:rsc.z(52)} {Temp:rsc.z(53)} {Temp:rsc.z(54)} {Temp:rsc.z(55)} {Temp:rsc.z(56)} {Temp:rsc.z(57)} {Temp:rsc.z(58)} {Temp:rsc.z(59)} {Temp:rsc.z(60)} {Temp:rsc.z(61)} {Temp:rsc.z(62)} {Temp:rsc.z(63)} -attr xrf 8223 -attr oid 137 -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(0)} -port {Temp:rsc.z(0)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(1)} -port {Temp:rsc.z(1)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(2)} -port {Temp:rsc.z(2)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(3)} -port {Temp:rsc.z(3)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(4)} -port {Temp:rsc.z(4)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(5)} -port {Temp:rsc.z(5)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(6)} -port {Temp:rsc.z(6)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(7)} -port {Temp:rsc.z(7)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(8)} -port {Temp:rsc.z(8)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(9)} -port {Temp:rsc.z(9)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(10)} -port {Temp:rsc.z(10)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(11)} -port {Temp:rsc.z(11)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(12)} -port {Temp:rsc.z(12)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(13)} -port {Temp:rsc.z(13)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(14)} -port {Temp:rsc.z(14)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(15)} -port {Temp:rsc.z(15)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(16)} -port {Temp:rsc.z(16)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(17)} -port {Temp:rsc.z(17)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(18)} -port {Temp:rsc.z(18)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(19)} -port {Temp:rsc.z(19)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(20)} -port {Temp:rsc.z(20)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(21)} -port {Temp:rsc.z(21)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(22)} -port {Temp:rsc.z(22)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(23)} -port {Temp:rsc.z(23)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(24)} -port {Temp:rsc.z(24)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(25)} -port {Temp:rsc.z(25)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(26)} -port {Temp:rsc.z(26)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(27)} -port {Temp:rsc.z(27)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(28)} -port {Temp:rsc.z(28)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(29)} -port {Temp:rsc.z(29)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(30)} -port {Temp:rsc.z(30)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(31)} -port {Temp:rsc.z(31)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(32)} -port {Temp:rsc.z(32)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(33)} -port {Temp:rsc.z(33)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(34)} -port {Temp:rsc.z(34)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(35)} -port {Temp:rsc.z(35)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(36)} -port {Temp:rsc.z(36)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(37)} -port {Temp:rsc.z(37)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(38)} -port {Temp:rsc.z(38)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(39)} -port {Temp:rsc.z(39)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(40)} -port {Temp:rsc.z(40)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(41)} -port {Temp:rsc.z(41)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(42)} -port {Temp:rsc.z(42)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(43)} -port {Temp:rsc.z(43)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(44)} -port {Temp:rsc.z(44)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(45)} -port {Temp:rsc.z(45)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(46)} -port {Temp:rsc.z(46)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(47)} -port {Temp:rsc.z(47)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(48)} -port {Temp:rsc.z(48)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(49)} -port {Temp:rsc.z(49)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(50)} -port {Temp:rsc.z(50)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(51)} -port {Temp:rsc.z(51)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(52)} -port {Temp:rsc.z(52)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(53)} -port {Temp:rsc.z(53)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(54)} -port {Temp:rsc.z(54)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(55)} -port {Temp:rsc.z(55)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(56)} -port {Temp:rsc.z(56)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(57)} -port {Temp:rsc.z(57)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(58)} -port {Temp:rsc.z(58)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(59)} -port {Temp:rsc.z(59)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(60)} -port {Temp:rsc.z(60)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(61)} -port {Temp:rsc.z(61)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(62)} -port {Temp:rsc.z(62)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(63)} -port {Temp:rsc.z(63)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {clk} -attr xrf 8224 -attr oid 138
load net {clk} -port {clk} -attr xrf 8225 -attr oid 139
load net {rst} -attr xrf 8226 -attr oid 140
load net {rst} -port {rst} -attr xrf 8227 -attr oid 141
load inst "Adding:core:inst" "Adding:core" "orig" -attr xrf 8228 -attr oid 142 -attr vt dc -attr @path {/Adding/Adding:core:inst} -attr area 2156.922623 -attr delay 12.930672 -attr hier "/Adding/Adding:core" -pg 1 -lvl 5
load net {clk} -pin  "Adding:core:inst" {clk#1} -attr xrf 8229 -attr oid 143 -attr @path {/Adding/clk}
load net {rst} -pin  "Adding:core:inst" {rst#1} -attr xrf 8230 -attr oid 144 -attr @path {/Adding/rst}
load net {A:rsc:mgc_in_wire.d#1(0)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(1)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(2)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(3)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(4)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(5)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(6)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(7)} -pin  "Adding:core:inst" {A:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(0)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(1)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(2)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(3)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(4)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(5)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(6)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(7)} -pin  "Adding:core:inst" {B:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(0)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(1)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(2)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(3)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(4)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(5)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(6)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(7)} -pin  "Adding:core:inst" {C:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(0)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(1)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(2)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(3)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(4)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(5)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(6)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(7)} -pin  "Adding:core:inst" {D:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(0)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(1)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(2)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(3)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(4)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(5)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(6)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(7)} -pin  "Adding:core:inst" {E:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(0)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(1)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(2)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(3)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(4)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(5)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(6)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(7)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(8)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(9)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(10)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(10)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(11)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(11)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(12)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(12)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(13)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(13)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(14)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(14)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(15)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(15)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(16)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(16)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(17)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(17)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(18)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(18)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(19)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(19)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(20)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(20)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(21)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(21)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(22)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(22)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(23)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(23)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(24)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(24)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(25)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(25)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(26)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(26)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(27)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(27)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(28)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(28)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(29)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(29)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(30)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(30)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(31)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(31)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(32)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(32)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(33)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(33)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(34)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(34)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(35)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(35)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(36)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(36)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(37)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(37)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(38)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(38)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(39)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(39)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(40)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(40)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(41)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(41)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(42)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(42)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(43)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(43)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(44)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(44)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(45)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(45)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(46)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(46)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(47)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(47)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(48)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(48)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(49)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(49)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(50)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(50)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(51)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(51)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(52)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(52)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(53)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(53)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(54)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(54)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(55)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(55)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(56)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(56)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(57)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(57)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(58)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(58)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(59)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(59)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(60)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(60)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(61)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(61)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(62)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(62)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(63)} -pin  "Adding:core:inst" {Temp:rsc:mgc_out_stdreg.d(63)} -attr vt dc -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load inst "A:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,8)" "INTERFACE" -attr xrf 8231 -attr oid 145 -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire} -attr qmod "mgc_ioport.mgc_in_wire(1,8)" -pg 1 -lvl 1
load net {A:rsc:mgc_in_wire.d#1(0)} -pin  "A:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(1)} -pin  "A:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(2)} -pin  "A:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(3)} -pin  "A:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(4)} -pin  "A:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(5)} -pin  "A:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(6)} -pin  "A:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc:mgc_in_wire.d#1(7)} -pin  "A:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Adding/A:rsc:mgc_in_wire.d}
load net {A:rsc.z(0)} -pin  "A:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(1)} -pin  "A:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(2)} -pin  "A:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(3)} -pin  "A:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(4)} -pin  "A:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(5)} -pin  "A:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(6)} -pin  "A:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Adding/A:rsc.z}
load net {A:rsc.z(7)} -pin  "A:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Adding/A:rsc.z}
load inst "B:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(2,8)" "INTERFACE" -attr xrf 8232 -attr oid 146 -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire} -attr qmod "mgc_ioport.mgc_in_wire(2,8)" -pg 1 -lvl 1
load net {B:rsc:mgc_in_wire.d#1(0)} -pin  "B:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(1)} -pin  "B:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(2)} -pin  "B:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(3)} -pin  "B:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(4)} -pin  "B:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(5)} -pin  "B:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(6)} -pin  "B:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc:mgc_in_wire.d#1(7)} -pin  "B:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Adding/B:rsc:mgc_in_wire.d}
load net {B:rsc.z(0)} -pin  "B:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(1)} -pin  "B:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(2)} -pin  "B:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(3)} -pin  "B:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(4)} -pin  "B:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(5)} -pin  "B:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(6)} -pin  "B:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Adding/B:rsc.z}
load net {B:rsc.z(7)} -pin  "B:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Adding/B:rsc.z}
load inst "C:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(3,8)" "INTERFACE" -attr xrf 8233 -attr oid 147 -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire} -attr qmod "mgc_ioport.mgc_in_wire(3,8)" -pg 1 -lvl 1
load net {C:rsc:mgc_in_wire.d#1(0)} -pin  "C:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(1)} -pin  "C:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(2)} -pin  "C:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(3)} -pin  "C:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(4)} -pin  "C:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(5)} -pin  "C:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(6)} -pin  "C:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc:mgc_in_wire.d#1(7)} -pin  "C:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Adding/C:rsc:mgc_in_wire.d}
load net {C:rsc.z(0)} -pin  "C:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(1)} -pin  "C:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(2)} -pin  "C:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(3)} -pin  "C:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(4)} -pin  "C:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(5)} -pin  "C:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(6)} -pin  "C:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Adding/C:rsc.z}
load net {C:rsc.z(7)} -pin  "C:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Adding/C:rsc.z}
load inst "D:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(4,8)" "INTERFACE" -attr xrf 8234 -attr oid 148 -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire} -attr qmod "mgc_ioport.mgc_in_wire(4,8)" -pg 1 -lvl 1
load net {D:rsc:mgc_in_wire.d#1(0)} -pin  "D:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(1)} -pin  "D:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(2)} -pin  "D:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(3)} -pin  "D:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(4)} -pin  "D:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(5)} -pin  "D:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(6)} -pin  "D:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc:mgc_in_wire.d#1(7)} -pin  "D:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Adding/D:rsc:mgc_in_wire.d}
load net {D:rsc.z(0)} -pin  "D:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(1)} -pin  "D:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(2)} -pin  "D:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(3)} -pin  "D:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(4)} -pin  "D:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(5)} -pin  "D:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(6)} -pin  "D:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Adding/D:rsc.z}
load net {D:rsc.z(7)} -pin  "D:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Adding/D:rsc.z}
load inst "E:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(5,8)" "INTERFACE" -attr xrf 8235 -attr oid 149 -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire} -attr qmod "mgc_ioport.mgc_in_wire(5,8)" -pg 1 -lvl 1
load net {E:rsc:mgc_in_wire.d#1(0)} -pin  "E:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(1)} -pin  "E:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(2)} -pin  "E:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(3)} -pin  "E:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(4)} -pin  "E:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(5)} -pin  "E:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(6)} -pin  "E:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc:mgc_in_wire.d#1(7)} -pin  "E:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/Adding/E:rsc:mgc_in_wire.d}
load net {E:rsc.z(0)} -pin  "E:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(1)} -pin  "E:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(2)} -pin  "E:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(3)} -pin  "E:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(4)} -pin  "E:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(5)} -pin  "E:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(6)} -pin  "E:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/Adding/E:rsc.z}
load net {E:rsc.z(7)} -pin  "E:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/Adding/E:rsc.z}
load inst "Temp:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(6,64)" "INTERFACE" -attr xrf 8236 -attr oid 150 -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg} -attr qmod "mgc_ioport.mgc_out_stdreg(6,64)" -pg 1 -lvl 1002
load net {Temp:rsc:mgc_out_stdreg.d#1(0)} -pin  "Temp:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(1)} -pin  "Temp:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(2)} -pin  "Temp:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(3)} -pin  "Temp:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(4)} -pin  "Temp:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(5)} -pin  "Temp:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(6)} -pin  "Temp:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(7)} -pin  "Temp:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(8)} -pin  "Temp:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(9)} -pin  "Temp:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(10)} -pin  "Temp:rsc:mgc_out_stdreg" {d(10)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(11)} -pin  "Temp:rsc:mgc_out_stdreg" {d(11)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(12)} -pin  "Temp:rsc:mgc_out_stdreg" {d(12)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(13)} -pin  "Temp:rsc:mgc_out_stdreg" {d(13)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(14)} -pin  "Temp:rsc:mgc_out_stdreg" {d(14)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(15)} -pin  "Temp:rsc:mgc_out_stdreg" {d(15)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(16)} -pin  "Temp:rsc:mgc_out_stdreg" {d(16)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(17)} -pin  "Temp:rsc:mgc_out_stdreg" {d(17)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(18)} -pin  "Temp:rsc:mgc_out_stdreg" {d(18)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(19)} -pin  "Temp:rsc:mgc_out_stdreg" {d(19)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(20)} -pin  "Temp:rsc:mgc_out_stdreg" {d(20)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(21)} -pin  "Temp:rsc:mgc_out_stdreg" {d(21)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(22)} -pin  "Temp:rsc:mgc_out_stdreg" {d(22)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(23)} -pin  "Temp:rsc:mgc_out_stdreg" {d(23)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(24)} -pin  "Temp:rsc:mgc_out_stdreg" {d(24)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(25)} -pin  "Temp:rsc:mgc_out_stdreg" {d(25)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(26)} -pin  "Temp:rsc:mgc_out_stdreg" {d(26)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(27)} -pin  "Temp:rsc:mgc_out_stdreg" {d(27)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(28)} -pin  "Temp:rsc:mgc_out_stdreg" {d(28)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(29)} -pin  "Temp:rsc:mgc_out_stdreg" {d(29)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(30)} -pin  "Temp:rsc:mgc_out_stdreg" {d(30)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(31)} -pin  "Temp:rsc:mgc_out_stdreg" {d(31)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(32)} -pin  "Temp:rsc:mgc_out_stdreg" {d(32)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(33)} -pin  "Temp:rsc:mgc_out_stdreg" {d(33)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(34)} -pin  "Temp:rsc:mgc_out_stdreg" {d(34)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(35)} -pin  "Temp:rsc:mgc_out_stdreg" {d(35)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(36)} -pin  "Temp:rsc:mgc_out_stdreg" {d(36)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(37)} -pin  "Temp:rsc:mgc_out_stdreg" {d(37)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(38)} -pin  "Temp:rsc:mgc_out_stdreg" {d(38)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(39)} -pin  "Temp:rsc:mgc_out_stdreg" {d(39)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(40)} -pin  "Temp:rsc:mgc_out_stdreg" {d(40)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(41)} -pin  "Temp:rsc:mgc_out_stdreg" {d(41)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(42)} -pin  "Temp:rsc:mgc_out_stdreg" {d(42)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(43)} -pin  "Temp:rsc:mgc_out_stdreg" {d(43)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(44)} -pin  "Temp:rsc:mgc_out_stdreg" {d(44)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(45)} -pin  "Temp:rsc:mgc_out_stdreg" {d(45)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(46)} -pin  "Temp:rsc:mgc_out_stdreg" {d(46)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(47)} -pin  "Temp:rsc:mgc_out_stdreg" {d(47)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(48)} -pin  "Temp:rsc:mgc_out_stdreg" {d(48)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(49)} -pin  "Temp:rsc:mgc_out_stdreg" {d(49)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(50)} -pin  "Temp:rsc:mgc_out_stdreg" {d(50)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(51)} -pin  "Temp:rsc:mgc_out_stdreg" {d(51)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(52)} -pin  "Temp:rsc:mgc_out_stdreg" {d(52)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(53)} -pin  "Temp:rsc:mgc_out_stdreg" {d(53)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(54)} -pin  "Temp:rsc:mgc_out_stdreg" {d(54)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(55)} -pin  "Temp:rsc:mgc_out_stdreg" {d(55)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(56)} -pin  "Temp:rsc:mgc_out_stdreg" {d(56)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(57)} -pin  "Temp:rsc:mgc_out_stdreg" {d(57)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(58)} -pin  "Temp:rsc:mgc_out_stdreg" {d(58)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(59)} -pin  "Temp:rsc:mgc_out_stdreg" {d(59)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(60)} -pin  "Temp:rsc:mgc_out_stdreg" {d(60)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(61)} -pin  "Temp:rsc:mgc_out_stdreg" {d(61)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(62)} -pin  "Temp:rsc:mgc_out_stdreg" {d(62)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc:mgc_out_stdreg.d#1(63)} -pin  "Temp:rsc:mgc_out_stdreg" {d(63)} -attr vt d -attr @path {/Adding/Temp:rsc:mgc_out_stdreg.d}
load net {Temp:rsc.z(0)} -pin  "Temp:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(1)} -pin  "Temp:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(2)} -pin  "Temp:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(3)} -pin  "Temp:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(4)} -pin  "Temp:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(5)} -pin  "Temp:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(6)} -pin  "Temp:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(7)} -pin  "Temp:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(8)} -pin  "Temp:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(9)} -pin  "Temp:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(10)} -pin  "Temp:rsc:mgc_out_stdreg" {z(10)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(11)} -pin  "Temp:rsc:mgc_out_stdreg" {z(11)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(12)} -pin  "Temp:rsc:mgc_out_stdreg" {z(12)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(13)} -pin  "Temp:rsc:mgc_out_stdreg" {z(13)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(14)} -pin  "Temp:rsc:mgc_out_stdreg" {z(14)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(15)} -pin  "Temp:rsc:mgc_out_stdreg" {z(15)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(16)} -pin  "Temp:rsc:mgc_out_stdreg" {z(16)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(17)} -pin  "Temp:rsc:mgc_out_stdreg" {z(17)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(18)} -pin  "Temp:rsc:mgc_out_stdreg" {z(18)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(19)} -pin  "Temp:rsc:mgc_out_stdreg" {z(19)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(20)} -pin  "Temp:rsc:mgc_out_stdreg" {z(20)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(21)} -pin  "Temp:rsc:mgc_out_stdreg" {z(21)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(22)} -pin  "Temp:rsc:mgc_out_stdreg" {z(22)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(23)} -pin  "Temp:rsc:mgc_out_stdreg" {z(23)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(24)} -pin  "Temp:rsc:mgc_out_stdreg" {z(24)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(25)} -pin  "Temp:rsc:mgc_out_stdreg" {z(25)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(26)} -pin  "Temp:rsc:mgc_out_stdreg" {z(26)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(27)} -pin  "Temp:rsc:mgc_out_stdreg" {z(27)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(28)} -pin  "Temp:rsc:mgc_out_stdreg" {z(28)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(29)} -pin  "Temp:rsc:mgc_out_stdreg" {z(29)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(30)} -pin  "Temp:rsc:mgc_out_stdreg" {z(30)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(31)} -pin  "Temp:rsc:mgc_out_stdreg" {z(31)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(32)} -pin  "Temp:rsc:mgc_out_stdreg" {z(32)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(33)} -pin  "Temp:rsc:mgc_out_stdreg" {z(33)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(34)} -pin  "Temp:rsc:mgc_out_stdreg" {z(34)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(35)} -pin  "Temp:rsc:mgc_out_stdreg" {z(35)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(36)} -pin  "Temp:rsc:mgc_out_stdreg" {z(36)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(37)} -pin  "Temp:rsc:mgc_out_stdreg" {z(37)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(38)} -pin  "Temp:rsc:mgc_out_stdreg" {z(38)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(39)} -pin  "Temp:rsc:mgc_out_stdreg" {z(39)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(40)} -pin  "Temp:rsc:mgc_out_stdreg" {z(40)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(41)} -pin  "Temp:rsc:mgc_out_stdreg" {z(41)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(42)} -pin  "Temp:rsc:mgc_out_stdreg" {z(42)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(43)} -pin  "Temp:rsc:mgc_out_stdreg" {z(43)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(44)} -pin  "Temp:rsc:mgc_out_stdreg" {z(44)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(45)} -pin  "Temp:rsc:mgc_out_stdreg" {z(45)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(46)} -pin  "Temp:rsc:mgc_out_stdreg" {z(46)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(47)} -pin  "Temp:rsc:mgc_out_stdreg" {z(47)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(48)} -pin  "Temp:rsc:mgc_out_stdreg" {z(48)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(49)} -pin  "Temp:rsc:mgc_out_stdreg" {z(49)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(50)} -pin  "Temp:rsc:mgc_out_stdreg" {z(50)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(51)} -pin  "Temp:rsc:mgc_out_stdreg" {z(51)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(52)} -pin  "Temp:rsc:mgc_out_stdreg" {z(52)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(53)} -pin  "Temp:rsc:mgc_out_stdreg" {z(53)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(54)} -pin  "Temp:rsc:mgc_out_stdreg" {z(54)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(55)} -pin  "Temp:rsc:mgc_out_stdreg" {z(55)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(56)} -pin  "Temp:rsc:mgc_out_stdreg" {z(56)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(57)} -pin  "Temp:rsc:mgc_out_stdreg" {z(57)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(58)} -pin  "Temp:rsc:mgc_out_stdreg" {z(58)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(59)} -pin  "Temp:rsc:mgc_out_stdreg" {z(59)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(60)} -pin  "Temp:rsc:mgc_out_stdreg" {z(60)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(61)} -pin  "Temp:rsc:mgc_out_stdreg" {z(61)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(62)} -pin  "Temp:rsc:mgc_out_stdreg" {z(62)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
load net {Temp:rsc.z(63)} -pin  "Temp:rsc:mgc_out_stdreg" {z(63)} -attr vt d -attr @path {/Adding/Temp:rsc.z}
### END MODULE 

