Classic Timing Analyzer report for count30
Sun Dec 29 11:52:56 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'cin'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From     ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.101 ns                                       ; count[2] ; c[2]     ; cin        ; --       ; 0            ;
; Clock Setup: 'cin'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0] ; count[4] ; cin        ; cin      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;          ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; cin             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'cin'                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[0]  ; cin        ; cin      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[1]  ; cin        ; cin      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[2]  ; cin        ; cin      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[3]  ; cin        ; cin      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; count[4]  ; cin        ; cin      ; None                        ; None                      ; 2.844 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[0]  ; cin        ; cin      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[1]  ; cin        ; cin      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[2]  ; cin        ; cin      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[3]  ; cin        ; cin      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; count[4]  ; cin        ; cin      ; None                        ; None                      ; 2.716 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[0]  ; cin        ; cin      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[1]  ; cin        ; cin      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[2]  ; cin        ; cin      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[3]  ; cin        ; cin      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; count[4]  ; cin        ; cin      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[0]  ; cin        ; cin      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[1]  ; cin        ; cin      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[2]  ; cin        ; cin      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[3]  ; cin        ; cin      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; count[4]  ; cin        ; cin      ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[0]  ; cin        ; cin      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[1]  ; cin        ; cin      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[2]  ; cin        ; cin      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[3]  ; cin        ; cin      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; count[4]  ; cin        ; cin      ; None                        ; None                      ; 2.426 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[0]  ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[2]  ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[3]  ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.703 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[1]  ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; count[4]  ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.578 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; cnrn~reg0 ; cnrn~reg0 ; cin        ; cin      ; None                        ; None                      ; 1.112 ns                ;
+-------+------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.101 ns   ; count[2]  ; c[2] ; cin        ;
; N/A   ; None         ; 6.693 ns   ; count[4]  ; c[4] ; cin        ;
; N/A   ; None         ; 6.659 ns   ; cnrn~reg0 ; cnrn ; cin        ;
; N/A   ; None         ; 6.533 ns   ; count[0]  ; c[0] ; cin        ;
; N/A   ; None         ; 6.532 ns   ; count[3]  ; c[3] ; cin        ;
; N/A   ; None         ; 6.528 ns   ; count[1]  ; c[1] ; cin        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sun Dec 29 11:52:56 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count30 -c count30 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "cin" is an undefined clock
Info: Clock "cin" Internal fmax is restricted to 275.03 MHz between source register "count[0]" and destination register "count[0]"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N0; Fanout = 5; REG Node = 'count[0]'
            Info: 2: + IC(0.518 ns) + CELL(0.442 ns) = 0.960 ns; Loc. = LC_X2_Y1_N5; Fanout = 1; COMB Node = 'LessThan0~93'
            Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 1.256 ns; Loc. = LC_X2_Y1_N6; Fanout = 6; COMB Node = 'LessThan0~94'
            Info: 4: + IC(0.476 ns) + CELL(1.112 ns) = 2.844 ns; Loc. = LC_X2_Y1_N0; Fanout = 5; REG Node = 'count[0]'
            Info: Total cell delay = 1.668 ns ( 58.65 % )
            Info: Total interconnect delay = 1.176 ns ( 41.35 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "cin" to destination register is 2.902 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'cin'
                Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X2_Y1_N0; Fanout = 5; REG Node = 'count[0]'
                Info: Total cell delay = 2.180 ns ( 75.12 % )
                Info: Total interconnect delay = 0.722 ns ( 24.88 % )
            Info: - Longest clock path from clock "cin" to source register is 2.902 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'cin'
                Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X2_Y1_N0; Fanout = 5; REG Node = 'count[0]'
                Info: Total cell delay = 2.180 ns ( 75.12 % )
                Info: Total interconnect delay = 0.722 ns ( 24.88 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tco from clock "cin" to destination pin "c[2]" through register "count[2]" is 7.101 ns
    Info: + Longest clock path from clock "cin" to source register is 2.902 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 6; CLK Node = 'cin'
        Info: 2: + IC(0.722 ns) + CELL(0.711 ns) = 2.902 ns; Loc. = LC_X2_Y1_N2; Fanout = 5; REG Node = 'count[2]'
        Info: Total cell delay = 2.180 ns ( 75.12 % )
        Info: Total interconnect delay = 0.722 ns ( 24.88 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.975 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N2; Fanout = 5; REG Node = 'count[2]'
        Info: 2: + IC(1.851 ns) + CELL(2.124 ns) = 3.975 ns; Loc. = PIN_53; Fanout = 0; PIN Node = 'c[2]'
        Info: Total cell delay = 2.124 ns ( 53.43 % )
        Info: Total interconnect delay = 1.851 ns ( 46.57 % )
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Sun Dec 29 11:52:56 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


