
---------- Begin Simulation Statistics ----------
final_tick                                40716980000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661296                       # Number of bytes of host memory used
host_op_rate                                   368188                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    38.57                       # Real time elapsed on the host
host_tick_rate                             1055692725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14200615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040717                       # Number of seconds simulated
sim_ticks                                 40716980000                       # Number of ticks simulated
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14200615                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.071698                       # CPI: cycles per instruction
system.cpu.discardedOps                          2944                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        24447251                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.245598                       # IPC: instructions per cycle
system.cpu.numCycles                         40716980                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650219     53.87%     53.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114600      0.81%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073890     14.60%     69.28% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4361889     30.72%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14200615                       # Class of committed instruction
system.cpu.tickCycles                        16269729                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       248218                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        513237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       264210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          417                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       529349                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            417                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  576040                       # Number of BP lookups
system.cpu.branchPred.condPredicted            569224                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               928                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               570728                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  569901                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.855097                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2291                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             127                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              112                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data      5866244                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5866244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5866275                       # number of overall hits
system.cpu.dcache.overall_hits::total         5866275                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       526642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         526642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       526668                       # number of overall misses
system.cpu.dcache.overall_misses::total        526668                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55436115000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55436115000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55436115000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55436115000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392886                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.082379                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082379                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.082383                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082383                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105263.376259                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105263.376259                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105258.179726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105258.179726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           65                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       264038                       # number of writebacks
system.cpu.dcache.writebacks::total            264038                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       261947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       261947                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       261947                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       261947                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       264695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       264695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       264719                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       264719                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27205489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27205489000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27207779000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27207779000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041405                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041405                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041408                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102780.517199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102780.517199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102779.849576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102779.849576                       # average overall mshr miss latency
system.cpu.dcache.replacements                 264207                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82886.699507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82886.699507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15316000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80610.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80610.526316                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3831250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3831250                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       526439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       526439                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  55419289000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  55419289000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357689                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.120807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.120807                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105272.004924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105272.004924                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       261934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       261934                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       264505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       264505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27190173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27190173000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060698                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102796.442411                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102796.442411                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            31                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.456140                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.456140                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2290000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2290000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.421053                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 95416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 95416.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.633621                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6131034                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            264719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.160536                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.633621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997331                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13050685                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13050685                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions             4907525                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2075583                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            166801                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      1906724                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1906724                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1906724                       # number of overall hits
system.cpu.icache.overall_hits::total         1906724                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          420                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            420                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          420                       # number of overall misses
system.cpu.icache.overall_misses::total           420                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     42189000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42189000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42189000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42189000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1907144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1907144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1907144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1907144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000220                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000220                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000220                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000220                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       100450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total       100450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       100450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total       100450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          420                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          420                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41349000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41349000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41349000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        98450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        98450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        98450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        98450                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1906724                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1906724                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          420                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           420                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42189000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42189000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1907144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1907144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000220                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       100450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total       100450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          420                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41349000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41349000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        98450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        98450                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           408.017917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1907144                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               420                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4540.819048                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   408.017917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.199227                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.199227                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.203613                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3814708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3814708                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  40716980000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   14200615                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   16                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   98                       # number of demand (read+write) hits
system.l2.demand_hits::total                      114                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  16                       # number of overall hits
system.l2.overall_hits::.cpu.data                  98                       # number of overall hits
system.l2.overall_hits::total                     114                       # number of overall hits
system.l2.demand_misses::.cpu.inst                404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             264621                       # number of demand (read+write) misses
system.l2.demand_misses::total                 265025                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               404                       # number of overall misses
system.l2.overall_misses::.cpu.data            264621                       # number of overall misses
system.l2.overall_misses::total                265025                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  26411041000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26450764000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  26411041000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26450764000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              420                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           264719                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               265139                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             420                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          264719                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              265139                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.961905                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999570                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.961905                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999570                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98324.257426                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99807.048571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99804.788228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98324.257426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99807.048571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99804.788228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              248101                       # number of writebacks
system.l2.writebacks::total                    248101                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        264615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            265019                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       264615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           265019                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21118240000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21149883000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21118240000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21149883000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78324.257426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79807.418325                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79805.157366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78324.257426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79807.418325                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79805.157366                       # average overall mshr miss latency
system.l2.replacements                         248635                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       264038                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           264038                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       264038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       264038                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                35                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    35                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          264470                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              264470                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  26395533000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26395533000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        264505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            264505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99805.395697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99805.395697                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       264470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         264470                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21106133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21106133000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79805.395697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79805.395697                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            420                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.961905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.961905                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98324.257426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98324.257426                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.961905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.961905                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78324.257426                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78324.257426                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                63                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15508000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15508000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.705607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705607                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102701.986755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102701.986755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          145                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.677570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.677570                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83496.551724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83496.551724                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14040.976749                       # Cycle average of tags in use
system.l2.tags.total_refs                      529309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    265019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.997249                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        67.118466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13973.858283                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.852897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.856993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6752                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8879                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2382279                       # Number of tag accesses
system.l2.tags.data_accesses                  2382279                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    248101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    264615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695582500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15462                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15462                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              772906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             232620                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      265019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     248101                       # Number of write requests accepted
system.mem_ctrls.readBursts                    265019                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   248101                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.27                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                265019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               248101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  264853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        15462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.139051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.104797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.619769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         15460     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15462                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.043785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15143     97.94%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.02%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              274      1.77%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               42      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15462                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                16961216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15878464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    416.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    389.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   40716927000                       # Total gap between requests
system.mem_ctrls.avgGap                      79351.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     16935360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     15876416                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 635017.626552853384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 415928686.263077497482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 389921256.438959836960                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          404                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       264615                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       248101                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10905250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7553054750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 830736427250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26993.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28543.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3348380.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     16935360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      16961216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     15878464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     15878464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          404                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       264615                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         265019                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       248101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        248101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       635018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    415928686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        416563704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       635018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       635018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    389971555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       389971555                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    389971555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       635018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    415928686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       806535259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               265019                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              248069                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        16421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        16447                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16457                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        16531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        16602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        16576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        16523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        16591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        16730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        16635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        16663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        16555                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        15373                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        15501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        15559                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        15560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        15550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15538                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15497                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2594853750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1325095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7563960000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9791.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28541.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              240600                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             230747                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.79                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           93.02                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        41741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   786.699696                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   629.169532                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   344.786697                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3375      8.09%      8.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1997      4.78%     12.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2125      5.09%     17.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1948      4.67%     22.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1887      4.52%     27.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2054      4.92%     32.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1557      3.73%     35.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1927      4.62%     40.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        24871     59.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        41741                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              16961216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           15876416                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              416.563704                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              389.921256                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.30                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       147862260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        78590655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      943965120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     646006320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3213952560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   9037329480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8024937600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   22092643995                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   542.590438                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  20630853000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1359540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  18726587000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       150168480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        79816440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      948270540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     648913860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3213952560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   9080406090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7988662560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   22110190530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   543.021377                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  20535337250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1359540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  18822102750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                549                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       248101                       # Transaction distribution
system.membus.trans_dist::CleanEvict              117                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264470                       # Transaction distribution
system.membus.trans_dist::ReadExResp           264470                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           549                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       778256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 778256                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     32839680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                32839680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            265019                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  265019    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              265019                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1505641000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1395040250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       512139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             703                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           264505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          264505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           420                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          214                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          843                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       793645                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                794488                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27072                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     33840448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               33867520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          248635                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15878464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           513774                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 513323     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    451      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             513774                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40716980000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1057431000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1260000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         794163993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
