
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
Options:	-no_gui -execute set asictop torus; set datawidth 32 -files asic-par.tcl 
Date:		Fri Dec  6 11:30:32 2024
Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[11:30:32.232276] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS  fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Executing cmd 'set asictop torus; set datawidth 32' ...
Sourcing file "asic-par.tcl" ...
<CMD> set init_mmmc_file setup-timing.tcl
<CMD> set init_verilog asic-post-synth.torus.32.v
<CMD> set init_top_cell torus_D_W32
<CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=12/06 11:30:50, mem=914.7M)
#% End Load MMMC data ... (date=12/06 11:30:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=915.7M, current mem=915.7M)
rc_corner

Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file low_swing_rx.lef ...

Loading LEF file low_swing_tx.lef ...

Loading LEF file torus_xbar_1b.lef ...
**WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from setup-timing.tcl
Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
Read 816 cells in library 'tcbn65gpluswc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
Read 1 cells in library 'low_swing_rx_wc' 
Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
Read 1 cells in library 'low_swing_tx_wc' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=100.5M, fe_cpu=0.31min, fe_real=0.35min, fe_mem=1060.6M) ***
#% Begin Load netlist data ... (date=12/06 11:30:53, mem=953.7M)
*** Begin netlist parsing (mem=1060.6M) ***
Created 819 new cells from 4 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'asic-post-synth.torus.32.v'

*** Memory Usage v#1 (Current mem = 1060.586M, initial mem = 486.906M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1060.6M) ***
#% End Load netlist data ... (date=12/06 11:30:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=994.3M, current mem=994.3M)
Set top cell to torus_D_W32.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
**WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Hooked 819 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell torus_D_W32 ...
*** Netlist is unique.
** info: there are 923 modules.
** info: there are 8829 stdCell insts.
** info: there are 3039 multi-height stdCell insts (3 stdCells)

*** Memory Usage v#1 (Current mem = 1119.969M, initial mem = 486.906M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: view_functional_wcl_slow
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_fast
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: view_functional_wcl_typical
    RC-Corner Name        : rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
Read 816 cells in library 'tcbn65gplusbc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
Read 1 cells in library 'low_swing_rx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
Read 1 cells in library 'low_swing_tx_bc' 
Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 816 cells in library 'tcbn65gplustc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1 cells in library 'torus_xbar_1b_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
Read 1 cells in library 'low_swing_rx_tc' 
Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
Read 1 cells in library 'low_swing_tx_tc' 
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.7, real=0:00:27.0, peak res=1471.6M, current mem=1471.6M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.1M, current mem=1479.1M)
Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.1M, current mem=1479.1M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.1M, current mem=1479.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.4M, current mem=1479.4M)
Current (total cpu=0:00:25.8, real=0:00:27.0, peak res=1479.4M, current mem=1479.4M)
Reading timing constraints file 'constraints.sdc' ...
Current (total cpu=0:00:25.8, real=0:00:28.0, peak res=1479.4M, current mem=1479.4M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.7M, current mem=1479.7M)
Current (total cpu=0:00:25.9, real=0:00:28.0, peak res=1479.7M, current mem=1479.7M)
Total number of combinational cells: 485
Total number of sequential cells: 303
Total number of tristate cells: 12
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 19
List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
Total number of usable buffers: 10
List of unusable buffers: BUFFD20 GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 5
List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 18
List of identified unusable delay cells: BUFFD24 CKBD20 CKBD24 GBUFFD3
Total number of identified unusable delay cells: 4

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
*** Message Summary: 3323 warning(s), 30 error(s)

<CMD> floorPlan -d 1500 1500 2 2 2 2
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
6366 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
5790 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
2463 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
3039 new gnd-pin connections were made to global net 'VSS'.
<CMD> sroute -nets {VDD VSS}
#% Begin sroute (date=12/06 11:31:00, mem=1514.6M)

viaInitial starts at Fri Dec  6 11:31:00 2024
viaInitial ends at Fri Dec  6 11:31:00 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 11:31:00 2024 ***
SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2939.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 858 macros, 47 used
Read in 47 components
  47 core components: 47 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 2 special nets
Read in 94 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0  open: 1664
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 832
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2960.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 832 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       832      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=12/06 11:31:00, total cpu=0:00:00.4, real=0:00:00.0, peak res=1553.0M, current mem=1535.7M)
<CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
#% Begin addRing (date=12/06 11:31:00, mem=1535.7M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End addRing (date=12/06 11:31:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1536.3M, current mem=1536.3M)
<CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 11:31:00, mem=1536.3M)

Initialize fgc environment(mem: 1606.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1606.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 600 wires.
ViaGen created 995072 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |     248768     |        0       |
|  VIA2  |     248768     |        0       |
|  VIA3  |     248768     |        0       |
|  VIA4  |     248768     |        0       |
|   M5   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 11:31:30, total cpu=0:00:30.2, real=0:00:30.0, peak res=1728.1M, current mem=1715.2M)
<CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
#% Begin addStripe (date=12/06 11:31:30, mem=1715.2M)

Initialize fgc environment(mem: 1781.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1781.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:01.0, peak mem: 1781.9M)
Loading via instances (cpu: 0:00:01.3, real: 0:00:01.0, peak mem: 2093.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2093.9M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2093.9M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2094.9M)
Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2094.9M)
Stripe generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
**WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
addStripe created 600 wires.
ViaGen created 178802 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA5  |     178802     |        0       |
|   M6   |       600      |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=12/06 11:31:48, total cpu=0:00:17.5, real=0:00:18.0, peak res=2060.7M, current mem=1889.4M)
<CMD> createInstGroup poly0_0_sw
<CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_0_cli
<CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
<CMD> createInstGroup poly0_0_rx_ew
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[35].west_rx}
<CMD> createInstGroup poly0_0_tx_ew
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[35].east_tx}
<CMD> createInstGroup poly0_0_rx_ns
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_0_tx_ns
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_1_sw
<CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_1_cli
<CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
<CMD> createInstGroup poly0_1_rx_ew
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[35].west_rx}
<CMD> createInstGroup poly0_1_tx_ew
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[35].east_tx}
<CMD> createInstGroup poly0_1_rx_ns
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_1_tx_ns
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_2_sw
<CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_2_cli
<CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
<CMD> createInstGroup poly0_2_rx_ew
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[35].west_rx}
<CMD> createInstGroup poly0_2_tx_ew
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[35].east_tx}
<CMD> createInstGroup poly0_2_rx_ns
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_2_tx_ns
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly0_3_sw
<CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
<CMD> createInstGroup poly0_3_cli
<CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
<CMD> createInstGroup poly0_3_rx_ew
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[35].west_rx}
<CMD> createInstGroup poly0_3_tx_ew
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[35].east_tx}
<CMD> createInstGroup poly0_3_rx_ns
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
<CMD> createInstGroup poly0_3_tx_ns
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_0_sw
<CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_0_cli
<CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
<CMD> createInstGroup poly1_0_rx_ew
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[35].west_rx}
<CMD> createInstGroup poly1_0_tx_ew
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[35].east_tx}
<CMD> createInstGroup poly1_0_rx_ns
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_0_tx_ns
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_1_sw
<CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_1_cli
<CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
<CMD> createInstGroup poly1_1_rx_ew
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[35].west_rx}
<CMD> createInstGroup poly1_1_tx_ew
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[35].east_tx}
<CMD> createInstGroup poly1_1_rx_ns
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_1_tx_ns
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_2_sw
<CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_2_cli
<CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
<CMD> createInstGroup poly1_2_rx_ew
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[35].west_rx}
<CMD> createInstGroup poly1_2_tx_ew
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[35].east_tx}
<CMD> createInstGroup poly1_2_rx_ns
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_2_tx_ns
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly1_3_sw
<CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
<CMD> createInstGroup poly1_3_cli
<CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
<CMD> createInstGroup poly1_3_rx_ew
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[35].west_rx}
<CMD> createInstGroup poly1_3_tx_ew
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[35].east_tx}
<CMD> createInstGroup poly1_3_rx_ns
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
<CMD> createInstGroup poly1_3_tx_ns
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_0_sw
<CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_0_cli
<CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
<CMD> createInstGroup poly2_0_rx_ew
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[35].west_rx}
<CMD> createInstGroup poly2_0_tx_ew
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[35].east_tx}
<CMD> createInstGroup poly2_0_rx_ns
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_0_tx_ns
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_1_sw
<CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_1_cli
<CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
<CMD> createInstGroup poly2_1_rx_ew
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[35].west_rx}
<CMD> createInstGroup poly2_1_tx_ew
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[35].east_tx}
<CMD> createInstGroup poly2_1_rx_ns
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_1_tx_ns
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_2_sw
<CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_2_cli
<CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
<CMD> createInstGroup poly2_2_rx_ew
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[35].west_rx}
<CMD> createInstGroup poly2_2_tx_ew
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[35].east_tx}
<CMD> createInstGroup poly2_2_rx_ns
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_2_tx_ns
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly2_3_sw
<CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
<CMD> createInstGroup poly2_3_cli
<CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
<CMD> createInstGroup poly2_3_rx_ew
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[35].west_rx}
<CMD> createInstGroup poly2_3_tx_ew
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[35].east_tx}
<CMD> createInstGroup poly2_3_rx_ns
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
<CMD> createInstGroup poly2_3_tx_ns
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_0_sw
<CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_0_cli
<CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
<CMD> createInstGroup poly3_0_rx_ew
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[35].west_rx}
<CMD> createInstGroup poly3_0_tx_ew
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[35].east_tx}
<CMD> createInstGroup poly3_0_rx_ns
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_0_tx_ns
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_1_sw
<CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_1_cli
<CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
<CMD> createInstGroup poly3_1_rx_ew
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[35].west_rx}
<CMD> createInstGroup poly3_1_tx_ew
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[35].east_tx}
<CMD> createInstGroup poly3_1_rx_ns
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_1_tx_ns
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_2_sw
<CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_2_cli
<CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
<CMD> createInstGroup poly3_2_rx_ew
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[35].west_rx}
<CMD> createInstGroup poly3_2_tx_ew
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[35].east_tx}
<CMD> createInstGroup poly3_2_rx_ns
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_2_tx_ns
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
<CMD> createInstGroup poly3_3_sw
<CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
<CMD> createInstGroup poly3_3_cli
<CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
<CMD> createInstGroup poly3_3_rx_ew
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[0].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[1].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[2].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[3].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[4].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[5].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[6].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[7].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[8].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[9].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[10].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[11].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[12].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[13].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[14].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[15].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[16].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[17].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[18].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[19].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[20].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[21].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[22].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[23].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[24].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[25].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[26].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[27].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[28].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[29].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[30].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[31].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[32].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[33].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[34].west_rx}
<CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[35].west_rx}
<CMD> createInstGroup poly3_3_tx_ew
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[0].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[1].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[2].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[3].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[4].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[5].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[6].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[7].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[8].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[9].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[10].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[11].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[12].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[13].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[14].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[15].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[16].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[17].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[18].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[19].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[20].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[21].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[22].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[23].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[24].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[25].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[26].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[27].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[28].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[29].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[30].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[31].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[32].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[33].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[34].east_tx}
<CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[35].east_tx}
<CMD> createInstGroup poly3_3_rx_ns
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
<CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
<CMD> createInstGroup poly3_3_tx_ns
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
<CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
<CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
<CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:01:14.5/0:01:15.2 (1.0), mem = 2037.8M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 2267 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1176749 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2068.46 CPU=0:00:00.0 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2070.47)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 7235
Total number of fetched objects 7235
Total number of fetched objects 7235
End delay calculation. (MEM=2230.9 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2230.9 CPU=0:00:02.5 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Inst-group poly0_0_rx_ew has no instances; so deleting it.
Inst-group poly0_0_rx_ns has no instances; so deleting it.
Inst-group poly0_1_rx_ew has no instances; so deleting it.
Inst-group poly0_1_rx_ns has no instances; so deleting it.
Inst-group poly0_2_rx_ew has no instances; so deleting it.
Inst-group poly0_2_rx_ns has no instances; so deleting it.
Inst-group poly0_3_rx_ew has no instances; so deleting it.
Inst-group poly0_3_rx_ns has no instances; so deleting it.
Inst-group poly1_0_rx_ew has no instances; so deleting it.
Inst-group poly1_0_rx_ns has no instances; so deleting it.
Inst-group poly1_1_rx_ew has no instances; so deleting it.
Inst-group poly1_1_rx_ns has no instances; so deleting it.
Inst-group poly1_2_rx_ew has no instances; so deleting it.
Inst-group poly1_2_rx_ns has no instances; so deleting it.
Inst-group poly1_3_rx_ew has no instances; so deleting it.
Inst-group poly1_3_rx_ns has no instances; so deleting it.
Inst-group poly2_0_rx_ew has no instances; so deleting it.
Inst-group poly2_0_rx_ns has no instances; so deleting it.
Inst-group poly2_1_rx_ew has no instances; so deleting it.
Inst-group poly2_1_rx_ns has no instances; so deleting it.
Inst-group poly2_2_rx_ew has no instances; so deleting it.
Inst-group poly2_2_rx_ns has no instances; so deleting it.
Inst-group poly2_3_rx_ew has no instances; so deleting it.
Inst-group poly2_3_rx_ns has no instances; so deleting it.
Inst-group poly3_0_rx_ew has no instances; so deleting it.
Inst-group poly3_0_rx_ns has no instances; so deleting it.
Inst-group poly3_1_rx_ew has no instances; so deleting it.
Inst-group poly3_1_rx_ns has no instances; so deleting it.
Inst-group poly3_2_rx_ew has no instances; so deleting it.
Inst-group poly3_2_rx_ns has no instances; so deleting it.
Inst-group poly3_3_rx_ew has no instances; so deleting it.
Inst-group poly3_3_rx_ns has no instances; so deleting it.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#7 (mem=2215.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.7 mem=2231.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.3 mem=2231.1M) ***
No user-set net weight.
Net fanout histogram:
2		: 5012 (69.9%) nets
3		: 1690 (23.6%) nets
4     -	14	: 355 (5.0%) nets
15    -	39	: 64 (0.9%) nets
40    -	79	: 32 (0.4%) nets
80    -	159	: 17 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=6562 (0 fixed + 6562 movable) #buf cell=0 #inv cell=273 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=7171 #term=26534 #term/net=3.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 4802 single + 576 double + 1184 multi
Total standard cell length = 26.7026 (mm), area = 0.0723 (mm^2)
**Info: (IMPSP-307): Design contains fractional 3 cells.
Estimated cell power/ground rail width = 0.365 um

Average module density = 0.215.
Density for module 'poly3_3_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly3_3_tx_ew' = 0.340.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
Density for module 'poly3_3_cli' = 0.005.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly3_3_sw' = 0.057.
       = stdcell_area 4415 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_2_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly3_2_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly3_2_cli' = 0.005.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly3_2_sw' = 0.056.
       = stdcell_area 4420 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly3_1_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly3_1_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly3_1_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_1_sw' = 0.057.
       = stdcell_area 4420 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly3_0_tx_ns' = 0.385.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
Density for module 'poly3_0_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly3_0_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly3_0_sw' = 0.056.
       = stdcell_area 4416 sites (1590 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_3_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly2_3_tx_ew' = 0.340.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
Density for module 'poly2_3_cli' = 0.005.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 271640 sites (97790 um^2).
Density for module 'poly2_3_sw' = 0.057.
       = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_2_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly2_2_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly2_2_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270795 sites (97486 um^2).
Density for module 'poly2_2_sw' = 0.056.
       = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly2_1_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly2_1_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly2_1_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_1_sw' = 0.057.
       = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly2_0_tx_ns' = 0.385.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
Density for module 'poly2_0_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly2_0_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
Density for module 'poly2_0_sw' = 0.056.
       = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_3_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly1_3_tx_ew' = 0.340.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
Density for module 'poly1_3_cli' = 0.005.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
Density for module 'poly1_3_sw' = 0.057.
       = stdcell_area 4417 sites (1590 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_2_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly1_2_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly1_2_cli' = 0.005.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
Density for module 'poly1_2_sw' = 0.056.
       = stdcell_area 4422 sites (1592 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly1_1_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly1_1_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly1_1_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_1_sw' = 0.057.
       = stdcell_area 4422 sites (1592 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly1_0_tx_ns' = 0.385.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
Density for module 'poly1_0_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly1_0_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
Density for module 'poly1_0_sw' = 0.056.
       = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_3_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly0_3_tx_ew' = 0.340.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9520 sites (3427 um^2).
Density for module 'poly0_3_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 270030 sites (97211 um^2).
Density for module 'poly0_3_sw' = 0.056.
       = stdcell_area 4413 sites (1589 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_2_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly0_2_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly0_2_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 269195 sites (96910 um^2).
Density for module 'poly0_2_sw' = 0.056.
       = stdcell_area 4418 sites (1591 um^2) / alloc_area 78960 sites (28426 um^2).
Density for module 'poly0_1_tx_ns' = 0.428.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 7560 sites (2722 um^2).
Density for module 'poly0_1_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly0_1_cli' = 0.006.
       = stdcell_area 1491 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_1_sw' = 0.057.
       = stdcell_area 4418 sites (1591 um^2) / alloc_area 78120 sites (28123 um^2).
Density for module 'poly0_0_tx_ns' = 0.385.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 8400 sites (3024 um^2).
Density for module 'poly0_0_tx_ew' = 0.337.
       = stdcell_area 3235 sites (1164 um^2) / alloc_area 9605 sites (3458 um^2).
Density for module 'poly0_0_cli' = 0.006.
       = stdcell_area 1493 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
Density for module 'poly0_0_sw' = 0.056.
       = stdcell_area 4414 sites (1589 um^2) / alloc_area 78960 sites (28426 um^2).
Density for the rest of the design = 0.008.
       = stdcell_area 2878 sites (1036 um^2) / alloc_area 356320 sites (128275 um^2).
Density for the design = 0.032.
       = stdcell_area 200941 sites (72339 um^2) / alloc_area 6215880 sites (2237717 um^2).
Pin Density = 0.004269.
            = total # of pins 26534 / total area 6215880.
Identified 16 spare or floating instances, with no clusters.




=== lastAutoLevel = 11 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.184e-08 (6.70e-08 4.85e-09)
              Est.  stn bbox = 7.411e-08 (6.90e-08 5.07e-09)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2667.7M
Iteration  2: Total net bbox = 7.184e-08 (6.70e-08 4.85e-09)
              Est.  stn bbox = 7.411e-08 (6.90e-08 5.07e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2667.7M
Iteration  3: Total net bbox = 5.120e+03 (3.21e+03 1.91e+03)
              Est.  stn bbox = 5.370e+03 (3.36e+03 2.01e+03)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2702.5M
Active setup views:
    view_functional_wcl_slow
Iteration  4: Total net bbox = 4.889e+05 (2.35e+05 2.54e+05)
              Est.  stn bbox = 5.052e+05 (2.43e+05 2.62e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2724.7M
Active setup views:
    view_functional_wcl_slow
Iteration  5: Total net bbox = 6.594e+05 (2.92e+05 3.67e+05)
              Est.  stn bbox = 6.782e+05 (3.01e+05 3.77e+05)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2733.1M
Active setup views:
    view_functional_wcl_slow
Iteration  6: Total net bbox = 7.142e+05 (3.09e+05 4.05e+05)
              Est.  stn bbox = 7.338e+05 (3.18e+05 4.16e+05)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2722.3M
Iteration  7: Total net bbox = 7.372e+05 (3.25e+05 4.12e+05)
              Est.  stn bbox = 7.601e+05 (3.36e+05 4.24e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2722.3M
Iteration  8: Total net bbox = 7.485e+05 (3.36e+05 4.13e+05)
              Est.  stn bbox = 7.714e+05 (3.47e+05 4.25e+05)
              cpu = 0:00:01.4 real = 0:00:02.0 mem = 2722.3M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration  9: Total net bbox = 7.814e+05 (3.55e+05 4.26e+05)
              Est.  stn bbox = 8.041e+05 (3.66e+05 4.38e+05)
              cpu = 0:00:04.6 real = 0:00:04.0 mem = 2722.3M
Iteration 10: Total net bbox = 7.865e+05 (3.60e+05 4.27e+05)
              Est.  stn bbox = 8.088e+05 (3.71e+05 4.38e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2722.3M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 11: Total net bbox = 8.067e+05 (3.66e+05 4.41e+05)
              Est.  stn bbox = 8.368e+05 (3.81e+05 4.56e+05)
              cpu = 0:00:05.3 real = 0:00:06.0 mem = 2722.3M
Iteration 12: Total net bbox = 8.129e+05 (3.68e+05 4.45e+05)
              Est.  stn bbox = 8.416e+05 (3.83e+05 4.59e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 2722.3M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 13: Total net bbox = 8.238e+05 (3.69e+05 4.55e+05)
              Est.  stn bbox = 8.552e+05 (3.86e+05 4.70e+05)
              cpu = 0:00:06.0 real = 0:00:07.0 mem = 2722.3M
Iteration 14: Total net bbox = 8.238e+05 (3.69e+05 4.55e+05)
              Est.  stn bbox = 8.552e+05 (3.86e+05 4.70e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2722.3M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 15: Total net bbox = 8.304e+05 (3.72e+05 4.59e+05)
              Est.  stn bbox = 8.620e+05 (3.88e+05 4.74e+05)
              cpu = 0:00:05.3 real = 0:00:05.0 mem = 2726.8M
Iteration 16: Total net bbox = 8.361e+05 (3.75e+05 4.62e+05)
              Est.  stn bbox = 8.663e+05 (3.91e+05 4.76e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 2726.8M
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Active setup views:
    view_functional_wcl_slow
Iteration 17: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
              Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
              cpu = 0:00:19.6 real = 0:00:19.0 mem = 2782.6M
Iteration 18: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
              Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2782.6M
Iteration 19: Total net bbox = 8.442e+05 (3.78e+05 4.66e+05)
              Est.  stn bbox = 8.757e+05 (3.94e+05 4.81e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2782.6M
*** cost = 8.442e+05 (3.78e+05 4.66e+05) (cpu for global=0:00:52.7) real=0:00:55.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/10
Solver runtime cpu: 0:00:28.5 real: 0:00:29.4
Core Placement runtime cpu: 0:00:42.8 real: 0:00:44.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.

*** Starting refinePlace (0:02:28 mem=2782.6M) ***
Total net bbox length = 8.442e+05 (3.778e+05 4.664e+05) (ext = 1.793e+04)
Move report: Detail placement moves 6562 insts, mean move: 7.02 um, max move: 161.27 um 
	Max move on inst (ys[1].xs[1].msg_txrx[36].east_tx): (1120.77, 968.60) --> (1099.00, 1108.10)
	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2750.6MB
Summary Report:
Instances move: 6562 (out of 6562 movable)
Instances flipped: 0
Mean displacement: 7.02 um
Max displacement: 161.27 um (Instance: ys[1].xs[1].msg_txrx[36].east_tx) (1120.77, 968.596) -> (1099, 1108.1)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 8.907e+05 (3.933e+05 4.974e+05) (ext = 1.703e+04)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2750.6MB
*** Finished refinePlace (0:02:30 mem=2750.6M) ***
*** End of Placement (cpu=0:01:10, real=0:01:12, mem=2491.2M) ***
**Info: (IMPSP-307): Design contains fractional 3 cells.

default core: bins with density > 0.750 =  0.54 % ( 38 / 7056 )
Density distribution unevenness ratio = 89.439%
*** Free Virtual Timing Model ...(mem=2507.2M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.1176749 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2491.41)
Total number of fetched objects 7235
End delay calculation. (MEM=2532.9 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2532.9 CPU=0:00:00.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7170 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7170
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751254e+05um
[NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439914e+05um
[NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        12( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        30( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       241( 0.03%)   ( 0.03%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       287( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.71 seconds, mem = 2617.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26497 
[NR-eGR]  M2  (2V)        101651  41691 
[NR-eGR]  M3  (3H)        122940   4602 
[NR-eGR]  M4  (4V)         30154   2906 
[NR-eGR]  M5  (5H)          2889   2640 
[NR-eGR]  M6  (6V)         21721   2720 
[NR-eGR]  M7  (7H)        274563   1243 
[NR-eGR]  M8  (8V)        355178      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       909094  82299 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 890669um
[NR-eGR] Total length: 909094um, number of vias: 82299
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15463um, number of vias: 9093
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.39 seconds, mem = 2553.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:22, real = 0: 1:24, mem = 2524.5M **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
*** Message Summary: 4 warning(s), 0 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:01:21.6/0:01:23.6 (1.0), totSession cpu/real = 0:02:36.0/0:02:38.8 (1.0), mem = 2524.5M
<CMD> ccopt_design
#% Begin ccopt_design (date=12/06 11:33:12, mem=2118.5M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:36.1/0:02:38.8 (1.0), mem = 2524.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setExtractRCMode -engine                       preRoute
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setOptMode -preserveAllSequential              true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 3136 sinks and 0 clock gates.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/functional_wcl_slow was created. It contains 3136 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_fast was created. It contains 3136 sinks and 1 sources.
The skew group ideal_clock/functional_wcl_typical was created. It contains 3136 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2532.5M, init mem=2562.9M)
*info: Placed = 6562          
*info: Unplaced = 0           
Placement Density:3.23%(72339/2237717)
Placement Density (including fixed std cells):3.23%(72339/2237717)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2562.9M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:37.2/0:02:40.0 (1.0), mem = 2562.9M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 3136 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 3136 clock tree sinks)
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
**WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2554.93 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7170 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 7170
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751254e+05um
[NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439914e+05um
[NR-eGR] Layer group 3: route 5986 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.038322e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        12( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        30( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       241( 0.03%)   ( 0.03%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       287( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26497 
[NR-eGR]  M2  (2V)        101651  41691 
[NR-eGR]  M3  (3H)        122940   4602 
[NR-eGR]  M4  (4V)         30154   2906 
[NR-eGR]  M5  (5H)          2889   2640 
[NR-eGR]  M6  (6V)         21721   2720 
[NR-eGR]  M7  (7H)        274563   1243 
[NR-eGR]  M8  (8V)        355178      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       909094  82299 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 890669um
[NR-eGR] Total length: 909094um, number of vias: 82299
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 15463um, number of vias: 9093
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.11 sec, Real: 2.12 sec, Curr Mem: 2585.49 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.4 real=0:00:02.4)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.

  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CKBD4 CKBD2 CKBD1}
  Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
  Slew time target (leaf):    0.133ns
  Slew time target (trunk):   0.133ns
  Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.058ns
  Buffer max distance: 303.515um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
  Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
  Sources:                     pin clk
  Total number of sinks:       3136
  Delay constrained sinks:     3136
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_corner_wcl_slow:both.late:
  Skew target:                 0.058ns
Primary reporting skew groups are:
skew_group ideal_clock/functional_wcl_fast with 3136 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.2 real=0:00:07.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree ideal_clock...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
          Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree ideal_clock done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      hp wire lengths  : top=0.000um, trunk=6857.000um, leaf=5718.000um, total=12575.000um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Bottom-up phase done. (took cpu=0:00:02.5 real=0:00:02.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:02:47 mem=2670.8M) ***
Total net bbox length = 9.019e+05 (3.995e+05 5.024e+05) (ext = 1.816e+04)
Move report: Detail placement moves 717 insts, mean move: 0.65 um, max move: 8.20 um 
	Max move on inst (ys[1].xs[0].torus_switch_xy/dor_inst/U4): (333.00, 957.80) --> (339.40, 959.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2649.8MB
Summary Report:
Instances move: 717 (out of 6676 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 8.20 um (Instance: ys[1].xs[0].torus_switch_xy/dor_inst/U4) (333, 957.8) -> (339.4, 959.6)
	Length: 8 sites, height: 1 rows, site name: core, cell type: OAI32D1
Total net bbox length = 9.022e+05 (3.997e+05 5.025e+05) (ext = 1.816e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2649.8MB
*** Finished refinePlace (0:02:48 mem=2649.8M) ***
    ClockRefiner summary
    All clock instances: Moved 317, flipped 46 and cell swapped 0 (out of a total of 3250).
    The largest move was 6.8 um for ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[5].
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
    Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    -------------------------------------
    Movement (um)         Number of cells
    -------------------------------------
    [0.2,0.685714)               3
    [0.685714,1.17143)           1
    [1.17143,1.65714)            1
    [1.65714,2.14286)            0
    [2.14286,2.62857)           17
    [2.62857,3.11429)            0
    [3.11429,3.6)                1
    -------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    --------------------------------------------------------------------------------------------------------------------------------------------------------
         3.6         (329.200,720.200)      (329.200,716.600)      CTS_ccl_a_buf_00015 (a lib_cell CKBD4) at (329.200,716.600), in power domain auto-default
         2.4         (586.600,207.200)      (584.200,207.200)      CTS_ccl_buf_00103 (a lib_cell CKBD4) at (584.200,207.200), in power domain auto-default
         2.4         (988.800,209.000)      (991.200,209.000)      CTS_ccl_buf_00102 (a lib_cell CKBD4) at (991.200,209.000), in power domain auto-default
         2.4         (424.800,763.400)      (422.400,763.400)      CTS_ccl_buf_00101 (a lib_cell CKBD4) at (422.400,763.400), in power domain auto-default
         2.4         (328.400,720.200)      (326.000,720.200)      CTS_ccl_buf_00095 (a lib_cell CKBD4) at (326.000,720.200), in power domain auto-default
         2.4         (584.400,1325.000)     (582.000,1325.000)     CTS_ccl_buf_00097 (a lib_cell CKBD4) at (582.000,1325.000), in power domain auto-default
         2.4         (1007.400,1332.200)    (1005.000,1332.200)    CTS_ccl_buf_00096 (a lib_cell CKBD4) at (1005.000,1332.200), in power domain auto-default
         2.4         (424.800,763.400)      (427.200,763.400)      CTS_ccl_buf_00106 (a lib_cell CKBD4) at (427.200,763.400), in power domain auto-default
         2.4         (954.400,819.200)      (952.000,819.200)      CTS_ccl_buf_00105 (a lib_cell CKBD4) at (952.000,819.200), in power domain auto-default
         2.4         (684.000,848.000)      (681.600,848.000)      CTS_ccl_buf_00112 (a lib_cell CKBD4) at (681.600,848.000), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.764pF, leaf=1.609pF, total=2.373pF
      wire lengths     : top=0.000um, trunk=6978.417um, leaf=12129.171um, total=19107.587um
      hp wire lengths  : top=0.000um, trunk=6875.800um, leaf=5738.000um, total=12613.800um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {32 <= 0.080ns, 3 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.109ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 25 <= 0.120ns, 10 <= 0.126ns, 11 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.431, max=0.564, avg=0.524, sd=0.023], skew [0.133 vs 0.058*], 88.4% {0.497, 0.555} (wid=0.021 ws=0.014) (gid=0.546 gs=0.123)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.431, max=0.564, avg=0.524, sd=0.023], skew [0.133 vs 0.058*], 88.4% {0.497, 0.555} (wid=0.021 ws=0.014) (gid=0.546 gs=0.123)
    Legalizer API calls during this step: 2175 succeeded with high effort: 2175 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.9 real=0:00:03.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       115 (unrouted=115, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 115 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 115 nets for routing of which 115 have one or more fixed wires.
(ccopt eGR): Start to route 115 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7283 nets ( ignored 7169 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 114 clock nets ( 114 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 114
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 114 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.871280e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.023020e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.162340e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.301660e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.582820e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26724 
[NR-eGR]  M2  (2V)         97375  39865 
[NR-eGR]  M3  (3H)        124818   6194 
[NR-eGR]  M4  (4V)         36274   2909 
[NR-eGR]  M5  (5H)          2889   2643 
[NR-eGR]  M6  (6V)         21724   2722 
[NR-eGR]  M7  (7H)        274564   1243 
[NR-eGR]  M8  (8V)        355178      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       912821  82300 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 902209um
[NR-eGR] Total length: 912821um, number of vias: 82300
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19189um, number of vias: 9094
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3363 
[NR-eGR]  M2  (2V)          2689  4053 
[NR-eGR]  M3  (3H)          9984  1670 
[NR-eGR]  M4  (4V)          6512     3 
[NR-eGR]  M5  (5H)             0     3 
[NR-eGR]  M6  (6V)             3     2 
[NR-eGR]  M7  (7H)             1     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        19189  9094 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12636um
[NR-eGR] Total length: 19189um, number of vias: 9094
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19189um, number of vias: 9094
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.33 sec, Real: 2.34 sec, Curr Mem: 2681.63 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:02.5 real=0:00:02.5)
    Routing using eGR only done.
Net route status summary:
  Clock:       115 (unrouted=1, trialRouted=0, noStatus=0, routed=114, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:51.1/0:02:53.9 (1.0), mem = 2681.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 114  Num Prerouted Wires = 9153
[NR-eGR] Read 7283 nets ( ignored 114 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 7169
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751362e+05um
[NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.440148e+05um
[NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.894322e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        28( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       193( 0.03%)   ( 0.03%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       238( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.71 seconds, mem = 2776.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26724 
[NR-eGR]  M2  (2V)         93554  39531 
[NR-eGR]  M3  (3H)        117980   6723 
[NR-eGR]  M4  (4V)         38730   3374 
[NR-eGR]  M5  (5H)          5934   2889 
[NR-eGR]  M6  (6V)         22940   2962 
[NR-eGR]  M7  (7H)        278564   1241 
[NR-eGR]  M8  (8V)        355175      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       912877  83444 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 902209um
[NR-eGR] Total length: 912877um, number of vias: 83444
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.41 seconds, mem = 2669.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:53.2/0:02:56.0 (1.0), mem = 2669.7M
    Congestion Repair done. (took cpu=0:00:02.2 real=0:00:02.2)
  CCOpt: Starting congestion repair using flow wrapper done.
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.7 real=0:00:06.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=6676 and nets=15521 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2700.121M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
    cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.622pF, total=2.392pF
    wire lengths     : top=0.000um, trunk=6978.417um, leaf=12129.171um, total=19107.587um
    hp wire lengths  : top=0.000um, trunk=6875.800um, leaf=5738.000um, total=12613.800um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.133ns count=38 avg=0.062ns sd=0.025ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
    Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD4: 113 CKBD2: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
  CongRepair After Initial Clustering done. (took cpu=0:00:07.3 real=0:00:07.3)
  Stage::Clustering done. (took cpu=0:00:11.2 real=0:00:11.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
      wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
      hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
      wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
      hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566, avg=0.526, sd=0.023], skew [0.134 vs 0.058*], 88.5% {0.498, 0.557} (wid=0.021 ws=0.014) (gid=0.548 gs=0.125)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
      wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
      hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
      wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
      hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=114, i=0, icg=0, dcg=0, l=0, total=114
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=368.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=368.280um^2
      cell capacitance : b=0.207pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.207pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.771pF, leaf=1.621pF, total=2.392pF
      wire lengths     : top=0.000um, trunk=6982.016um, leaf=12127.071um, total=19109.087um
      hp wire lengths  : top=0.000um, trunk=6879.400um, leaf=5738.000um, total=12617.400um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.133ns count=38 avg=0.062ns sd=0.024ns min=0.004ns max=0.117ns {31 <= 0.080ns, 4 <= 0.106ns, 3 <= 0.120ns, 0 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD4: 113 CKBD2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.566], skew [0.134 vs 0.058*]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
      cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.809pF, leaf=1.621pF, total=2.430pF
      wire lengths     : top=0.000um, trunk=7358.317um, leaf=12127.071um, total=19485.388um
      hp wire lengths  : top=0.000um, trunk=7250.200um, leaf=5738.000um, total=12988.200um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.133ns count=35 avg=0.071ns sd=0.034ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 2 <= 0.120ns, 0 <= 0.126ns, 5 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 11 <= 0.126ns, 12 <= 0.133ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD4: 109 CKBD2: 2 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.543], skew [0.111 vs 0.058*]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.432, max=0.543], skew [0.111 vs 0.058*]
    Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
      cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.805pF, leaf=1.625pF, total=2.430pF
      wire lengths     : top=0.000um, trunk=7324.917um, leaf=12156.671um, total=19481.588um
      hp wire lengths  : top=0.000um, trunk=7220.800um, leaf=5768.600um, total=12989.400um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.133ns count=35 avg=0.071ns sd=0.034ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 2 <= 0.120ns, 1 <= 0.126ns, 4 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 13 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD4: 109 CKBD2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539, avg=0.512, sd=0.020], skew [0.104 vs 0.058*], 90.6% {0.480, 0.539} (wid=0.028 ws=0.022) (gid=0.524 gs=0.098)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539, avg=0.512, sd=0.020], skew [0.104 vs 0.058*], 90.6% {0.480, 0.539} (wid=0.028 ws=0.022) (gid=0.524 gs=0.098)
    Legalizer API calls during this step: 476 succeeded with high effort: 476 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.9 real=0:00:00.8)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.8 real=0:00:12.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=357.480um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.480um^2
      cell capacitance : b=0.201pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.201pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
      wire lengths     : top=0.000um, trunk=7281.717um, leaf=12156.671um, total=19438.388um
      hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.133ns count=35 avg=0.070ns sd=0.033ns min=0.004ns max=0.133ns {25 <= 0.080ns, 3 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.015ns min=0.070ns max=0.133ns {1 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 13 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD4: 109 CKBD2: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539], skew [0.104 vs 0.058*]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.435, max=0.539], skew [0.104 vs 0.058*]
    Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=350.280um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=350.280um^2
      cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
      wire lengths     : top=0.000um, trunk=7280.717um, leaf=12155.671um, total=19436.388um
      hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.133ns count=35 avg=0.075ns sd=0.032ns min=0.004ns max=0.133ns {23 <= 0.080ns, 5 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CKBD4: 103 CKBD2: 7 CKBD1: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
      wire lengths     : top=0.000um, trunk=7280.117um, leaf=12155.671um, total=19435.788um
      hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.133ns count=35 avg=0.076ns sd=0.031ns min=0.004ns max=0.133ns {22 <= 0.080ns, 6 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=1.625pF, total=2.425pF
      wire lengths     : top=0.000um, trunk=7280.117um, leaf=12155.671um, total=19435.788um
      hp wire lengths  : top=0.000um, trunk=7177.600um, leaf=5768.600um, total=12946.200um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.133ns count=35 avg=0.076ns sd=0.031ns min=0.004ns max=0.133ns {22 <= 0.080ns, 6 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.477, max=0.557], skew [0.079 vs 0.058*]
    Legalizer API calls during this step: 698 succeeded with high effort: 698 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.808pF, leaf=1.625pF, total=2.433pF
      wire lengths     : top=0.000um, trunk=7359.315um, leaf=12155.671um, total=19514.986um
      hp wire lengths  : top=0.000um, trunk=7254.400um, leaf=5768.600um, total=13023.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.133ns count=35 avg=0.077ns sd=0.032ns min=0.004ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.493, max=0.553, avg=0.522, sd=0.016], skew [0.060 vs 0.058*], 98.7% {0.493, 0.551} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.493, max=0.553, avg=0.522, sd=0.016], skew [0.060 vs 0.058*], 98.7% {0.493, 0.551} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Legalizer API calls during this step: 184 succeeded with high effort: 184 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Reducing Power done. (took cpu=0:00:01.2 real=0:00:01.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.004ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 113 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=111, i=0, icg=0, dcg=0, l=0, total=111
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=349.200um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=349.200um^2
          cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.808pF, leaf=1.625pF, total=2.433pF
          wire lengths     : top=0.000um, trunk=7359.315um, leaf=12155.671um, total=19514.986um
          hp wire lengths  : top=0.000um, trunk=7254.400um, leaf=5768.600um, total=13023.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.133ns count=35 avg=0.077ns sd=0.032ns min=0.004ns max=0.133ns {21 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD4: 102 CKBD2: 8 CKBD1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=113, i=0, icg=0, dcg=0, l=0, total=113
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=355.680um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=355.680um^2
          cell capacitance : b=0.198pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.198pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.816pF, leaf=1.625pF, total=2.441pF
          wire lengths     : top=0.000um, trunk=7430.315um, leaf=12155.671um, total=19585.986um
          hp wire lengths  : top=0.000um, trunk=7323.000um, leaf=5768.600um, total=13091.600um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.133ns count=37 avg=0.074ns sd=0.030ns min=0.004ns max=0.132ns {24 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 1 
        Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
          wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
          hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
          wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
          hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
    cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
    wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
    hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
    Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
          cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
          wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
          hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546], skew [0.049 vs 0.058]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.497, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.497, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
    cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
    wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
    hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
    Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
  Primary reporting skew groups before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
  Skew group summary before polishing:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
  Merging balancing drivers for power...
    Tried: 117 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546], skew [0.049 vs 0.058]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.817pF, leaf=1.625pF, total=2.441pF
      wire lengths     : top=0.000um, trunk=7432.515um, leaf=12155.671um, total=19588.186um
      hp wire lengths  : top=0.000um, trunk=7325.600um, leaf=5768.600um, total=13094.200um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.133ns count=39 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {26 <= 0.080ns, 7 <= 0.106ns, 3 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.014ns min=0.080ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 23 <= 0.120ns, 11 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.496, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.496, max=0.546, avg=0.524, sd=0.014], skew [0.049 vs 0.058], 100% {0.496, 0.546} (wid=0.029 ws=0.023) (gid=0.538 gs=0.067)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 755 succeeded with high effort: 755 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1610 succeeded with high effort: 1610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.0 real=0:00:02.0)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 648 succeeded with high effort: 648 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1610 succeeded with high effort: 1610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=358.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=358.560um^2
      cell capacitance : b=0.200pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.200pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
      wire lengths     : top=0.000um, trunk=7124.017um, leaf=12007.272um, total=19131.289um
      hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.133ns count=39 avg=0.069ns sd=0.030ns min=0.004ns max=0.129ns {24 <= 0.080ns, 12 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 1 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CKBD4: 104 CKBD2: 8 CKBD1: 3 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.488, max=0.544, avg=0.516, sd=0.015], skew [0.056 vs 0.058], 100% {0.488, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.073)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.488, max=0.544, avg=0.516, sd=0.015], skew [0.056 vs 0.058], 100% {0.488, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.073)
    Legalizer API calls during this step: 4623 succeeded with high effort: 4623 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:04.8 real=0:00:04.9)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.326pF fall=2.269pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.321pF fall=2.264pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=352.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=352.080um^2
      cell capacitance : b=0.195pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.195pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
      wire lengths     : top=0.000um, trunk=7124.605um, leaf=12007.272um, total=19131.877um
      hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.133ns count=39 avg=0.073ns sd=0.028ns min=0.004ns max=0.126ns {21 <= 0.080ns, 15 <= 0.106ns, 0 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD4: 98 CKBD2: 14 CKBD1: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.559, avg=0.539, sd=0.014], skew [0.051 vs 0.058], 100% {0.508, 0.559} (wid=0.028 ws=0.022) (gid=0.551 gs=0.069)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.559, avg=0.539, sd=0.014], skew [0.051 vs 0.058], 100% {0.508, 0.559} (wid=0.028 ws=0.022) (gid=0.551 gs=0.069)
    Legalizer API calls during this step: 241 succeeded with high effort: 241 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
      cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.607pF, total=2.385pF
      wire lengths     : top=0.000um, trunk=7124.217um, leaf=12007.272um, total=19131.489um
      hp wire lengths  : top=0.000um, trunk=7078.600um, leaf=5828.400um, total=12907.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.126ns {21 <= 0.080ns, 15 <= 0.106ns, 0 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 29 <= 0.106ns, 24 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.544, avg=0.524, sd=0.014], skew [0.051 vs 0.058], 100% {0.492, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.069)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.492, max=0.544, avg=0.524, sd=0.014], skew [0.051 vs 0.058], 100% {0.492, 0.544} (wid=0.028 ws=0.022) (gid=0.536 gs=0.069)
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=155, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=342, accepted=20
        Max accepted move=135.200um, total accepted move=525.200um, average move=26.260um
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=158, resolved=0, predictFail=20, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=352, accepted=12
        Max accepted move=40.200um, total accepted move=141.800um, average move=11.816um
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=11, computed=104, moveTooSmall=158, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=22, ignoredLeafDriver=0, worse=372, accepted=3
        Max accepted move=10.000um, total accepted move=20.600um, average move=6.867um
        Legalizer API calls during this step: 1233 succeeded with high effort: 1233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 149 succeeded with high effort: 149 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=107, computed=8, moveTooSmall=165, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 493 succeeded with high effort: 493 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=0, computed=115, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=117, accepted=3
        Max accepted move=0.600um, total accepted move=1.400um, average move=0.467um
        Move for wirelength. considered=116, filtered=116, permitted=115, cannotCompute=112, computed=3, moveTooSmall=0, resolved=0, predictFail=158, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
        cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.767pF, leaf=1.607pF, total=2.375pF
        wire lengths     : top=0.000um, trunk=7020.818um, leaf=12010.472um, total=19031.291um
        hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.133ns count=39 avg=0.072ns sd=0.029ns min=0.004ns max=0.131ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 2 <= 0.133ns}
        Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
      Legalizer API calls during this step: 2155 succeeded with high effort: 2155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.0 real=0:00:02.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 117 , Succeeded = 9 , Constraints Broken = 106 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
      cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.767pF, leaf=1.607pF, total=2.373pF
      wire lengths     : top=0.000um, trunk=7013.418um, leaf=12007.272um, total=19020.691um
      hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.133ns count=39 avg=0.072ns sd=0.029ns min=0.004ns max=0.131ns {24 <= 0.080ns, 11 <= 0.106ns, 0 <= 0.120ns, 2 <= 0.126ns, 2 <= 0.133ns}
      Leaf  : target=0.133ns count=77 avg=0.110ns sd=0.014ns min=0.081ns max=0.133ns {0 <= 0.080ns, 30 <= 0.106ns, 23 <= 0.120ns, 10 <= 0.126ns, 14 <= 0.133ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.494, max=0.546, avg=0.524, sd=0.014], skew [0.052 vs 0.058], 100% {0.494, 0.546} (wid=0.032 ws=0.026) (gid=0.538 gs=0.069)
    Legalizer API calls during this step: 2155 succeeded with high effort: 2155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.3 real=0:00:02.3)
  Total capacitance is (rise=4.695pF fall=4.638pF), of which (rise=2.373pF fall=2.373pF) is wire, and (rise=2.322pF fall=2.265pF) is gate.
  Stage::Polishing done. (took cpu=0:00:07.7 real=0:00:07.8)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 115 clock instances.
  Performing Clock Only Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:03:07 mem=2669.3M) ***
Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2669.3MB
Summary Report:
Instances move: 0 (out of 6677 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2669.3MB
*** Finished refinePlace (0:03:07 mem=2669.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3251).
  Restoring pStatusCts on 115 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.0 real=0:00:10.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       116 (unrouted=116, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 116 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 116 nets for routing of which 116 have one or more fixed wires.
(ccopt eGR): Start to route 116 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7284 nets ( ignored 7169 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 115 clock nets ( 115 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 115
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.881720e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.015280e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.135880e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.256480e+04um
[NR-eGR] Create a new net group with 9 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 9 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.501280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26726 
[NR-eGR]  M2  (2V)         93529  39543 
[NR-eGR]  M3  (3H)        118203   6726 
[NR-eGR]  M4  (4V)         38597   3371 
[NR-eGR]  M5  (5H)          5934   2886 
[NR-eGR]  M6  (6V)         22937   2960 
[NR-eGR]  M7  (7H)        278563   1241 
[NR-eGR]  M8  (8V)        355175      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       912939  83453 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 902422um
[NR-eGR] Total length: 912939um, number of vias: 83453
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19251um, number of vias: 9103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3365 
[NR-eGR]  M2  (2V)          2664  4065 
[NR-eGR]  M3  (3H)         10207  1673 
[NR-eGR]  M4  (4V)          6380     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        19251  9103 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12781um
[NR-eGR] Total length: 19251um, number of vias: 9103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19251um, number of vias: 9103
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.42 sec, Real: 2.43 sec, Curr Mem: 2710.25 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
      Routing using eGR only done.
Net route status summary:
  Clock:       116 (unrouted=1, trialRouted=0, noStatus=0, routed=115, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.6)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=6677 and nets=15522 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2710.246M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
        Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
          cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
          wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
          hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.527, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.539 gs=0.069)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.527, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.539 gs=0.069)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
            cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
            wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
            hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
            Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 45, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 49, numSkippedDueToCloseToSkewTarget = 22
          CCOpt-eGRPC Downsizing: considered: 45, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 45, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=353.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=353.160um^2
            cell capacitance : b=0.196pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.196pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
            wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
            hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=4, worst=[0.002ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.007ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
            Leaf  : target=0.133ns count=77 avg=0.112ns sd=0.014ns min=0.082ns max=0.135ns {0 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {4 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CKBD4: 99 CKBD2: 13 CKBD1: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 116, tested: 116, violation detected: 4, violation ignored (due to small violation): 2, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf               2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 1.080um^2 (0.306%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
            sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
            misc counts      : r=1, pp=0
            cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
            cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
            sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
            wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
            wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
            hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.005ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
            Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.015ns min=0.071ns max=0.135ns {1 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548], skew [0.052 vs 0.058]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
          sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
          misc counts      : r=1, pp=0
          cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
          cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
          sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.775pF, leaf=1.657pF, total=2.432pF
          wire lengths     : top=0.000um, trunk=7031.718um, leaf=12219.400um, total=19251.118um
          hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5841.200um, total=12832.200um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.005ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.133ns count=39 avg=0.073ns sd=0.029ns min=0.004ns max=0.131ns {23 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
          Leaf  : target=0.133ns count=77 avg=0.111ns sd=0.015ns min=0.071ns max=0.135ns {1 <= 0.080ns, 29 <= 0.106ns, 22 <= 0.120ns, 11 <= 0.126ns, 11 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.526, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.537 gs=0.067)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.497, max=0.548, avg=0.526, sd=0.014], skew [0.052 vs 0.058], 100% {0.497, 0.548} (wid=0.032 ws=0.026) (gid=0.537 gs=0.067)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 115 clock instances.
  Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:03:11 mem=2710.4M) ***
Total net bbox length = 9.024e+05 (3.999e+05 5.025e+05) (ext = 1.823e+04)
Move report: Detail placement moves 669 insts, mean move: 0.69 um, max move: 14.40 um 
	Max move on inst (ys[2].xs[2].msg_txrx[8].east_tx): (1303.62, 1324.10) --> (1310.82, 1316.89)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2694.4MB
Summary Report:
Instances move: 669 (out of 6677 movable)
Instances flipped: 0
Mean displacement: 0.69 um
Max displacement: 14.40 um (Instance: ys[2].xs[2].msg_txrx[8].east_tx) (1303.62, 1324.1) -> (1310.82, 1316.89)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Total net bbox length = 9.027e+05 (4.002e+05 5.026e+05) (ext = 1.823e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.4MB
*** Finished refinePlace (0:03:12 mem=2694.4M) ***
  ClockRefiner summary
  All clock instances: Moved 257, flipped 26 and cell swapped 0 (out of a total of 3251).
  The largest move was 11 um for ys[3].xs[3].torus_switch_xy/w_in_data_reg_reg[25].
  Restoring pStatusCts on 115 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.7 real=0:00:04.7)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       116 (unrouted=0, trialRouted=0, noStatus=0, routed=116, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 116 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 116 nets for routing of which 116 have one or more fixed wires.
(ccopt eGR): Start to route 116 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2209622 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2209622
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 7284 nets ( ignored 7169 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 115 clock nets ( 115 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 115
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 115 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.884420e+04um
[NR-eGR] Create a new net group with 11 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 11 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.028420e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.160180e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 10 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.292120e+04um
[NR-eGR] Create a new net group with 10 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 10 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.559600e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0  26726 
[NR-eGR]  M2  (2V)         93561  39526 
[NR-eGR]  M3  (3H)        118206   6724 
[NR-eGR]  M4  (4V)         38586   3371 
[NR-eGR]  M5  (5H)          5934   2886 
[NR-eGR]  M6  (6V)         22937   2960 
[NR-eGR]  M7  (7H)        278563   1241 
[NR-eGR]  M8  (8V)        355175      0 
[NR-eGR]  M9  (9H)             0      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       912961  83434 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 902734um
[NR-eGR] Total length: 912961um, number of vias: 83434
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19274um, number of vias: 9084
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0  3365 
[NR-eGR]  M2  (2V)          2696  4048 
[NR-eGR]  M3  (3H)         10209  1671 
[NR-eGR]  M4  (4V)          6368     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  M7  (7H)             0     0 
[NR-eGR]  M8  (8V)             0     0 
[NR-eGR]  M9  (9H)             0     0 
[NR-eGR]  AP  (10V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total        19274  9084 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 12790um
[NR-eGR] Total length: 19274um, number of vias: 9084
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 19274um, number of vias: 9084
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.39 sec, Real: 2.40 sec, Curr Mem: 2703.31 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.5 real=0:00:02.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 116 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=12/06 11:33:50, mem=2320.3M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 11:33:50 2024
#
#num needed restored net=0
#need_extraction net=0 (total=15522)
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 116
#Total wire length = 19274 um.
#Total half perimeter of net bounding box = 12883 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 2696 um.
#Total wire length on LAYER M3 = 10209 um.
#Total wire length on LAYER M4 = 6368 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 9084
#Up-Via Summary (total 9084):
#           
#-----------------------
# M1               3365
# M2               4048
# M3               1671
#-----------------------
#                  9084 
#
#Start routing data preparation on Fri Dec  6 11:33:51 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 15520 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2329.91 (MB), peak = 2484.28 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2334.34 (MB), peak = 2484.28 (MB)
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          2            5020 ( 32.3%)
#          3            1700 ( 11.0%)
#          4             263 (  1.7%)
#          5              32 (  0.2%)
#          6              31 (  0.2%)
#          7              32 (  0.2%)
#          9              16 (  0.1%)
#  20  -  29               3 (  0.0%)
#  30  -  39              92 (  0.6%)
#  40  -  49              53 (  0.3%)
#  50  -  59               9 (  0.1%)
#  70  -  79              16 (  0.1%)
#  100 - 199              17 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 15522 nets, 7284 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed          115 ( 1.6%)
#  Clock                        115
#  Extra space                  115
#  Prefer layer range          7284
#
#Nets in 4 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#              -----             9 M9*       5985 ( 82.2%)
#               3 M3             4 M4         115 (  1.6%)
#               7 M7             7 M7         592 (  8.1%)
#               8 M8             8 M8         592 (  8.1%)
#
#115 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -11.46 (MB)
#Total memory = 2326.11 (MB)
#Peak memory = 2484.28 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.4 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 116
#Total wire length = 19340 um.
#Total half perimeter of net bounding box = 12884 um.
#Total wire length on LAYER M1 = 14 um.
#Total wire length on LAYER M2 = 3016 um.
#Total wire length on LAYER M3 = 10147 um.
#Total wire length on LAYER M4 = 6164 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8388
#Up-Via Summary (total 8388):
#           
#-----------------------
# M1               3362
# M2               3676
# M3               1350
#-----------------------
#                  8388 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 2.84 (MB)
#Total memory = 2324.28 (MB)
#Peak memory = 2484.28 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 1 violations
#    elapsed time = 00:00:01, memory = 2345.18 (MB)
#    completing 20% with 1 violations
#    elapsed time = 00:00:03, memory = 2345.00 (MB)
#    completing 30% with 1 violations
#    elapsed time = 00:00:04, memory = 2345.00 (MB)
#    completing 40% with 1 violations
#    elapsed time = 00:00:05, memory = 2345.11 (MB)
#    completing 50% with 1 violations
#    elapsed time = 00:00:07, memory = 2345.68 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:08, memory = 2345.18 (MB)
#    completing 70% with 1 violations
#    elapsed time = 00:00:10, memory = 2344.74 (MB)
#    completing 80% with 1 violations
#    elapsed time = 00:00:11, memory = 2345.71 (MB)
#    completing 90% with 2 violations
#    elapsed time = 00:00:12, memory = 2345.06 (MB)
#    completing 100% with 2 violations
#    elapsed time = 00:00:14, memory = 2345.71 (MB)
#   number of violations = 2
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	M4            1        1
#	Totals        2        2
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2327.29 (MB), peak = 2484.28 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2328.50 (MB), peak = 2484.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 116
#Total wire length = 20206 um.
#Total half perimeter of net bounding box = 12884 um.
#Total wire length on LAYER M1 = 25 um.
#Total wire length on LAYER M2 = 1285 um.
#Total wire length on LAYER M3 = 11520 um.
#Total wire length on LAYER M4 = 7376 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8669
#Total number of multi-cut vias = 100 (  1.2%)
#Total number of single cut vias = 8569 ( 98.8%)
#Up-Via Summary (total 8669):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3254 ( 97.0%)       100 (  3.0%)       3354
# M2              3069 (100.0%)         0 (  0.0%)       3069
# M3              2246 (100.0%)         0 (  0.0%)       2246
#-----------------------------------------------------------
#                 8569 ( 98.8%)       100 (  1.2%)       8669 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 4.22 (MB)
#Total memory = 2328.50 (MB)
#Peak memory = 2484.28 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 4.22 (MB)
#Total memory = 2328.50 (MB)
#Peak memory = 2484.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 10.14 (MB)
#Total memory = 2330.64 (MB)
#Peak memory = 2484.28 (MB)
#Number of warnings = 0
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 11:34:12 2024
#
% End globalDetailRoute (date=12/06 11:34:12, total cpu=0:00:21.7, real=0:00:22.0, peak res=2345.6M, current mem=2330.3M)
        NanoRoute done. (took cpu=0:00:21.8 real=0:00:21.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 115 net(s)
Set FIXED placed status on 115 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2651.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 115  Num Prerouted Wires = 8434
[NR-eGR] Read 7284 nets ( ignored 115 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 7169
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.751542e+05um
[NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.440184e+05um
[NR-eGR] Layer group 3: route 5985 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.897670e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         4( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        14( 0.00%)   ( 0.00%) 
[NR-eGR]      M6 ( 6)        29( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       239( 0.03%)   ( 0.03%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       290( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)            25  26715 
[NR-eGR]  M2  (2V)         93347  38474 
[NR-eGR]  M3  (3H)        118681   7300 
[NR-eGR]  M4  (4V)         37778   3518 
[NR-eGR]  M5  (5H)          5853   2914 
[NR-eGR]  M6  (6V)         23582   2990 
[NR-eGR]  M7  (7H)        279732   1252 
[NR-eGR]  M8  (8V)        355225      2 
[NR-eGR]  M9  (9H)            86      0 
[NR-eGR]  AP  (10V)            0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total       914309  83165 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 902734um
[NR-eGR] Total length: 914309um, number of vias: 83165
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.11 sec, Real: 2.11 sec, Curr Mem: 2691.39 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.1 real=0:00:02.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       116 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=115, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.5 real=0:00:26.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'torus_D_W32' of instances=6677 and nets=15522 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2664.391M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
    cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
    wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
    hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
    Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549, avg=0.528, sd=0.014], skew [0.051 vs 0.058], 100% {0.498, 0.549} (wid=0.031 ws=0.026) (gid=0.541 gs=0.067)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549, avg=0.528, sd=0.014], skew [0.051 vs 0.058], 100% {0.498, 0.549} (wid=0.031 ws=0.026) (gid=0.541 gs=0.067)
  CCOpt::Phase::Routing done. (took cpu=0:00:27.1 real=0:00:27.1)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**Info: (IMPSP-307): Design contains fractional 3 cells.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 116, tested: 116, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
        cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
        wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
        hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
        Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
      Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 116, tested: 116, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=115, i=0, icg=0, dcg=0, l=0, total=115
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=354.240um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=354.240um^2
        cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.778pF, leaf=1.767pF, total=2.544pF
        wire lengths     : top=0.000um, trunk=7042.318um, leaf=13164.200um, total=20206.518um
        hp wire lengths  : top=0.000um, trunk=6991.000um, leaf=5851.200um, total=12842.200um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=10, worst=[0.008ns, 0.005ns, 0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.033ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.133ns count=39 avg=0.073ns sd=0.030ns min=0.004ns max=0.132ns {22 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
        Leaf  : target=0.133ns count=77 avg=0.114ns sd=0.015ns min=0.072ns max=0.141ns {1 <= 0.080ns, 24 <= 0.106ns, 23 <= 0.120ns, 8 <= 0.126ns, 11 <= 0.133ns} {9 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CKBD4: 100 CKBD2: 12 CKBD1: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.498, max=0.549], skew [0.051 vs 0.058]
      Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 5 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 2, FS: 1, MQS: 0
    CCOpt-PostConditioning: nets considered: 116, nets tested: 116, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 7, buffered: 3
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
      sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
      misc counts      : r=1, pp=0
      cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
      cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
      sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.547pF
      wire lengths     : top=0.000um, trunk=7052.918um, leaf=13153.600um, total=20206.518um
      hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5904.800um, total=12914.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
      Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
    Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
        sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
        misc counts      : r=1, pp=0
        cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
        cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
        sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.547pF
        wire lengths     : top=0.000um, trunk=7052.918um, leaf=13153.600um, total=20206.518um
        hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5904.800um, total=12914.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
        Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.552, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.552} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 120 clock instances.
    Performing Single Pass Refine Place.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:03:42 mem=2710.0M) ***
Total net bbox length = 9.028e+05 (4.002e+05 5.026e+05) (ext = 1.823e+04)
Move report: Detail placement moves 574 insts, mean move: 0.26 um, max move: 4.40 um 
	Max move on inst (ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]): (998.40, 952.40) --> (1001.00, 950.60)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2680.0MB
Summary Report:
Instances move: 574 (out of 6682 movable)
Instances flipped: 0
Mean displacement: 0.26 um
Max displacement: 4.40 um (Instance: ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30]) (998.4, 952.4) -> (1001, 950.6)
	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
Total net bbox length = 9.029e+05 (4.003e+05 5.026e+05) (ext = 1.823e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2680.0MB
*** Finished refinePlace (0:03:43 mem=2680.0M) ***
    ClockRefiner summary
    All clock instances: Moved 214, flipped 4 and cell swapped 0 (out of a total of 3256).
    The largest move was 4.4 um for ys[1].xs[1].torus_switch_xy/s_out_data_reg_reg[30].
    Restoring pStatusCts on 120 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.8)
  PostConditioning done.
Net route status summary:
  Clock:       121 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=120, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 15406 (unrouted=8237, trialRouted=7169, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=8236, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
  Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
    sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
    misc counts      : r=1, pp=0
    cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
    cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
    sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.548pF
    wire lengths     : top=0.000um, trunk=7064.338um, leaf=13165.400um, total=20229.738um
    hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5907.400um, total=12916.600um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
    Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.7 real=0:00:03.8)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    120     367.560       0.204
  Inverters                    0       0.000       0.000
  Integrated Clock Gates       0       0.000       0.000
  Discrete Clock Gates         0       0.000       0.000
  Clock Logic                  0       0.000       0.000
  All                        120     367.560       0.204
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             3136
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               3136
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7064.338
  Leaf      13165.400
  Total     20229.738
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       7009.200
  Leaf        5907.400
  Total      12916.600
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.203    0.781    0.983
  Leaf     2.128    1.767    3.895
  Total    2.330    2.548    4.878
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.126     0.001       0.000      0.001    0.001
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ----------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns         7       0.003       0.002      0.023    [0.008, 0.005, 0.003, 0.002, 0.002, 0.001, 0.001]
  ----------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.133      41       0.071       0.031      0.004    0.132    {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}                                       -
  Leaf        0.133      80       0.110       0.018      0.058    0.141    {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns}    {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------
  Name     Type      Inst     Inst Area 
                     Count    (um^2)
  --------------------------------------
  CKBD4    buffer     103      333.720
  CKBD2    buffer      13       28.080
  CKBD1    buffer       4        5.760
  --------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.473     0.553     0.080      0.058*         0.026           0.003           0.529        0.015     99.3% {0.497, 0.553}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.473     0.553     0.080      0.058*         0.026           0.003           0.529        0.015     99.3% {0.497, 0.553}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------
  Half-corner                        Skew Group                         Min/Max    Delay    Pin
  --------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.473    ys[2].xs[0].client_xy/i_vc_r_reg[1]/CP
  delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.553    ys[2].xs[0].client_xy/i_d_r_reg[4]/CP
  --------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 363 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
                                   amount     target  achieved  touch  net?   source         
                                                                net?                         
  ------------------------------------------------------------------------------------------------------------------------------------------------
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[26]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[20]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[17]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/e_out_data_reg_reg[11]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[11]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[17]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[20]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[26]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/n_in_data_reg_reg[30]/CP
  delay_corner_wcl_slow:both.late    0.008    0.133    0.141    N      N      auto computed  ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z
  ------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2733.46)
Total number of fetched objects 7355
Total number of fetched objects 7355
Total number of fetched objects 7355
End delay calculation. (MEM=2792.46 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2792.46 CPU=0:00:01.4 REAL=0:00:01.0)
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.34743
	 Executing: set_clock_latency -source -early -max -rise -0.34743 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.34743
	 Executing: set_clock_latency -source -late -max -rise -0.34743 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.326303
	 Executing: set_clock_latency -source -early -max -fall -0.326303 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_typical, Ideal Latency: 0, Propagated Latency: 0.326303
	 Executing: set_clock_latency -source -late -max -fall -0.326303 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.528539
	 Executing: set_clock_latency -source -early -max -rise -0.528539 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.528539
	 Executing: set_clock_latency -source -late -max -rise -0.528539 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.499323
	 Executing: set_clock_latency -source -early -max -fall -0.499323 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_slow, Ideal Latency: 0, Propagated Latency: 0.499323
	 Executing: set_clock_latency -source -late -max -fall -0.499323 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.248817
	 Executing: set_clock_latency -source -early -max -rise -0.248817 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.248817
	 Executing: set_clock_latency -source -late -max -rise -0.248817 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.236834
	 Executing: set_clock_latency -source -early -max -fall -0.236834 [get_pins clk]
	Clock: ideal_clock, View: view_functional_wcl_fast, Ideal Latency: 0, Propagated Latency: 0.236834
	 Executing: set_clock_latency -source -late -max -fall -0.236834 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:02.6 real=0:00:02.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
  sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
  misc counts      : r=1, pp=0
  cell areas       : b=367.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=367.560um^2
  cell capacitance : b=0.204pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.204pF
  sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.781pF, leaf=1.767pF, total=2.548pF
  wire lengths     : top=0.000um, trunk=7064.338um, leaf=13165.400um, total=20229.738um
  hp wire lengths  : top=0.000um, trunk=7009.200um, leaf=5907.400um, total=12916.600um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=7, worst=[0.008ns, 0.005ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.023ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.133ns count=41 avg=0.071ns sd=0.031ns min=0.004ns max=0.132ns {24 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 3 <= 0.133ns}
  Leaf  : target=0.133ns count=80 avg=0.110ns sd=0.018ns min=0.058ns max=0.141ns {5 <= 0.080ns, 25 <= 0.106ns, 23 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {6 <= 0.140ns, 1 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD4: 103 CKBD2: 13 CKBD1: 4 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
Skew group summary after update timingGraph:
  skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.473, max=0.553, avg=0.529, sd=0.015], skew [0.080 vs 0.058*], 99.3% {0.497, 0.553} (wid=0.031 ws=0.026) (gid=0.541 gs=0.084)
Logging CTS constraint violations...
  Clock tree ideal_clock has 7 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022 (a lib_cell CKBD4) at (621.000,1328.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[3].torus_switch_xy/CTS_ccl_a_buf_00022/Z with a slew time target of 0.133ns. Achieved a slew time of 0.141ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027 (a lib_cell CKBD4) at (1318.600,1346.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[2].xs[2].torus_switch_xy/CTS_ccl_a_buf_00027/Z with a slew time target of 0.133ns. Achieved a slew time of 0.138ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 55 slew violations below cell ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003 (a lib_cell CKBD4) at (570.200,713.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003/Z with a slew time target of 0.133ns. Achieved a slew time of 0.136ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 47 slew violations below cell CTS_ccl_a_buf_00047 (a lib_cell CKBD4) at (1318.000,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00047/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 50 slew violations below cell CTS_ccl_a_buf_00046 (a lib_cell CKBD4) at (1330.400,947.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00046/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 52 slew violations below cell ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00007 (a lib_cell CKBD4) at (1321.200,695.000), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00007/Z with a slew time target of 0.133ns. Achieved a slew time of 0.134ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 53 slew violations below cell ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00006 (a lib_cell CKBD4) at (1324.800,702.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[3].xs[2].torus_switch_xy/CTS_ccl_a_buf_00006/Z with a slew time target of 0.133ns. Achieved a slew time of 0.134ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.080ns.
Type 'man IMPCCOPT-1023' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.7 real=0:00:02.7)
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
Runtime done. (took cpu=0:01:09 real=0:01:10)
Runtime Summary
===============
Clock Runtime:  (38%) Core CTS          26.36 (Init 4.94, Construction 4.69, Implementation 9.90, eGRPC 0.87, PostConditioning 2.90, Other 3.06)
Clock Runtime:  (47%) CTS services      32.82 (RefinePlace 2.86, EarlyGlobalClock 7.14, NanoRoute 21.77, ExtractRC 1.05, TimingAnalysis 0.00)
Clock Runtime:  (14%) Other CTS          9.68 (Init 2.81, CongRepair/EGR-DP 4.31, TimingUpdate 2.56, Other 0.00)
Clock Runtime: (100%) Total             68.85

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:08.3/0:01:08.4 (1.0), totSession cpu/real = 0:03:45.6/0:03:48.4 (1.0), mem = 2776.1M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2206.0M, totSessionCpu=0:03:46 **
**WARN: (IMPOPT-576):	36 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:45.6/0:03:48.4 (1.0), mem = 2564.1M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**Info: (IMPSP-307): Design contains fractional 3 cells.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell LVLLHCD1, site bcoreExt.
	Cell LVLLHCD2, site bcoreExt.
	Cell LVLLHCD4, site bcoreExt.
	Cell LVLLHCD8, site bcoreExt.
	Cell LVLLHD1, site bcoreExt.
	Cell LVLLHD2, site bcoreExt.
	Cell LVLLHD4, site bcoreExt.
	Cell LVLLHD8, site bcoreExt.
.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2186.1M, totSessionCpu=0:03:47 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.

Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2502.6M)
AAE DB initialization (MEM=2550.79 CPU=0:00:00.0 REAL=0:00:00.0) 

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2743.56)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 7355
Total number of fetched objects 7355
Total number of fetched objects 7355
End delay calculation. (MEM=2783.51 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2783.51 CPU=0:00:03.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:03:57 mem=2775.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.989  |  0.989  |  4.667  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    917 (917)     |   -0.167   |    917 (917)     |
|   max_tran     |   2212 (7933)    |  -22.221   |   2212 (7933)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 3.249%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2335.3M, totSessionCpu=0:03:57 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:03:57.1/0:04:00.0 (1.0), mem = 2702.5M
** INFO : this run is activating low effort ccoptDesign flow
**Info: (IMPSP-307): Design contains fractional 3 cells.
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:57.8/0:04:00.6 (1.0), mem = 2702.5M
+--------+---------+--------+---------+--------+--------+------------+--------+
|  WNS   | All WNS |  TNS   | All TNS |   M8   |   M9   | Real Time  |  Mem   |
+--------+---------+--------+---------+--------+--------+------------+--------+
|   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
|   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
|   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
|   0.989|    0.989|   0.000|    0.000|       0|       0|   0:00:00.0| 2702.51|
+--------+---------+--------+---------+--------+--------+------------+--------+

Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |        592 |          0 | default  |
| M8 (z=8)  |        592 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:58.4/0:04:01.3 (1.0), mem = 2702.5M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:58.5/0:04:01.3 (1.0), mem = 2702.5M
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10

Netlist preparation processing... 
Removed 112 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:00.7/0:04:03.5 (1.0), mem = 2717.3M
*** Starting optimizing excluded clock nets MEM= 2717.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2717.3M) ***
*** Starting optimizing excluded clock nets MEM= 2717.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2717.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:00.7/0:04:03.6 (1.0), mem = 2717.3M
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:01.5/0:04:04.4 (1.0), mem = 2717.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:01.7/0:04:04.6 (1.0), mem = 2717.5M
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2528|  8802|   -22.36|  1041|  2986|    -0.18|     0|     0|     0|     0|     0.99|     0.00|       0|       0|       0|  3.24%|          |         |
|  2329|  4479|    -6.00|     1|     3|    -0.00|     0|     0|     0|     0|     4.11|     0.00|    1617|    1238|      43|  3.47%| 0:00:20.0|  2868.6M|
|  2327|  4475|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       6|       2|       0|  3.47%| 0:00:10.0|  2868.6M|
|  2327|  4475|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       0|       0|       0|  3.47%| 0:00:09.0|  2868.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1126 |          0 | default  |
| M8 (z=8)  |       1557 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2328 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   249 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  2076 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:     2 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:38.9 real=0:00:39.0 mem=2868.6M) ***

*** Starting refinePlace (0:04:42 mem=2811.6M) ***
Total net bbox length = 9.047e+05 (4.012e+05 5.035e+05) (ext = 1.823e+04)
Move report: Detail placement moves 3402 insts, mean move: 1.53 um, max move: 32.60 um 
	Max move on inst (ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst): (585.12, 713.00) --> (599.72, 731.00)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2800.6MB
Summary Report:
Instances move: 3402 (out of 9313 movable)
Instances flipped: 0
Mean displacement: 1.53 um
Max displacement: 32.60 um (Instance: ys[3].xs[3].torus_switch_xy/xbar_gen[8].xbar_inst) (585.12, 713) -> (599.72, 731)
	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
Total net bbox length = 9.100e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2800.6MB
*** Finished refinePlace (0:04:43 mem=2800.6M) ***
*** maximum move = 32.60 um ***
*** Finished re-routing un-routed nets (2797.6M) ***

*** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=2813.6M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:42.3/0:00:42.4 (1.0), totSession cpu/real = 0:04:44.0/0:04:47.0 (1.0), mem = 2730.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 2346.0M, totSessionCpu=0:04:44 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow view_functional_wcl_fast 
  Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:45.0/0:04:48.0 (1.0), mem = 2768.7M
**Info: (IMPSP-307): Design contains fractional 3 cells.
*info: 121 clock nets excluded
*info: 128 no-driver nets excluded.
*info: 120 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    3.47%|   0:00:00.0| 2787.8M|   view_functional_wcl_slow|       NA| NA                                                 |
+--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2787.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2787.8M) ***
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1126 |          0 | default  |
| M8 (z=8)  |       1557 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:04:47.5/0:04:50.5 (1.0), mem = 2728.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.

Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:48.0/0:04:50.9 (1.0), mem = 2724.7M
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2334|  4490|   -21.43|     1|     1|    -0.00|     0|     0|     0|     0|     3.56|     0.00|       0|       0|       0|  3.47%|          |         |
|  2327|  4476|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       7|       0|       0|  3.47%| 0:00:09.0|  2814.6M|
|  2327|  4476|    -5.60|     0|     0|     0.00|     0|     0|     0|     0|     4.11|     0.00|       0|       0|       0|  3.47%| 0:00:09.0|  2814.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1126 |          0 | default  |
| M8 (z=8)  |       1557 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2328 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:  2325 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:     2 net(s): Could not be fixed because buffering engine can't find a solution.


*** Finish DRV Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=2814.6M) ***

*** Starting refinePlace (0:05:09 mem=2814.6M) ***
Total net bbox length = 9.100e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
Move report: Detail placement moves 1052 insts, mean move: 0.33 um, max move: 6.60 um 
	Max move on inst (ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31): (555.20, 716.60) --> (560.00, 714.80)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2806.1MB
Summary Report:
Instances move: 1052 (out of 9320 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 6.60 um (Instance: ys[3].xs[3].torus_switch_xy/FE_OFC2614_s_msg_31) (555.2, 716.6) -> (560, 714.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
Total net bbox length = 9.101e+05 (4.049e+05 5.052e+05) (ext = 1.822e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2806.1MB
*** Finished refinePlace (0:05:10 mem=2806.1M) ***
*** maximum move = 6.60 um ***
*** Finished re-routing un-routed nets (2798.1M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2814.1M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:22.2/0:00:22.3 (1.0), totSession cpu/real = 0:05:10.2/0:05:13.2 (1.0), mem = 2731.0M
End: GigaOpt DRV Optimization


------------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=2731.0M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.106  |  4.106  |  4.993  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2155 (3537)    |   -5.459   |   2155 (4121)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 3.468%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:01:26, mem = 2345.2M, totSessionCpu=0:05:11 **

Optimization is working on the following views:
  Setup views: view_functional_wcl_slow 
  Hold  views: view_functional_wcl_slow 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:11.9/0:05:14.9 (1.0), mem = 2781.6M
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 3.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    3.47%|        -|   0.027|   0.000|   0:00:00.0| 2787.6M|
|    3.47%|        0|   0.027|   0.000|   0:00:00.0| 2787.6M|
|    3.47%|        0|   0.027|   0.000|   0:00:01.0| 2787.6M|
|    3.46%|       79|   0.027|   0.000|   0:00:00.0| 2811.2M|
|    3.43%|      321|   0.027|   0.000|   0:00:01.0| 2811.2M|
|    3.43%|        1|   0.027|   0.000|   0:00:01.0| 2811.2M|
|    3.43%|        0|   0.027|   0.000|   0:00:00.0| 2811.2M|
|    3.43%|        0|   0.027|   0.000|   0:00:00.0| 2811.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 3.43
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1126 |          0 | default  |
| M8 (z=8)  |       1557 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1614 skipped = 0, called in commitmove = 322, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
*** Starting refinePlace (0:05:16 mem=2811.2M) ***
Total net bbox length = 9.099e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2795.2MB
Summary Report:
Instances move: 0 (out of 9241 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 9.099e+05 (4.048e+05 5.051e+05) (ext = 1.822e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2795.2MB
*** Finished refinePlace (0:05:16 mem=2795.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2795.2M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2811.2M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:05:16.8/0:05:19.8 (1.0), mem = 2811.2M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2731.14M, totSessionCpu=0:05:17).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:05:17 mem=2731.1M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst
**WARN: [IO pin not placed] out_v
**WARN: [IO pin not placed] out[31]
**WARN: [IO pin not placed] out[30]
**WARN: [IO pin not placed] out[29]
**WARN: [IO pin not placed] out[28]
**WARN: [IO pin not placed] out[27]
**WARN: [IO pin not placed] out[26]
**WARN: [IO pin not placed] out[25]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Timing cost in AAE based: 1382.8824003354857268
Move report: Detail placement moves 3171 insts, mean move: 4.66 um, max move: 38.80 um 
	Max move on inst (ys[2].xs[2].msg_txrx[5].east_tx): (1303.82, 1432.10) --> (1310.22, 1399.69)
	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 2718.2MB
Summary Report:
Instances move: 3171 (out of 9241 movable)
Instances flipped: 648
Mean displacement: 4.66 um
Max displacement: 38.80 um (Instance: ys[2].xs[2].msg_txrx[5].east_tx) (1303.82, 1432.1) -> (1310.22, 1399.69)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2718.2MB
*** Finished refinePlace (0:05:20 mem=2718.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2693.4)
Total number of fetched objects 10034
End delay calculation. (MEM=2750.89 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2750.89 CPU=0:00:01.4 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 8531
[NR-eGR] Read 10000 nets ( ignored 120 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9880
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1557 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.754512e+05um
[NR-eGR] Layer group 2: route 1126 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439176e+05um
[NR-eGR] Layer group 3: route 7197 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.904780e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        60( 0.01%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        31( 0.00%)   ( 0.00%) 
[NR-eGR]      M7 ( 7)         3( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       188( 0.03%)   ( 0.03%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       285( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)    Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1  (1H)            25   31973 
[NR-eGR]  M2  (2V)         89691   43551 
[NR-eGR]  M3  (3H)        117799   10480 
[NR-eGR]  M4  (4V)         41259    6610 
[NR-eGR]  M5  (5H)          6067    5971 
[NR-eGR]  M6  (6V)         23517    5806 
[NR-eGR]  M7  (7H)        282007    3052 
[NR-eGR]  M8  (8V)        355372       2 
[NR-eGR]  M9  (9H)            86       0 
[NR-eGR]  AP  (10V)            0       0 
[NR-eGR] --------------------------------
[NR-eGR]      Total       915822  107445 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 905191um
[NR-eGR] Total length: 915822um, number of vias: 107445
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.22 sec, Real: 2.22 sec, Curr Mem: 2692.26 MB )
Extraction called for design 'torus_D_W32' of instances=9361 and nets=10148 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2661.258M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:25.0/0:05:28.1 (1.0), mem = 2696.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1126 |          0 | default  |
| M8 (z=8)  |       1557 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:05:25.2/0:05:28.3 (1.0), mem = 2696.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2694.34)
Total number of fetched objects 10034
End delay calculation. (MEM=2718.29 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2718.29 CPU=0:00:01.5 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:27.4/0:05:30.5 (1.0), mem = 2718.3M
Info: 120 nets with fixed/cover wires excluded.
Info: 121 clock nets excluded from IPO operation.
**Info: (IMPSP-307): Design contains fractional 3 cells.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1604|  2762|   -16.25|     0|     0|     0.00|     0|     0|     0|     0|     3.81|     0.00|       0|       0|       0|  3.43%|          |         |
|  1601|  2756|    -5.72|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|    1153|       2|       0|  3.50%| 0:00:06.0|  2821.9M|
|  1601|  2756|    -5.55|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|      34|       0|       0|  3.50%| 0:00:07.0|  2821.9M|
|  1601|  2756|    -5.55|     0|     0|     0.00|     0|     0|     0|     0|     4.04|     0.00|       0|       0|       0|  3.50%| 0:00:00.0|  2821.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-----------+------------+------------+----------+
|   Layer   |     DB     |    CLK     |   Rule   |
+-----------+------------+------------+----------+
| M3 (z=3)  |          0 |        121 | default  |
| M7 (z=7)  |       1128 |          0 | default  |
| M8 (z=8)  |       1559 |          0 | default  |
+-----------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1568 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the routing congestion check has rejected the solution.
*info:  1563 net(s): Could not be fixed because the gain is not enough.
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
*info:     3 net(s): Could not be fixed because buffering engine can't find a solution.

*info: Total 34 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:12.6 real=0:00:13.0 mem=2821.9M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:15.3/0:00:15.3 (1.0), totSession cpu/real = 0:05:42.7/0:05:45.8 (1.0), mem = 2738.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
**Info: (IMPSP-307): Design contains fractional 3 cells.
*** Starting refinePlace (0:05:43 mem=2738.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 87.774%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2738.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 3599 insts, mean move: 1.49 um, max move: 26.60 um 
	Max move on inst (ys[3].xs[2].msg_txrx[23].east_tx): (1303.62, 690.50) --> (1330.22, 690.50)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2716.3MB
Summary Report:
Instances move: 3599 (out of 10430 movable)
Instances flipped: 0
Mean displacement: 1.49 um
Max displacement: 26.60 um (Instance: ys[3].xs[2].msg_txrx[23].east_tx) (1303.62, 690.495) -> (1330.22, 690.495)
	Length: 36 sites, height: 3 rows, site name: core, cell type: low_swing_tx
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2716.3MB
*** Finished refinePlace (0:05:44 mem=2716.3M) ***
Register exp ratio and priority group on 0 nets on 11207 nets : 

Active setup views:
 view_functional_wcl_slow
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'torus_D_W32' of instances=10550 and nets=11337 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2721.660M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2727.69)
Total number of fetched objects 11223
End delay calculation. (MEM=2753.18 CPU=0:00:01.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2753.18 CPU=0:00:01.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:47 mem=2753.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] AP has single uniform track structure
[NR-eGR] Read 2100180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 3552
[NR-eGR] #PG Blockages       : 2100180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 8531
[NR-eGR] Read 11189 nets ( ignored 120 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 11069
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1559 net(s) in layer range [7, 8]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.754818e+05um
[NR-eGR] Layer group 2: route 1128 net(s) in layer range [6, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 6.439374e+05um
[NR-eGR] Layer group 3: route 8382 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.955288e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         5( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M5 ( 5)        59( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M6 ( 6)        35( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8 ( 8)       246( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       348( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 2848.89 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:03, real = 0:02:04, mem = 2366.8M, totSessionCpu=0:05:49 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.038  |  4.038  |  4.986  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1310 (1887)    |   -5.403   |   1310 (2462)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+


Density: 3.505%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

**optDesign ... cpu = 0:02:04, real = 0:02:07, mem = 2371.8M, totSessionCpu=0:05:50 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-1007        7  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 59 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:03:14.1/0:03:16.7 (1.0), totSession cpu/real = 0:05:50.2/0:05:55.5 (1.0), mem = 2701.6M
#% End ccopt_design (date=12/06 11:36:28, total cpu=0:03:14, real=0:03:16, peak res=2531.1M, current mem=2237.5M)
<CMD> routeDesign
#% Begin routeDesign (date=12/06 11:36:28, mem=2237.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.46 (MB), peak = 2531.14 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          13.6
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2607.6M, init mem=2638.1M)
*info: Placed = 10550          (Fixed = 120)
*info: Unplaced = 0           
Placement Density:3.50%(78431/2237717)
Placement Density (including fixed std cells):3.50%(78431/2237717)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2638.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (120) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2638.1M) ***
#Start route 121 clock and analog nets...
% Begin globalDetailRoute (date=12/06 11:36:29, mem=2268.8M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 11:36:29 2024
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1500.00000 1500.00000 ).
#WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M3 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M2 is off X minimum feature grid (0.00500).
#WARNING (NRDB-856)   around ( 663.20300 836.21500 ) of NET clk on LAYER M1 is off X minimum feature grid (0.00500).
#num needed restored net=11216
#need_extraction net=0 (total=11337)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of nets with skipped attribute = 11069 (skipped).
#Total number of routable nets = 120.
#Total number of nets in the design = 11337.
#80 routable nets do not have any wires.
#40 routable nets have routed wires.
#11069 skipped nets have only detail routed wires.
#80 nets will be global routed.
#80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Dec  6 11:36:30 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11335 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2276.32 (MB), peak = 2531.14 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2280.51 (MB), peak = 2531.14 (MB)
#
#Finished routing data preparation on Fri Dec  6 11:36:36 2024
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 10.22 (MB)
#Total memory = 2280.51 (MB)
#Peak memory = 2531.14 (MB)
#
#
#Start global routing on Fri Dec  6 11:36:36 2024
#
#
#Start global routing initialization on Fri Dec  6 11:36:36 2024
#
#Number of eco nets is 81
#
#Start global routing data preparation on Fri Dec  6 11:36:36 2024
#
#Start routing resource analysis on Fri Dec  6 11:36:36 2024
#
#Routing resource analysis is done on Fri Dec  6 11:36:37 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        4768        2731      250000     2.33%
#  M2             V        5355        2145      250000     0.32%
#  M3             H        6003        1496      250000     0.00%
#  M4             V        5409        2091      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7499           0      250000     0.00%
#  M8             V        1875           0      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  36043      27.25%     2500000    21.60%
#
#  121 nets (1.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  6 11:36:37 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2315.09 (MB), peak = 2531.14 (MB)
#
#
#Global routing initialization is done on Fri Dec  6 11:36:37 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2321.12 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2324.82 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2324.82 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2327.12 (MB), peak = 2531.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of nets with skipped attribute = 11069 (skipped).
#Total number of routable nets = 120.
#Total number of nets in the design = 11337.
#
#120 routable nets have routed wires.
#11069 skipped nets have only detail routed wires.
#80 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 80               0  
#------------------------------------------------
#        Total                 80               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                120         2687            8382  
#-------------------------------------------------------------
#        Total                120         2687            8382  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  M9            0(0.00%)   (0.00%)
#  AP            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 20441 um.
#Total half perimeter of net bounding box = 13036 um.
#Total wire length on LAYER M1 = 21 um.
#Total wire length on LAYER M2 = 1172 um.
#Total wire length on LAYER M3 = 11870 um.
#Total wire length on LAYER M4 = 7377 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8310
#Total number of multi-cut vias = 100 (  1.2%)
#Total number of single cut vias = 8210 ( 98.8%)
#Up-Via Summary (total 8310):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3062 ( 96.8%)       100 (  3.2%)       3162
# M2              2985 (100.0%)         0 (  0.0%)       2985
# M3              2163 (100.0%)         0 (  0.0%)       2163
#-----------------------------------------------------------
#                 8210 ( 98.8%)       100 (  1.2%)       8310 
#
#Total number of involved priority nets 80
#Maximum src to sink distance for priority net 113.1
#Average of max src_to_sink distance for priority net 57.6
#Average of ave src_to_sink distance for priority net 31.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 26.02 (MB)
#Total memory = 2306.53 (MB)
#Peak memory = 2531.14 (MB)
#
#Finished global routing on Fri Dec  6 11:36:38 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2274.02 (MB), peak = 2531.14 (MB)
#Start Track Assignment.
#Done with 230 horizontal wires in 16 hboxes and 19 vertical wires in 16 hboxes.
#Done with 1 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 20436 um.
#Total half perimeter of net bounding box = 13036 um.
#Total wire length on LAYER M1 = 21 um.
#Total wire length on LAYER M2 = 1172 um.
#Total wire length on LAYER M3 = 11869 um.
#Total wire length on LAYER M4 = 7374 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8310
#Total number of multi-cut vias = 100 (  1.2%)
#Total number of single cut vias = 8210 ( 98.8%)
#Up-Via Summary (total 8310):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3062 ( 96.8%)       100 (  3.2%)       3162
# M2              2985 (100.0%)         0 (  0.0%)       2985
# M3              2163 (100.0%)         0 (  0.0%)       2163
#-----------------------------------------------------------
#                 8210 ( 98.8%)       100 (  1.2%)       8310 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2267.27 (MB), peak = 2531.14 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = -2.98 (MB)
#Total memory = 2267.30 (MB)
#Peak memory = 2531.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 1 violations
#    elapsed time = 00:00:01, memory = 2291.80 (MB)
#    completing 20% with 2 violations
#    elapsed time = 00:00:03, memory = 2289.91 (MB)
#    completing 30% with 2 violations
#    elapsed time = 00:00:04, memory = 2289.91 (MB)
#    completing 40% with 2 violations
#    elapsed time = 00:00:05, memory = 2288.39 (MB)
#    completing 50% with 3 violations
#    elapsed time = 00:00:07, memory = 2290.14 (MB)
#    completing 60% with 2 violations
#    elapsed time = 00:00:08, memory = 2289.64 (MB)
#    completing 70% with 1 violations
#    elapsed time = 00:00:09, memory = 2289.79 (MB)
#    completing 80% with 1 violations
#    elapsed time = 00:00:10, memory = 2289.96 (MB)
#    completing 90% with 1 violations
#    elapsed time = 00:00:12, memory = 2289.53 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:13, memory = 2289.66 (MB)
# ECO: 7.90% of the total area was rechecked for DRC, and 3.64% required routing.
#   number of violations = 0
#7526 out of 10550 instances (71.3%) need to be verified(marked ipoed), dirty area = 2.1%.
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2266.82 (MB), peak = 2531.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 20867 um.
#Total half perimeter of net bounding box = 13036 um.
#Total wire length on LAYER M1 = 77 um.
#Total wire length on LAYER M2 = 1274 um.
#Total wire length on LAYER M3 = 12051 um.
#Total wire length on LAYER M4 = 7464 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 8738
#Total number of multi-cut vias = 104 (  1.2%)
#Total number of single cut vias = 8634 ( 98.8%)
#Up-Via Summary (total 8738):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              3143 ( 96.8%)       104 (  3.2%)       3247
# M2              3173 (100.0%)         0 (  0.0%)       3173
# M3              2318 (100.0%)         0 (  0.0%)       2318
#-----------------------------------------------------------
#                 8634 ( 98.8%)       104 (  1.2%)       8738 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = -0.48 (MB)
#Total memory = 2266.82 (MB)
#Peak memory = 2531.14 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = -0.48 (MB)
#Total memory = 2266.82 (MB)
#Peak memory = 2531.14 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:28
#Increased memory = -50.32 (MB)
#Total memory = 2218.49 (MB)
#Peak memory = 2531.14 (MB)
#Number of warnings = 26
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 11:36:57 2024
#
% End globalDetailRoute (date=12/06 11:36:57, total cpu=0:00:28.3, real=0:00:28.0, peak res=2308.6M, current mem=2218.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=12/06 11:36:57, mem=2218.6M)

globalDetailRoute

#Start globalDetailRoute on Fri Dec  6 11:36:57 2024
#
#Generating timing data, please wait...
#11207 total nets, 120 already routed, 120 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Dump tif for version 2.1
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 11223
End delay calculation. (MEM=2674.07 CPU=0:00:01.3 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2233.30 (MB), peak = 2531.14 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=11337)
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
#WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Start reading timing information from file .timing_file_1176749.tif.gz ...
#Read in timing information for 36 ports, 10550 instances from timing file .timing_file_1176749.tif.gz.
#NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 11189.
#Total number of nets in the design = 11337.
#11069 routable nets do not have any wires.
#120 routable nets have routed wires.
#11069 nets will be global routed.
#2687 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Fri Dec  6 11:37:04 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 11335 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
#Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2240.88 (MB), peak = 2531.14 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2245.07 (MB), peak = 2531.14 (MB)
#
#Finished routing data preparation on Fri Dec  6 11:37:06 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 10.00 (MB)
#Total memory = 2245.07 (MB)
#Peak memory = 2531.14 (MB)
#
#
#Start global routing on Fri Dec  6 11:37:06 2024
#
#
#Start global routing initialization on Fri Dec  6 11:37:06 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Dec  6 11:37:06 2024
#
#Start routing resource analysis on Fri Dec  6 11:37:06 2024
#
#Routing resource analysis is done on Fri Dec  6 11:37:08 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        4768        2731      250000     2.33%
#  M2             V        5350        2150      250000     0.32%
#  M3             H        5994        1505      250000     0.00%
#  M4             V        5405        2095      250000     0.00%
#  M5             H        1514        5985      250000    79.68%
#  M6             V        1514        5986      250000    79.68%
#  M7             H        7499           0      250000     0.00%
#  M8             V        1875           0      250000     0.00%
#  M9             H        1875           0      250000     0.00%
#  AP             V         230           0      250000    54.00%
#  --------------------------------------------------------------
#  Total                  36025      27.27%     2500000    21.60%
#
#  121 nets (1.07%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Dec  6 11:37:08 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.77 (MB), peak = 2531.14 (MB)
#
#
#Global routing initialization is done on Fri Dec  6 11:37:08 2024
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2285.97 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.82 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2285.39 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2285.64 (MB), peak = 2531.14 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2285.95 (MB), peak = 2531.14 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of routable nets = 11189.
#Total number of nets in the design = 11337.
#
#11189 routable nets have routed wires.
#2687 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default         2687            8382  
#------------------------------------------
#        Total         2687            8382  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                120         2687            8382  
#-------------------------------------------------------------
#        Total                120         2687            8382  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          154(0.06%)      2(0.00%)      0(0.00%)      1(0.00%)   (0.06%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5         1594(0.64%)     16(0.01%)      0(0.00%)      0(0.00%)   (0.64%)
#  M6         1243(0.50%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.50%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total   2991(0.13%)     18(0.00%)      0(0.00%)      1(0.00%)   (0.13%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.07% H + 0.06% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(H)    |          0.26 |          0.26 |   936.00   676.79   964.80   705.60 |
[hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M5(H)    |        113.44 |       5008.00 |   597.60   691.20   612.00   741.60 |
[hotspot] |   M6(V)    |        113.51 |       4987.67 |   590.39   698.39   619.20   734.39 |
[hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M6)   113.51 | (M5)  5008.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 936982 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 5033 um.
#Total wire length on LAYER M2 = 71900 um.
#Total wire length on LAYER M3 = 139542 um.
#Total wire length on LAYER M4 = 72051 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 249987 um.
#Total wire length on LAYER M8 = 374789 um.
#Total wire length on LAYER M9 = 23679 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 91570
#Total number of multi-cut vias = 104 (  0.1%)
#Total number of single cut vias = 91466 ( 99.9%)
#Up-Via Summary (total 91570):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33244 ( 99.7%)       104 (  0.3%)      33348
# M2             26045 (100.0%)         0 (  0.0%)      26045
# M3             10583 (100.0%)         0 (  0.0%)      10583
# M4              4524 (100.0%)         0 (  0.0%)       4524
# M5              4524 (100.0%)         0 (  0.0%)       4524
# M6              4524 (100.0%)         0 (  0.0%)       4524
# M7              4712 (100.0%)         0 (  0.0%)       4712
# M8              3310 (100.0%)         0 (  0.0%)       3310
#-----------------------------------------------------------
#                91466 ( 99.9%)       104 (  0.1%)      91570 
#
#Max overcon = 4 tracks.
#Total overcon = 0.13%.
#Worst layer Gcell overcon rate = 0.64%.
#
#Global routing statistics:
#Cpu time = 00:00:26
#Elapsed time = 00:00:26
#Increased memory = 22.76 (MB)
#Total memory = 2267.82 (MB)
#Peak memory = 2531.14 (MB)
#
#Finished global routing on Fri Dec  6 11:37:32 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2235.30 (MB), peak = 2531.14 (MB)
#Start Track Assignment.
#Done with 17849 horizontal wires in 16 hboxes and 18779 vertical wires in 16 hboxes.
#Done with 3056 horizontal wires in 16 hboxes and 2442 vertical wires in 16 hboxes.
#Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1          4932.44 	  0.00%  	  0.00% 	  0.00%
# M2         70424.30 	  0.07%  	  0.00% 	  0.02%
# M3        126052.01 	  0.06%  	  0.00% 	  0.01%
# M4         63980.95 	  0.01%  	  0.00% 	  0.00%
# M5             0.00 	  0.00%  	  0.00% 	  0.00%
# M6             0.00 	  0.00%  	  0.00% 	  0.00%
# M7        249640.81 	  0.00%  	  0.00% 	  0.00%
# M8        374730.67 	  0.05%  	  0.00% 	  0.00%
# M9         23946.40 	  0.01%  	  0.00% 	  0.00%
# AP             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      913707.58  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 930669 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 4996 um.
#Total wire length on LAYER M2 = 71138 um.
#Total wire length on LAYER M3 = 137402 um.
#Total wire length on LAYER M4 = 71046 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 249437 um.
#Total wire length on LAYER M8 = 373366 um.
#Total wire length on LAYER M9 = 23284 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 91570
#Total number of multi-cut vias = 104 (  0.1%)
#Total number of single cut vias = 91466 ( 99.9%)
#Up-Via Summary (total 91570):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             33244 ( 99.7%)       104 (  0.3%)      33348
# M2             26045 (100.0%)         0 (  0.0%)      26045
# M3             10583 (100.0%)         0 (  0.0%)      10583
# M4              4524 (100.0%)         0 (  0.0%)       4524
# M5              4524 (100.0%)         0 (  0.0%)       4524
# M6              4524 (100.0%)         0 (  0.0%)       4524
# M7              4712 (100.0%)         0 (  0.0%)       4712
# M8              3310 (100.0%)         0 (  0.0%)       3310
#-----------------------------------------------------------
#                91466 ( 99.9%)       104 (  0.1%)      91570 
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2281.93 (MB), peak = 2531.14 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	299       209       508       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 47.12 (MB)
#Total memory = 2282.20 (MB)
#Peak memory = 2531.14 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 23 violations
#    elapsed time = 00:00:11, memory = 2369.37 (MB)
#    completing 20% with 58 violations
#    elapsed time = 00:00:28, memory = 2372.14 (MB)
#    completing 30% with 72 violations
#    elapsed time = 00:00:36, memory = 2377.31 (MB)
#    completing 40% with 58 violations
#    elapsed time = 00:00:52, memory = 2371.96 (MB)
#    completing 50% with 62 violations
#    elapsed time = 00:01:08, memory = 2374.11 (MB)
#    completing 60% with 76 violations
#    elapsed time = 00:01:18, memory = 2382.52 (MB)
#    completing 70% with 87 violations
#    elapsed time = 00:01:34, memory = 2382.10 (MB)
#    completing 80% with 97 violations
#    elapsed time = 00:01:44, memory = 2381.20 (MB)
#    completing 90% with 85 violations
#    elapsed time = 00:01:58, memory = 2377.81 (MB)
#    completing 100% with 71 violations
#    elapsed time = 00:02:14, memory = 2379.07 (MB)
#   number of violations = 71
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
#	M1            0        0        0        0        5        0        5
#	M2           11        4       47        0        0        2       64
#	M3            0        0        0        0        0        0        0
#	M4            0        0        0        0        0        0        0
#	M5            0        0        0        0        0        0        0
#	M6            0        0        0        0        0        0        0
#	M7            0        0        0        2        0        0        2
#	Totals       11        4       47        2        5        2       71
#cpu time = 00:02:14, elapsed time = 00:02:14, memory = 2281.09 (MB), peak = 2531.14 (MB)
#start 1st optimization iteration ...
#   number of violations = 46
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            0        0        0        0        0
#	M2            6        1       36        3       46
#	Totals        6        1       36        3       46
#    number of process antenna violations = 37
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2278.20 (MB), peak = 2531.14 (MB)
#start 2nd optimization iteration ...
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2            7        1       36        1        3       48
#	Totals        7        1       36        1        3       48
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2275.39 (MB), peak = 2531.14 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2273.84 (MB), peak = 2531.14 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 934925 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14642 um.
#Total wire length on LAYER M2 = 81188 um.
#Total wire length on LAYER M3 = 127476 um.
#Total wire length on LAYER M4 = 69788 um.
#Total wire length on LAYER M5 = 449 um.
#Total wire length on LAYER M6 = 512 um.
#Total wire length on LAYER M7 = 252850 um.
#Total wire length on LAYER M8 = 368050 um.
#Total wire length on LAYER M9 = 19970 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89436
#Total number of multi-cut vias = 1962 (  2.2%)
#Total number of single cut vias = 87474 ( 97.8%)
#Up-Via Summary (total 89436):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             35084 ( 99.4%)       197 (  0.6%)      35281
# M2             24831 (100.0%)         0 (  0.0%)      24831
# M3             10270 (100.0%)         0 (  0.0%)      10270
# M4              4514 (100.0%)         0 (  0.0%)       4514
# M5              4512 (100.0%)         0 (  0.0%)       4512
# M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
# M7              3810 (100.0%)         0 (  0.0%)       3810
# M8              1688 (100.0%)         0 (  0.0%)       1688
#-----------------------------------------------------------
#                87474 ( 97.8%)      1962 (  2.2%)      89436 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:20
#Elapsed time = 00:02:20
#Increased memory = -8.36 (MB)
#Total memory = 2273.84 (MB)
#Peak memory = 2531.14 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2276.29 (MB), peak = 2531.14 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 934944 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14642 um.
#Total wire length on LAYER M2 = 81188 um.
#Total wire length on LAYER M3 = 127476 um.
#Total wire length on LAYER M4 = 69785 um.
#Total wire length on LAYER M5 = 450 um.
#Total wire length on LAYER M6 = 515 um.
#Total wire length on LAYER M7 = 252849 um.
#Total wire length on LAYER M8 = 368051 um.
#Total wire length on LAYER M9 = 19987 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89480
#Total number of multi-cut vias = 1962 (  2.2%)
#Total number of single cut vias = 87518 ( 97.8%)
#Up-Via Summary (total 89480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             35084 ( 99.4%)       197 (  0.6%)      35281
# M2             24831 (100.0%)         0 (  0.0%)      24831
# M3             10270 (100.0%)         0 (  0.0%)      10270
# M4              4520 (100.0%)         0 (  0.0%)       4520
# M5              4512 (100.0%)         0 (  0.0%)       4512
# M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
# M7              3812 (100.0%)         0 (  0.0%)       3812
# M8              1724 (100.0%)         0 (  0.0%)       1724
#-----------------------------------------------------------
#                87518 ( 97.8%)      1962 (  2.2%)      89480 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 934944 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14642 um.
#Total wire length on LAYER M2 = 81188 um.
#Total wire length on LAYER M3 = 127476 um.
#Total wire length on LAYER M4 = 69785 um.
#Total wire length on LAYER M5 = 450 um.
#Total wire length on LAYER M6 = 515 um.
#Total wire length on LAYER M7 = 252849 um.
#Total wire length on LAYER M8 = 368051 um.
#Total wire length on LAYER M9 = 19987 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89480
#Total number of multi-cut vias = 1962 (  2.2%)
#Total number of single cut vias = 87518 ( 97.8%)
#Up-Via Summary (total 89480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             35084 ( 99.4%)       197 (  0.6%)      35281
# M2             24831 (100.0%)         0 (  0.0%)      24831
# M3             10270 (100.0%)         0 (  0.0%)      10270
# M4              4520 (100.0%)         0 (  0.0%)       4520
# M5              4512 (100.0%)         0 (  0.0%)       4512
# M6              2765 ( 61.0%)      1765 ( 39.0%)       4530
# M7              3812 (100.0%)         0 (  0.0%)       3812
# M8              1724 (100.0%)         0 (  0.0%)       1724
#-----------------------------------------------------------
#                87518 ( 97.8%)      1962 (  2.2%)      89480 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#32.79% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 2276.52 (MB), peak = 2531.14 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 934944 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14642 um.
#Total wire length on LAYER M2 = 81188 um.
#Total wire length on LAYER M3 = 127476 um.
#Total wire length on LAYER M4 = 69785 um.
#Total wire length on LAYER M5 = 450 um.
#Total wire length on LAYER M6 = 515 um.
#Total wire length on LAYER M7 = 252849 um.
#Total wire length on LAYER M8 = 368051 um.
#Total wire length on LAYER M9 = 19987 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89480
#Total number of multi-cut vias = 84515 ( 94.5%)
#Total number of single cut vias = 4965 (  5.5%)
#Up-Via Summary (total 89480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
# M2                83 (  0.3%)     24748 ( 99.7%)      24831
# M3                22 (  0.2%)     10248 ( 99.8%)      10270
# M4                 0 (  0.0%)      4520 (100.0%)       4520
# M5                 0 (  0.0%)      4512 (100.0%)       4512
# M6                 0 (  0.0%)      4530 (100.0%)       4530
# M7                44 (  1.2%)      3768 ( 98.8%)       3812
# M8                15 (  0.9%)      1709 ( 99.1%)       1724
#-----------------------------------------------------------
#                 4965 (  5.5%)     84515 ( 94.5%)      89480 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 2277.71 (MB), peak = 2531.14 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Dec  6 11:40:47 2024
#
#
#Start Post Route Wire Spread.
#Done with 2857 horizontal wires in 31 hboxes and 2767 vertical wires in 31 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 938870 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14758 um.
#Total wire length on LAYER M2 = 81491 um.
#Total wire length on LAYER M3 = 128407 um.
#Total wire length on LAYER M4 = 70236 um.
#Total wire length on LAYER M5 = 450 um.
#Total wire length on LAYER M6 = 515 um.
#Total wire length on LAYER M7 = 253242 um.
#Total wire length on LAYER M8 = 369650 um.
#Total wire length on LAYER M9 = 20120 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89480
#Total number of multi-cut vias = 84515 ( 94.5%)
#Total number of single cut vias = 4965 (  5.5%)
#Up-Via Summary (total 89480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
# M2                83 (  0.3%)     24748 ( 99.7%)      24831
# M3                22 (  0.2%)     10248 ( 99.8%)      10270
# M4                 0 (  0.0%)      4520 (100.0%)       4520
# M5                 0 (  0.0%)      4512 (100.0%)       4512
# M6                 0 (  0.0%)      4530 (100.0%)       4530
# M7                44 (  1.2%)      3768 ( 98.8%)       3812
# M8                15 (  0.9%)      1709 ( 99.1%)       1724
#-----------------------------------------------------------
#                 4965 (  5.5%)     84515 ( 94.5%)      89480 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2277.24 (MB), peak = 2531.14 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 2277.24 (MB), peak = 2531.14 (MB)
#CELL_VIEW torus_D_W32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 121
#Total wire length = 938870 um.
#Total half perimeter of net bounding box = 906960 um.
#Total wire length on LAYER M1 = 14758 um.
#Total wire length on LAYER M2 = 81491 um.
#Total wire length on LAYER M3 = 128407 um.
#Total wire length on LAYER M4 = 70236 um.
#Total wire length on LAYER M5 = 450 um.
#Total wire length on LAYER M6 = 515 um.
#Total wire length on LAYER M7 = 253242 um.
#Total wire length on LAYER M8 = 369650 um.
#Total wire length on LAYER M9 = 20120 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 89480
#Total number of multi-cut vias = 84515 ( 94.5%)
#Total number of single cut vias = 4965 (  5.5%)
#Up-Via Summary (total 89480):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              4801 ( 13.6%)     30480 ( 86.4%)      35281
# M2                83 (  0.3%)     24748 ( 99.7%)      24831
# M3                22 (  0.2%)     10248 ( 99.8%)      10270
# M4                 0 (  0.0%)      4520 (100.0%)       4520
# M5                 0 (  0.0%)      4512 (100.0%)       4512
# M6                 0 (  0.0%)      4530 (100.0%)       4530
# M7                44 (  1.2%)      3768 ( 98.8%)       3812
# M8                15 (  0.9%)      1709 ( 99.1%)       1724
#-----------------------------------------------------------
#                 4965 (  5.5%)     84515 ( 94.5%)      89480 
#
#detailRoute Statistics:
#Cpu time = 00:03:39
#Elapsed time = 00:03:39
#Increased memory = -4.95 (MB)
#Total memory = 2277.24 (MB)
#Peak memory = 2531.14 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:04:21
#Elapsed time = 00:04:21
#Increased memory = 46.43 (MB)
#Total memory = 2265.02 (MB)
#Peak memory = 2531.14 (MB)
#Number of warnings = 22
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Dec  6 11:41:19 2024
#
% End globalDetailRoute (date=12/06 11:41:19, total cpu=0:04:21, real=0:04:22, peak res=2385.7M, current mem=2263.0M)
#Default setup view is reset to view_functional_wcl_slow.
#Default setup view is reset to view_functional_wcl_slow.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:04:50, elapsed time = 00:04:50, memory = 2243.06 (MB), peak = 2531.14 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-3014         12  The RC network is incomplete for net %s....
WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
*** Message Summary: 590 warning(s), 0 error(s)

#% End routeDesign (date=12/06 11:41:19, total cpu=0:04:50, real=0:04:50, peak res=2385.7M, current mem=2243.1M)
<CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-307): Design contains fractional 3 cells.
*INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
*INFO:   Added 18112 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 120 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 131 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[0].client_xy.
*INFO:   Added 66534 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 181 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
*INFO:   Added 17913 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 132 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 101 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[0].client_xy.
*INFO:   Added 66527 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 182 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 182 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
*INFO:   Added 18130 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 107 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 99 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[0].client_xy.
*INFO:   Added 66773 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 186 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 183 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
*INFO:   Added 17914 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 154 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 140 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[0].client_xy.
*INFO:   Added 66963 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 170 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 164 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
*INFO:   Added 18061 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 167 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 160 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[1].client_xy.
*INFO:   Added 67048 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 167 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
*INFO:   Added 17926 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 90 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 90 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[1].client_xy.
*INFO:   Added 67044 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 150 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 177 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
*INFO:   Added 18132 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 120 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 116 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[1].client_xy.
*INFO:   Added 67311 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 165 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 177 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
*INFO:   Added 18040 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 70 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 81 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[1].client_xy.
*INFO:   Added 67494 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 177 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 162 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
*INFO:   Added 18104 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 124 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 122 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[2].client_xy.
*INFO:   Added 66932 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 87 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 239 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
*INFO:   Added 17957 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 95 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 128 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[2].client_xy.
*INFO:   Added 66943 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 84 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
*INFO:   Added 18110 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 112 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 110 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[2].client_xy.
*INFO:   Added 67192 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 84 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 244 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
*INFO:   Added 17941 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 108 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 131 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[2].client_xy.
*INFO:   Added 67385 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 101 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 253 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
*INFO:   Added 18043 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 192 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 201 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[0].xs[3].client_xy.
*INFO:   Added 66976 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 174 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
*INFO:   Added 17918 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 134 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 136 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[1].xs[3].client_xy.
*INFO:   Added 67016 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 157 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 160 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
*INFO:   Added 18036 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 161 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[2].xs[3].client_xy.
*INFO:   Added 67265 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 164 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 157 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
*INFO:   Added 17960 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 126 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to module ys[3].xs[3].client_xy.
*INFO:   Added 67460 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 174 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 151 filler insts (cell FILL1 / prefix FILL).
*INFO: Adding fillers to top-module.
*INFO:   Added 123174 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 3666 filler insts (cell FILL2 / prefix FILL).
*INFO:   Added 5121 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 1502542 filler insts added - prefix FILL (CPU: 0:00:35.7).
For 1502542 new insts, <CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Dec  6 11:41:56 2024

Design Name: torus_D_W32
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 11:41:57 **** Processed 5000 nets.
**** 11:41:57 **** Processed 10000 nets.
Net VDD: has an unconnected terminal.
**WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
Type 'man IMPVFC-3' for more detail.

Begin Summary 
    1000 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1000 total info(s) created.
End Summary

End Time: Fri Dec  6 11:42:01 2024
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1000 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.2  MEM: 367.680M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 3577.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
**WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]

  Verification Complete : 1000 Viols.

 Violation Summary By Layer and Type:

	          Short   MinCut   MetSpc   CutSpc   CShort   EOLSpc   Totals
	M1          708      158       30        0        0        0      896
	VIA1          0        0        0       23        8        0       31
	M2           49       22        1        0        0        1       73
	Totals      757      180       31       23        8        1     1000

 *** End Verify DRC (CPU: 0:00:01.9  ELAPSED TIME: 2.00  MEM: 256.1M) ***

<CMD> saveNetlist asic-post-par.torus.32.v
Writing Netlist "asic-post-par.torus.32.v" ...
<CMD> extractRC
Extraction called for design 'torus_D_W32' of instances=1513092 and nets=11337 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design torus_D_W32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3358.391M)
<CMD> write_sdf post-par.sdf -interconn all -setuphold split
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3367.4 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3391.27)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 11223
End delay calculation. (MEM=3544.63 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3544.63 CPU=0:00:02.5 REAL=0:00:03.0)
<CMD> streamOut post-par.torus.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
Merge file: torus_xbar_1b.gds has version number: 5
Merge file: low_swing_tx.gds has version number: 5
Merge file: low_swing_rx.gds has version number: 5
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 56
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    212                             COMP
    213                          DIEAREA
    202                               AP
    200                               AP
    199                               AP
    198                               AP
    197                               AP
    196                               RV
    195                               RV
    191                               RV
    181                               M9
    179                               M9
    178                               M9
    177                               M9
    176                               M9
    175                             VIA8
    174                             VIA8
    170                             VIA8
    160                               M8
    158                               M8
    157                               M8
    156                               M8
    155                               M8
    154                             VIA7
    153                             VIA7
    149                             VIA7
    139                               M7
    137                               M7
    136                               M7
    135                               M7
    134                               M7
    133                             VIA6
    132                             VIA6
    131                             VIA6
    130                             VIA6
    129                             VIA6
    128                             VIA6
    127                             VIA6
    122                               M6
    121                               M6
    120                               M6
    119                               M6
    118                               M6
    53                                M3
    52                                M3
    185                               M9
    48                              VIA2
    29                                M2
    180                               M9
    47                              VIA2
    182                               M9
    44                              VIA2
    43                              VIA2
    172                             VIA8
    38                                M2
    95                                M5
    36                                M2
    93                                M5
    112                             VIA5
    194                               RV
    55                                M3
    113                               M6
    32                                M2
    54                                M3
    31                                M2
    107                             VIA5
    30                                M2
    49                              VIA2
    106                             VIA5
    33                                M2
    109                             VIA5
    10                                M1
    86                              VIA4
    50                                M3
    206                               AP
    69                              VIA3
    143                               M7
    6                                 CO
    169                             VIA8
    35                                M2
    8                                 M1
    164                               M8
    27                              VIA1
    141                               M7
    3                                 CO
    51                                M3
    70                              VIA3
    7                                 CO
    64                              VIA3
    173                             VIA8
    34                                M2
    92                                M5
    111                             VIA5
    11                                M1
    142                               M7
    4                                 CO
    9                                 M1
    28                              VIA1
    85                              VIA4
    138                               M7
    5                                 CO
    12                                M1
    88                              VIA4
    183                               M9
    45                              VIA2
    22                              VIA1
    152                             VIA7
    13                                M1
    71                                M4
    90                              VIA4
    184                               M9
    46                              VIA2
    161                               M8
    23                              VIA1
    171                             VIA8
    37                                M2
    94                                M5
    148                             VIA7
    14                                M1
    15                                M1
    72                                M4
    91                              VIA4
    150                             VIA7
    16                                M1
    73                                M4
    159                               M8
    26                              VIA1
    151                             VIA7
    17                                M1
    74                                M4
    1                                 CO
    162                               M8
    24                              VIA1
    140                               M7
    2                                 CO
    163                               M8
    25                              VIA1
    190                               RV
    56                                M3
    57                                M3
    114                               M6
    192                               RV
    58                                M3
    115                               M6
    193                               RV
    59                                M3
    116                               M6
    203                               AP
    65                              VIA3
    204                               AP
    66                              VIA3
    205                               AP
    67                              VIA3
    201                               AP
    68                              VIA3
    75                                M4
    76                                M4
    77                                M4
    78                                M4
    79                                M4
    80                                M4
    87                              VIA4
    89                              VIA4
    96                                M5
    97                                M5
    98                                M5
    99                                M5
    100                               M5
    101                               M5
    108                             VIA5
    110                             VIA5
    117                               M6
    210                               AP
    209                               AP
    208                               AP
    207                               AP
    189                               M9
    188                               M9
    187                               M9
    186                               M9
    168                               M8
    167                               M8
    166                               M8
    165                               M8
    147                               M7
    146                               M7
    145                               M7
    144                               M7
    63                                M3
    62                                M3
    39                                M2
    105                               M5
    103                               M5
    123                               M6
    42                                M2
    41                                M2
    40                                M2
    20                                M1
    60                                M3
    18                                M1
    61                                M3
    102                               M5
    21                                M1
    19                                M1
    81                                M4
    104                               M5
    82                                M4
    83                                M4
    84                                M4
    124                               M6
    125                               M6
    126                               M6


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                        1513092

Ports/Pins                             0

Nets                              138999
    metal layer M1                  8169
    metal layer M2                 55420
    metal layer M3                 34023
    metal layer M4                 13766
    metal layer M5                  4935
    metal layer M6                  3182
    metal layer M7                  9106
    metal layer M8                  9092
    metal layer M9                  1306

    Via Instances                  89482

Special Nets                        2032
    metal layer M1                   832
    metal layer M5                   600
    metal layer M6                   600

    Via Instances                1173874

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               11227
    metal layer M1                  1564
    metal layer M2                  5749
    metal layer M3                  1982
    metal layer M4                   633
    metal layer M5                    93
    metal layer M6                    51
    metal layer M7                   545
    metal layer M8                   561
    metal layer M9                    49


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
Scanning GDS file torus_xbar_1b.gds to register cell name ......
Scanning GDS file low_swing_tx.gds to register cell name ......
Scanning GDS file low_swing_rx.gds to register cell name ......
Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file torus_xbar_1b.gds ......
	****** Merge file: torus_xbar_1b.gds has version number: 5.
	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_tx.gds ......
	****** Merge file: low_swing_tx.gds has version number: 5.
	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
Merging GDS file low_swing_rx.gds ......
	****** Merge file: low_swing_rx.gds has version number: 5.
	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
	****** unit scaling factor = 2 ******
######Streamout is finished!
<CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: torus_D_W32
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3529.86)
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 11223
End delay calculation. (MEM=3558.73 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3558.73 CPU=0:00:01.8 REAL=0:00:02.0)
<CMD> report_area > asic-post-par-area.torus.32.rpt
<CMD> report_power -hierarchy all > asic-post-par-power.torus.32.rpt
env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: view_functional_wcl_slow.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.16MB/4918.01MB/3152.16MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.89MB/4918.01MB/3152.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3152.89MB/4918.01MB/3152.89MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT)
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 10%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 20%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 30%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 40%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 50%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 60%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 70%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 80%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 90%

Finished Levelizing
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT)

Starting Activity Propagation
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 10%
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT): 20%

Finished Activity Propagation
2024-Dec-06 11:42:18 (2024-Dec-06 16:42:18 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3153.38MB/4918.01MB/3153.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT)
 ... Calculating switching power
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 10%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 20%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 30%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 40%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 50%
 ... Calculating internal and leakage power
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 60%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 70%
2024-Dec-06 11:42:19 (2024-Dec-06 16:42:19 GMT): 80%
2024-Dec-06 11:42:20 (2024-Dec-06 16:42:20 GMT): 90%

Finished Calculating power
2024-Dec-06 11:42:20 (2024-Dec-06 16:42:20 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3154.82MB/4926.02MB/3154.82MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Dec-06 11:42:20 (2024-Dec-06 16:42:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: torus_D_W32
*
*	Liberty Libraries used:
*	        view_functional_wcl_slow: {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib torus_xbar_1b_wc.lib low_swing_rx_wc.lib low_swing_tx_wc.lib }
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -hierarchy all
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        4.10079946 	   60.6462%
Total Switching Power:       2.33463836 	   34.5267%
Total Leakage Power:         0.32640507 	    4.8272%
Total Power:                 6.76184288
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          3.24       1.347      0.1718       4.759       70.38
Macro                                  0           0           0           0           0
IO                                     0           0   1.288e-05   1.288e-05   0.0001904
Combinational                     0.6938      0.2618      0.1478       1.103       16.32
Clock (Combinational)             0.1666      0.7262    0.006825      0.8996        13.3
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              4.101       2.335      0.3264       6.762         100
-----------------------------------------------------------------------------------------


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ideal_clock                       0.1666      0.7262    0.006825      0.8996        13.3
-----------------------------------------------------------------------------------------
Total                             0.1666      0.7262    0.006825      0.8996        13.3
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.006000 usec 
Clock Toggle Rate:   333.3333 Mhz 
Clock Static Probability:  0.5000
  


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      4.101       2.335      0.3264       6.762         100


Hierarchy                       Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
ys[0].xs[0].torus_switch_xy
                                  0.1804     0.09115     0.01201      0.2836       4.194 
ys[0].xs[1].torus_switch_xy
                                  0.1803      0.0953     0.01279      0.2884       4.265 
ys[0].xs[2].torus_switch_xy
                                  0.1806     0.09202     0.01241       0.285       4.215 
ys[0].xs[3].torus_switch_xy
                                   0.179     0.08317     0.01299      0.2752       4.069 
ys[1].xs[0].torus_switch_xy
                                  0.1803     0.08726     0.01222      0.2797       4.137 
ys[1].xs[1].torus_switch_xy
                                  0.1806     0.09187     0.01345      0.2859       4.228 
ys[1].xs[2].torus_switch_xy
                                  0.1833     0.08545     0.01289      0.2816       4.165 
ys[1].xs[3].torus_switch_xy
                                  0.1793     0.07935     0.01359      0.2722       4.026 
ys[2].xs[0].torus_switch_xy
                                  0.1804     0.09176     0.01214      0.2843       4.204 
ys[2].xs[1].torus_switch_xy
                                   0.176     0.07571     0.01291      0.2646       3.913 
ys[2].xs[2].torus_switch_xy
                                  0.1793     0.08666     0.01202       0.278       4.111 
ys[2].xs[3].torus_switch_xy
                                  0.1777     0.08361     0.01295      0.2742       4.056 
ys[3].xs[0].torus_switch_xy
                                  0.1817      0.1017     0.01285      0.2962       4.381 
ys[3].xs[1].torus_switch_xy
                                  0.1818      0.1031     0.01339      0.2984       4.413 
ys[3].xs[2].torus_switch_xy
                                  0.1818     0.09568     0.01256      0.2901        4.29 
ys[3].xs[3].torus_switch_xy
                                   0.184     0.09782     0.01347      0.2953       4.367 
ys[0].xs[0].client_xy            0.05659     0.03608     0.00386     0.09653       1.428 
ys[0].xs[1].client_xy            0.05667     0.03504    0.003875     0.09559       1.414 
ys[0].xs[2].client_xy            0.05718     0.03537    0.003882     0.09643       1.426 
ys[0].xs[3].client_xy            0.05516     0.02962    0.003813     0.08859        1.31 
ys[1].xs[0].client_xy             0.0566     0.03652    0.003863     0.09698       1.434 
ys[1].xs[1].client_xy            0.05663     0.03812    0.003863     0.09861       1.458 
ys[1].xs[2].client_xy            0.05519     0.03007    0.003813     0.08907       1.317 
ys[1].xs[3].client_xy            0.05666      0.0353    0.003863     0.09582       1.417 
ys[2].xs[0].client_xy            0.05813     0.03922    0.003925      0.1013       1.498 
ys[2].xs[1].client_xy            0.05513     0.02883    0.003801     0.08776       1.298 
ys[2].xs[2].client_xy            0.05516     0.02978    0.003801     0.08874       1.312 
ys[2].xs[3].client_xy            0.05513     0.02925    0.003801     0.08818       1.304 
ys[3].xs[0].client_xy            0.06055     0.04552    0.004785      0.1109        1.64 
ys[3].xs[1].client_xy            0.05661     0.03838    0.003863     0.09885       1.462 
ys[3].xs[2].client_xy            0.05663     0.03852    0.003863     0.09901       1.464 
ys[3].xs[3].client_xy            0.05662     0.03893    0.003863     0.09942        1.47 
ys[0].xs[0].client_xy/regulator
                                0.008859    0.001119    0.000768     0.01075      0.1589 
ys[0].xs[1].client_xy/regulator
                                0.008873     0.00111   0.0007714     0.01075       0.159 
ys[0].xs[2].client_xy/regulator
                                0.008872    0.001076   0.0007714     0.01072      0.1585 
ys[0].xs[3].client_xy/regulator
                                0.008873    0.001114   0.0007714     0.01076      0.1591 
ys[1].xs[0].client_xy/regulator
                                 0.00887     0.00111   0.0007714     0.01075       0.159 
ys[1].xs[1].client_xy/regulator
                                0.008876    0.001089   0.0007714     0.01074      0.1588 
ys[1].xs[2].client_xy/regulator
                                0.008878    0.001098   0.0007714     0.01075       0.159 
ys[1].xs[3].client_xy/regulator
                                0.008872    0.001077   0.0007714     0.01072      0.1585 
ys[2].xs[0].client_xy/regulator
                                 0.00888     0.00108   0.0007714     0.01073      0.1587 
ys[2].xs[1].client_xy/regulator
                                 0.00887    0.001069   0.0007714     0.01071      0.1584 
ys[2].xs[2].client_xy/regulator
                                0.008875    0.001085   0.0007714     0.01073      0.1587 
ys[2].xs[3].client_xy/regulator
                                0.008871    0.001091   0.0007714     0.01073      0.1587 
ys[3].xs[0].client_xy/regulator
                                0.008882    0.001107   0.0007714     0.01076      0.1591 
ys[3].xs[1].client_xy/regulator
                                0.008876    0.001081   0.0007714     0.01073      0.1587 
ys[3].xs[2].client_xy/regulator
                                0.008877    0.001087   0.0007714     0.01074      0.1588 
ys[3].xs[3].client_xy/regulator
                                0.008877    0.001086   0.0007714     0.01073      0.1588 
ys[0].xs[0].torus_switch_xy/dor_inst
                               0.0009295    0.002114   0.0002903    0.003334     0.04931 
ys[0].xs[1].torus_switch_xy/dor_inst
                                0.001012    0.002066   0.0003025     0.00338     0.04999 
ys[0].xs[2].torus_switch_xy/dor_inst
                                0.001014    0.001989   0.0003025    0.003305     0.04888 
ys[0].xs[3].torus_switch_xy/dor_inst
                               0.0009719    0.002129   0.0003051    0.003406     0.05038 
ys[1].xs[0].torus_switch_xy/dor_inst
                                 0.00104    0.002089   0.0002969    0.003426     0.05067 
ys[1].xs[1].torus_switch_xy/dor_inst
                                0.001122    0.001996   0.0003091    0.003427     0.05069 
ys[1].xs[2].torus_switch_xy/dor_inst
                                0.001097    0.001951     0.00029    0.003338     0.04937 
ys[1].xs[3].torus_switch_xy/dor_inst
                                0.001076    0.002293   0.0003117    0.003681     0.05444 
ys[2].xs[0].torus_switch_xy/dor_inst
                                 0.00104    0.002198   0.0002969    0.003535     0.05228 
ys[2].xs[1].torus_switch_xy/dor_inst
                                0.001128    0.002074   0.0003091     0.00351     0.05191 
ys[2].xs[2].torus_switch_xy/dor_inst
                                0.001126    0.002058   0.0003091    0.003493     0.05166 
ys[2].xs[3].torus_switch_xy/dor_inst
                                0.001079    0.002061   0.0003117    0.003451     0.05104 
ys[3].xs[0].torus_switch_xy/dor_inst
                               0.0009107    0.002136   0.0002807    0.003327     0.04921 
ys[3].xs[1].torus_switch_xy/dor_inst
                               0.0009937    0.002151   0.0002929    0.003438     0.05084 
ys[3].xs[2].torus_switch_xy/dor_inst
                               0.0009955    0.002173   0.0002929    0.003461     0.05118 
ys[3].xs[3].torus_switch_xy/dor_inst
                               0.0009475    0.002414   0.0002956    0.003657     0.05408 
ys[0].xs[0].client_xy/regulator/add_31
                               0.0004912   0.0001549   0.0001759    0.000822     0.01216 
ys[0].xs[1].client_xy/regulator/add_31
                               0.0004913   0.0001573   0.0001759   0.0008245     0.01219 
ys[0].xs[2].client_xy/regulator/add_31
                               0.0004913   0.0001515   0.0001759   0.0008187     0.01211 
ys[0].xs[3].client_xy/regulator/add_31
                               0.0004909   0.0001414   0.0001759   0.0008082     0.01195 
ys[1].xs[0].client_xy/regulator/add_31
                               0.0004912   0.0001554   0.0001759   0.0008225     0.01216 
ys[1].xs[1].client_xy/regulator/add_31
                               0.0004915   0.0001641   0.0001759   0.0008314      0.0123 
ys[1].xs[2].client_xy/regulator/add_31
                                0.000491   0.0001437   0.0001759   0.0008106     0.01199 
ys[1].xs[3].client_xy/regulator/add_31
                               0.0004912   0.0001521   0.0001759   0.0008192     0.01212 
ys[2].xs[0].client_xy/regulator/add_31
                               0.0004914   0.0001619   0.0001759   0.0008292     0.01226 
ys[2].xs[1].client_xy/regulator/add_31
                               0.0004912   0.0001519   0.0001759    0.000819     0.01211 
ys[2].xs[2].client_xy/regulator/add_31
                               0.0004914   0.0001576   0.0001759   0.0008249      0.0122 
ys[2].xs[3].client_xy/regulator/add_31
                               0.0004907    0.000139   0.0001759   0.0008056     0.01191 
ys[3].xs[0].client_xy/regulator/add_31
                               0.0004909   0.0001451   0.0001759   0.0008119     0.01201 
ys[3].xs[1].client_xy/regulator/add_31
                               0.0004911   0.0001528   0.0001759   0.0008198     0.01212 
ys[3].xs[2].client_xy/regulator/add_31
                                0.000491   0.0001493   0.0001759   0.0008162     0.01207 
ys[3].xs[3].client_xy/regulator/add_31
                               0.0004911    0.000145   0.0001759    0.000812     0.01201 
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: ys[3].xs[3].torus_switch_xy/CTS_ccl_a_buf_00003 (CKBD4):          0.01148
*              Highest Leakage Power:     FE_OFC132_s_tx_3_0_36 (BUFFD16):         0.000267
*                Total Cap:      2.584e-10 F
*                Total instances in design: 10550
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3157.62MB/4926.02MB/3157.62MB)


*** Memory Usage v#1 (Current mem = 3456.734M, initial mem = 486.906M) ***
*** Message Summary: 4169 warning(s), 30 error(s)

--- Ending "Innovus" (totcpu=0:11:41, real=0:11:48, mem=3456.7M) ---
