// Seed: 3678716026
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(*) $display(1'b0, 1);
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wand id_4
    , id_12,
    output wor id_5,
    input uwire id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    output logic id_10
);
  logic id_13;
  wire  id_14 = id_12;
  module_0 modCall_1 (
      id_12,
      id_14,
      id_12
  );
  wire id_15;
  always @(posedge 1 - 1) begin : LABEL_0
    id_10 <= 1;
  end
  assign id_10 = id_13;
endmodule
