<profile>

<section name = "Vivado HLS Report for 'Loop_LOOP_1_proc10'" level="0">
<item name = "Date">Thu Aug  1 03:49:12 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">kernel_matrix_hardware_hls</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.634, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">786, 786, 786, 786, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_1">784, 784, 1, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="is_idx1_fu_168_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="kernel_index_stream_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="kernel_index_stream_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln39_fu_162_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="kernel_index_stream_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="is_idx1_0_i_i_i_i_reg_151">9, 2, 10, 20</column>
<column name="kernel_index_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="kernel_index_stream_data_V_0_data_out">9, 2, 32, 64</column>
<column name="kernel_index_stream_data_V_0_state">15, 3, 2, 6</column>
<column name="kernel_index_stream_dest_V_0_state">15, 3, 2, 6</column>
<column name="length_x_out_blk_n">9, 2, 1, 2</column>
<column name="remaining_size_out_blk_n">9, 2, 1, 2</column>
<column name="tile_size_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="is_idx1_0_i_i_i_i_reg_151">10, 0, 10, 0</column>
<column name="kernel_index_stream_data_V_0_payload_A">32, 0, 32, 0</column>
<column name="kernel_index_stream_data_V_0_payload_B">32, 0, 32, 0</column>
<column name="kernel_index_stream_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="kernel_index_stream_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="kernel_index_stream_data_V_0_state">2, 0, 2, 0</column>
<column name="kernel_index_stream_dest_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_LOOP_1_proc10, return value</column>
<column name="kernel_index_stream_TDATA">in, 32, axis, kernel_index_stream_data_V, pointer</column>
<column name="kernel_index_stream_TVALID">in, 1, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TREADY">out, 1, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TDEST">in, 5, axis, kernel_index_stream_dest_V, pointer</column>
<column name="kernel_index_stream_TSTRB">in, 4, axis, kernel_index_stream_strb_V, pointer</column>
<column name="kernel_index_stream_TKEEP">in, 4, axis, kernel_index_stream_keep_V, pointer</column>
<column name="kernel_index_stream_TUSER">in, 4, axis, kernel_index_stream_user_V, pointer</column>
<column name="kernel_index_stream_TLAST">in, 1, axis, kernel_index_stream_last_V, pointer</column>
<column name="kernel_index_stream_TID">in, 5, axis, kernel_index_stream_id_V, pointer</column>
<column name="index_buf_address0">out, 10, ap_memory, index_buf, array</column>
<column name="index_buf_ce0">out, 1, ap_memory, index_buf, array</column>
<column name="index_buf_we0">out, 1, ap_memory, index_buf, array</column>
<column name="index_buf_d0">out, 32, ap_memory, index_buf, array</column>
<column name="length_x">in, 32, ap_none, length_x, pointer</column>
<column name="tile_size">in, 32, ap_none, tile_size, pointer</column>
<column name="remaining_size">in, 32, ap_none, remaining_size, pointer</column>
<column name="length_x_out_din">out, 32, ap_fifo, length_x_out, pointer</column>
<column name="length_x_out_full_n">in, 1, ap_fifo, length_x_out, pointer</column>
<column name="length_x_out_write">out, 1, ap_fifo, length_x_out, pointer</column>
<column name="tile_size_out_din">out, 32, ap_fifo, tile_size_out, pointer</column>
<column name="tile_size_out_full_n">in, 1, ap_fifo, tile_size_out, pointer</column>
<column name="tile_size_out_write">out, 1, ap_fifo, tile_size_out, pointer</column>
<column name="remaining_size_out_din">out, 32, ap_fifo, remaining_size_out, pointer</column>
<column name="remaining_size_out_full_n">in, 1, ap_fifo, remaining_size_out, pointer</column>
<column name="remaining_size_out_write">out, 1, ap_fifo, remaining_size_out, pointer</column>
</table>
</item>
</section>
</profile>
