# AI2RTL Verilog Generator

Converts natural language into synthesizable Verilog using OpenAI.

## How to Run

1. Create a `.env` file:


2. Install dependencies:


3. Run the app:

