Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  8 22:18:55 2024
| Host         : EddieRydell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file operating_system_control_sets_placed.rpt
| Design       : operating_system
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            3 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              59 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | serial_transmitter/tx1_out              | reset_IBUF                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | FSM_onehot_system_state_reg_n_0_[0]     | reset_IBUF                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                                         |                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | serial_transmitter/bit_counter          | serial_transmitter/bit_counter[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | serial_transmitter/shift_reg            | serial_transmitter/shift_reg[5]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | serial_receiver/bit_counter[3]_i_1_n_0  | reset_IBUF                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                         | reset_IBUF                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | serial_transmitter/E[0]                 | reset_IBUF                                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | serial_receiver/baud_counter[8]_i_1_n_0 | reset_IBUF                                   |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | serial_receiver/shift_reg[7]_i_1_n_0    | reset_IBUF                                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | serial_receiver/data_ready1_out         |                                              |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | serial_receiver/receiving_reg_n_0       | serial_receiver/baud_counter[15]_i_1_n_0     |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | serial_transmitter/tx_busy              | reset_IBUF                                   |                4 |             16 |         4.00 |
+----------------+-----------------------------------------+----------------------------------------------+------------------+----------------+--------------+


