ANDARA: ###############################
ANDARA: # Starting step: fixer 
ANDARA: ###############################
netlist/chip_refiner.v, netlist/chip_fixer.v, 500, 1, demo_sd_to_lcd, wire_timing
Generating netlist/chip_fixer.v
Place successful.

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Total cputime=cputime = 0.02(sec)  used memory=12.0293(MB) peak memory=12.0293(MB)
ANDARA: ###############################
ANDARA: # Starting step: fixer_drc 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
netlist/chip_fixer.v, 5191: Value of defparam optional_function is empty string
defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
netlist/chip_fixer.v, 6320: Value of defparam optional_function is empty string
defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 6863: Value of defparam optional_function is empty string
defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 8897: Value of defparam optional_function is empty string
defparam io_cell_display_sel_inst.optional_function = "";
                                                        ^
netlist/chip_fixer.v, 9599: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 12109: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12127: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12142: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12163: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 13369: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13538: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13738: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13938: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 16700: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16718: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16733: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16754: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 19849: Value of defparam optional_function is empty string
defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 20450: Value of defparam optional_function is empty string
defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
netlist/chip_fixer.v, 20987: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_fixer.v, 20990: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
Total of 160 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
Target Architecture: griffin-2.0
sourcing drc_cs_place dedicated_io_cell_u207_inst C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u211_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u213_inst C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u215_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u219_inst C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1
sourcing drc_cs_place dedicated_io_cell_u221_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u223_inst C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1
sourcing drc_cs_place dedicated_io_cell_u227_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1
sourcing drc_cs_place dedicated_io_cell_u229_inst C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u231_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u235_inst C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u237_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u240_inst C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u243_inst C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1
sourcing drc_cs_place dedicated_io_cell_u245_inst C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u247_inst C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u251_inst C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u253_inst C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1
sourcing drc_cs_place dedicated_io_cell_u255_inst C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u259_inst C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1
sourcing drc_cs_place dedicated_io_cell_u261_inst C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u263_inst C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u267_inst C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u269_inst C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u271_inst C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u275_inst C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1
sourcing drc_cs_place dedicated_io_cell_u318_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD
sourcing drc_cs_place dedicated_io_cell_u319_inst C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD
sourcing drc_cs_place u_arm_dll_u0 C53R1.gclk_ctrl_c2r1.dll
sourcing drc_cs_place u_arm_u_soc C53R4.M7S_SOC
sourcing drc_cs_place u_lvds_pll_u0 C53R48.gclk_ctrl_c1r2.pll
sourcing drc_cs_place u_lvds_u_lvds_tx_0 C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0
sourcing drc_cs_place u_lvds_u_lvds_tx_1 C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0
sourcing drc_cs_place u_lvds_u_lvds_tx_2 C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0
sourcing drc_cs_place u_lvds_u_lvds_tx_3 C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0
sourcing drc_cs_place u_lvds_u_lvds_tx_clk C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0
sourcing drc_cs_place u_pll_pll_u0 C53R1.gclk_ctrl_c2r1.pll
Info: Maximum 5 and 15 number of clocks allowed per rbufx6 and gbufx16 clock region respectively
info: M7A Clock DRC is enabled

In load array...array27x49
Info: Selected chip architecture is array27x49
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceResourceInfo.txt 
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/griffin_hier.txt 
Info: LE DRC checks are ON.
ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u235_inst is placed at "C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR". Fixed cells location is C51R0.io_top.u0_bank5_mux.u0_bank5.u235.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u213_inst is placed at "C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR". Fixed cells location is C43R0.io_top.u0_bank5_mux.u0_bank5.u213.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u267_inst is placed at "C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR". Fixed cells location is C54R10.io_top.u0_bank5_mux.u0_bank5.u267.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance u_lvds_u_lvds_tx_3 is placed at "C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS". Fixed cells location is C31R49.io_top.u0_bank11_mux.u0_bank11.u379.u0_M7A_IO_LVDS.PAD0

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u263_inst is placed at "C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR". Fixed cells location is C54R9.io_top.u0_bank5_mux.u0_bank5.u263.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u215_inst is placed at "C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR". Fixed cells location is C45R0.io_top.u0_bank5_mux.u0_bank5.u215.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u231_inst is placed at "C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR". Fixed cells location is C51R0.io_top.u0_bank5_mux.u0_bank5.u231.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u259_inst is placed at "C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF". Fixed cells location is C54R7.io_top.u0_bank5_mux.u0_bank5.u259.u0_M7A_IO_VREF.PAD1

ERR-5    : Fixed cells info is not honored
Instance u_lvds_u_lvds_tx_2 is placed at "C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS". Fixed cells location is C27R49.io_top.u0_bank11_mux.u0_bank11.u389.u0_M7A_IO_LVDS.PAD0

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u247_inst is placed at "C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR". Fixed cells location is C54R3.io_top.u0_bank5_mux.u0_bank5.u247.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u261_inst is placed at "C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR". Fixed cells location is C54R8.io_top.u0_bank5_mux.u0_bank5.u261.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u275_inst is placed at "C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR". Fixed cells location is C54R13.io_top.u0_bank5_mux.u0_bank5.u275.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u240_inst is placed at "C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR". Fixed cells location is C53R0.io_top.u0_bank5_mux.u0_bank5.u240.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance u_lvds_u_lvds_tx_1 is placed at "C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS". Fixed cells location is C25R49.io_top.u0_bank11_mux.u0_bank11.u395.u0_M7A_IO_LVDS.PAD0

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u227_inst is placed at "C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF". Fixed cells location is C49R0.io_top.u0_bank5_mux.u0_bank5.u227.u0_M7A_IO_VREF.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u223_inst is placed at "C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS". Fixed cells location is C47R0.io_top.u0_bank5_mux.u0_bank5.u223.u0_M7A_IO_DQS.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u269_inst is placed at "C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR". Fixed cells location is C54R11.io_top.u0_bank5_mux.u0_bank5.u269.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u251_inst is placed at "C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR". Fixed cells location is C54R4.io_top.u0_bank5_mux.u0_bank5.u251.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u318_inst is placed at "C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG". Fixed cells location is C54R47.io_top.u0_bank10_mux.u0_bank10.u318.u0_M7A_IO_PCISG.PAD

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u211_inst is placed at "C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR". Fixed cells location is C43R0.io_top.u0_bank5_mux.u0_bank5.u211.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance u_lvds_u_lvds_tx_clk is placed at "C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS". Fixed cells location is C35R49.io_top.u0_bank11_mux.u0_bank11.u369.u0_M7A_IO_LVDS.PAD0

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u237_inst is placed at "C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR". Fixed cells location is C53R0.io_top.u0_bank5_mux.u0_bank5.u237.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance u_lvds_u_lvds_tx_0 is placed at "C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS". Fixed cells location is C25R49.io_top.u0_bank11_mux.u0_bank11.u393.u0_M7A_IO_LVDS.PAD0

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u253_inst is placed at "C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS". Fixed cells location is C54R5.io_top.u0_bank5_mux.u0_bank5.u253.u0_M7A_IO_DQS.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u207_inst is placed at "C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR". Fixed cells location is C41R0.io_top.u0_bank5_mux.u0_bank5.u207.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u243_inst is placed at "C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL". Fixed cells location is C54R1.io_top.u0_bank5_mux.u0_bank5.u243.u0_M7A_IO_CAL.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u271_inst is placed at "C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR". Fixed cells location is C54R12.io_top.u0_bank5_mux.u0_bank5.u271.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u319_inst is placed at "C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG". Fixed cells location is C54R47.io_top.u0_bank10_mux.u0_bank10.u319.u0_M7A_IO_PCISG.PAD

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u229_inst is placed at "C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR". Fixed cells location is C49R0.io_top.u0_bank5_mux.u0_bank5.u229.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u221_inst is placed at "C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR". Fixed cells location is C47R0.io_top.u0_bank5_mux.u0_bank5.u221.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u255_inst is placed at "C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR". Fixed cells location is C54R6.io_top.u0_bank5_mux.u0_bank5.u255.u0_M7A_IO_DDR.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u219_inst is placed at "C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS". Fixed cells location is C45R0.io_top.u0_bank5_mux.u0_bank5.u219.u0_M7A_IO_DQS.PAD1

ERR-5    : Fixed cells info is not honored
Instance dedicated_io_cell_u245_inst is placed at "C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR". Fixed cells location is C54R2.io_top.u0_bank5_mux.u0_bank5.u245.u0_M7A_IO_DDR.PAD1


Found fixed cell info. DRC will be done for both placement and connection based rules

info: Special Multi Clock DRC is enabled


Starting drc for DRC_LE_PACK
info: LE_DRC: successfully finished .
Found 0 errors & 0 warnings for DRC_LE_PACK

Starting drc for DRC_IO_PLC

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
Found 0 errors & 0 warnings for DRC_IO_PLC

Starting drc for DRC_CLK_RGN
Found 0 errors & 0 warnings for DRC_CLK_RGN

Starting drc for DRC_EMB_CONNECTION
Found 0 errors & 0 warnings for DRC_EMB_CONNECTION

Starting drc for DRC_INST_PLC
Found 0 errors & 0 warnings for DRC_INST_PLC

Starting drc for CFG_DYN_SWITCH inputs
Found 0 errors & 0 warnings for CFG_DYN_SWITCH inputs
Reading file demo_sd_to_lcd.aoc

Total number of DRC warnings = 0
Total number of DRC errors = 33

ANDARA: ###############################
ANDARA: # Ending step: fixer_drc 
ANDARA: ###############################
Total cputime=cputime = 2.04(sec)  used memory=22.7123(MB) peak memory=23.7495(MB)
ANDARA: ###############################
ANDARA: # Starting step: pack 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

netlist/chip_fixer.v, 5191: Value of defparam optional_function is empty string
defparam io_cell_spi_miso_inst.optional_function = "";
                                                     ^
netlist/chip_fixer.v, 6320: Value of defparam optional_function is empty string
defparam io_cell_spi_sck_inst.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 6863: Value of defparam optional_function is empty string
defparam io_cell_spi_ssn_inst.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 8897: Value of defparam optional_function is empty string
defparam io_cell_display_sel_inst.optional_function = "";
                                                        ^
netlist/chip_fixer.v, 9599: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_clk.optional_function = "";
                                                    ^
netlist/chip_fixer.v, 12109: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12127: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12142: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 12163: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 13369: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_0.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13538: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_1.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13738: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_2.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 13938: Value of defparam optional_function is empty string
defparam u_lvds_u_lvds_tx_3.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 16700: Value of defparam emb5k_1_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_1_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16718: Value of defparam emb5k_2_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_2_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16733: Value of defparam emb5k_3_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_3_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 16754: Value of defparam emb5k_4_init_file is empty string
defparam u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.emb5k_4_init_file = "";
                                                                      ^
netlist/chip_fixer.v, 19849: Value of defparam optional_function is empty string
defparam io_cell_clk_i_inst.optional_function = "";
                                                  ^
netlist/chip_fixer.v, 20450: Value of defparam optional_function is empty string
defparam io_cell_rstn_i_inst.optional_function = "";
                                                   ^
netlist/chip_fixer.v, 20987: Value of defparam on_chip_eth_mode is empty string
defparam u_arm_u_soc.on_chip_eth_mode = "";
                                          ^
netlist/chip_fixer.v, 20990: Value of defparam on_chip_ddr_ctrl_mode is empty string
defparam u_arm_u_soc.on_chip_ddr_ctrl_mode = "";
                                               ^
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
Read 1 verilog module.
ea
er
TLC = demo_sd_to_lcd
done
pck_loc is "C33R32.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R32.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R20.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R20.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R31.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R31.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C25R11.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C25R11.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R19.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R19.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C45R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C45R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R30.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R30.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C25R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R15.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C29R30.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R30.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R32.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R32.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R18.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R18.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R31.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R31.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R30.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R30.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C45R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C45R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R33.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R33.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R31.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R31.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C29R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C29R31.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R31.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C45R11.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C45R11.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R17.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R17.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C29R30.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R30.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C27R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C27R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R30.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R30.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C27R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C27R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R23.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R23.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R32.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R32.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R11.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C35R11.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C27R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R30.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R30.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R31.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R31.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R23.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R23.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R22.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R22.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R30.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R30.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C27R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R16.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R16.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C37R23.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R23.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R30.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R30.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R12.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C29R16.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R16.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C29R8.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R8.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R16.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R16.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R12.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R12.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C25R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C25R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R13.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R13.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C37R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C29R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R12.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C29R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R10.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R11.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R11.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R12.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C29R13.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C29R13.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R12.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C47R4.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R25.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R25.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R20.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C39R20.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C29R13.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R13.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R15.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C25R14.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R15.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C49R5.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C35R11.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C35R11.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C27R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C27R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C49R5.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C35R10.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R9.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R9.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R13.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R13.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C49R5.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C29R8.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R8.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R8.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R8.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R12.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C39R15.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C13R16.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C13R16.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C49R5.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R9.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R9.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C29R8.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R8.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R20.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R20.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C15R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C15R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C49R4.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C37R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C45R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C45R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R23.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R23.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C13R16.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C13R16.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R4.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R24.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R24.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C13R16.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C13R16.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C33R15.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C37R21.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R21.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C13R17.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C13R17.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C35R10.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C39R10.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R10.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R20.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R20.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C45R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C45R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C37R21.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R21.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C13R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C13R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C45R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C45R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R10.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R11.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R11.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C39R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R19.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R19.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R15.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C29R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R19.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R19.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R23.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R23.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C13R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C13R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C33R15.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R10.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R10.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C43R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C43R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R19.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R19.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R21.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R21.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C15R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C15R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R13.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C39R13.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C39R10.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R10.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R16.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C37R16.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C43R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C43R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R20.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R20.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C13R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C13R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R10.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R10.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R10.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C37R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C25R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R15.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C19R16.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C19R16.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R19.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R19.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C15R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C15R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R14.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C39R14.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C39R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R16.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C37R16.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C43R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C43R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C17R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C17R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R15.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R15.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C37R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R12.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R12.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C39R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R18.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R18.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R8.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C37R14.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C17R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C17R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C35R10.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C35R10.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C35R8.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R8.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R10.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C39R10.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C39R16.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R16.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R14.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C35R7.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C37R14.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C17R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C17R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R8.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R8.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R19.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R19.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R13.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R13.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R12.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C39R12.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C39R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C43R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C43R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R14.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C17R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C17R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C27R13.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C27R13.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C25R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R19.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R19.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C29R11.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R11.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R10.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C39R10.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C39R16.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R16.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R15.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C35R7.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C43R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C43R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C19R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C19R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C25R10.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C25R10.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R12.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C29R19.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R19.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C39R4.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C39R10.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C39R10.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C39R9.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R9.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C43R15.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C43R15.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R14.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C37R9.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R9.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C39R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C19R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C19R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R10.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C27R10.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R4.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C39R4.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R19.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R19.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C25R14.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C25R14.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C39R12.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C39R12.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C37R15.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C39R7.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R7.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C23R16.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C23R16.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C35R12.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C35R12.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C25R9.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R9.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R21.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R21.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C45R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C45R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C23R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C23R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C47R4.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C37R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C23R16.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C23R16.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C35R12.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C35R12.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C27R9.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R9.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C35R12.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R12.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C25R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C47R4.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C47R4.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R9.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R9.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C37R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C49R5.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R13.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R13.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R7.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C37R11.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R11.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C49R5.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R7.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R7.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R14.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R14.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R23.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R23.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C49R5.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R21.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R21.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R13.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R13.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C37R9.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R9.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R12.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C37R12.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C29R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C49R5.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C49R5.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R14.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R14.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C45R13.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C45R13.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C49R4.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C49R4.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C33R9.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R9.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R19.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R19.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C49R4.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R9.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R9.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R18.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R18.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R7.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R7.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C49R4.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C49R4.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R20.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R20.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C49R4.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R19.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R19.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C49R4.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C49R4.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R16.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C35R16.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R21.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R21.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R15.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C39R15.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C39R4.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C35R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R18.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R18.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R8.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R8.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C39R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R4.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C35R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C35R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C33R7.lp1.reg1" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp1.reg1" in function prune_reg_ctl.
pck_loc is "C39R4.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R16.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C35R16.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C35R20.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R20.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R7.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R7.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C39R4.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C39R4.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R16.lp2.reg1" in function prune_reg_ctl.
plc_loc is "C35R16.le_tile.le_guts.lp2.reg1" in function prune_reg_ctl.
pck_loc is "C35R21.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R21.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R11.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R11.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R8.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R8.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R10.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R10.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C37R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C37R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C45R11.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C45R11.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C45R13.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C45R13.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C37R17.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R17.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R14.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R20.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R20.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C19R17.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C19R17.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R17.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C35R17.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C23R13.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C23R13.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R19.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C29R19.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R16.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C29R16.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C27R15.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C27R15.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C35R19.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C35R19.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C35R7.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C35R7.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R16.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R16.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C45R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C45R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C25R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C25R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R19.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R19.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C23R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C23R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C33R7.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C33R7.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R20.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R20.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R14.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C27R14.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R18.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C33R18.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C27R12.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C27R12.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C29R17.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C29R17.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C37R14.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C37R14.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C27R14.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C27R14.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C29R21.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C29R21.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R12.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C27R12.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C33R21.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R21.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C37R12.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C37R12.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R15.lp1.reg0" in function prune_reg_ctl.
plc_loc is "C27R15.le_tile.le_guts.lp1.reg0" in function prune_reg_ctl.
pck_loc is "C33R18.lp0.reg0" in function prune_reg_ctl.
plc_loc is "C33R18.le_tile.le_guts.lp0.reg0" in function prune_reg_ctl.
pck_loc is "C27R11.lp3.reg0" in function prune_reg_ctl.
plc_loc is "C27R11.le_tile.le_guts.lp3.reg0" in function prune_reg_ctl.
pck_loc is "C33R17.lp3.reg1" in function prune_reg_ctl.
plc_loc is "C33R17.le_tile.le_guts.lp3.reg1" in function prune_reg_ctl.
pck_loc is "C27R15.lp0.reg1" in function prune_reg_ctl.
plc_loc is "C27R15.le_tile.le_guts.lp0.reg1" in function prune_reg_ctl.
pck_loc is "C27R12.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C27R12.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
pck_loc is "C29R18.lp2.reg0" in function prune_reg_ctl.
plc_loc is "C29R18.le_tile.le_guts.lp2.reg0" in function prune_reg_ctl.
Total of 980 nets have no driver or load. Set env variable MSG_ENABLE_DEBUG to see details.
Detected IDT ARCH flag. Skipping IO report...
In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_prim.lib
Read file arch/general/griffin.lib

Time before pack init:- Current time:- 2015-04-27 13:43:58.000
I/07036: Preprocess db...
I/07037: Reading db...
I/07038: top level cell demo_sd_to_lcd.
I/07041: Preprocess...
I/07042: Begin pack...
I/07043: 1.0 Generating bles...
  1.1 Building pre-packed bles...
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
lut_at_lut4c = 4 setting ble_inst_index = 8
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 1 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 0 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 1 not found
Opps BLE 2 not found
Opps BLE 3 not found
Opps BLE 3 not found
Opps BLE 2 not found
Opps BLE 3 not found
      663 of 663 insts were prepacked...
  1.2 Building muxfx bles...
  1.2 done...
  1.3 Building mux2s/xor2 bles...
  1.3 done...
  1.4 Assembling carry chains...
nbles: 0 + 8 = 8

last_co = 00000000    and  PCK_BLE_SP_CI = 0BB5A7B8
last_co = 0BE1C218  index = 1

last_co = 0BE1C218    and  PCK_BLE_SP_CI = 0BE1C218
last_co = 0BE1C268  index = 2

last_co = 0BE1C268    and  PCK_BLE_SP_CI = 0BE1C268
last_co = 0BE1C308  index = 3

last_co = 0BE1C308    and  PCK_BLE_SP_CI = 0BE1C308
last_co = 0BE1C3A8  index = 4

last_co = 0BE1C3A8    and  PCK_BLE_SP_CI = 0BE1C3A8
last_co = 0BE1C448  index = 5

last_co = 0BE1C448    and  PCK_BLE_SP_CI = 0BE1C448
last_co = 0BE1C4E8  index = 6

last_co = 0BE1C4E8    and  PCK_BLE_SP_CI = 0BE1C4E8
last_co = 0BE1C588  index = 7

last_co = 0BE1C588    and  PCK_BLE_SP_CI = 0BE1C588
last_co = 00000000  index = 8
1 carry chains detected
longest carry chain is 8 bles
average carry chain is 8.000000 bles
  1.4 done...
  1.5 Building reg bles...
  1.5 done...
  1.6 Building lut bles...
  1.6 done...
I/07044: 1.0 Done...
I/07045: 2.0 Combining bles...
I/07046: 2.0 Done...
I/07047: 3.0 Generating les...
I/07048: 3.0 Done...
I/07049: 4.0 Combining les...
I/07050: 4.0 Done...
I/07053: 5.0 Binding les...
I/07054: 5.0 Done...
I/07055: Pack complete...
I/07040: Committing db...

Time before Committing db:- Current time:- 2015-04-27 13:43:58.000


lut1 = ii0556    and lut1_dx_term = 0C0849C0
Only LUT1 DX going out

lut1 = ii0557    and lut1_dx_term = 0C084B40
Only LUT1 DX going out

lut1 = ii0560    and lut1_dx_term = 0C0853C0
Only LUT1 DX going out

lut1 = ii0559    and lut1_dx_term = 0C085540
Only LUT1 DX going out
Only LUT2 DX going out

lut1 = ii0538    and lut1_dx_term = 0C081CC0
Only LUT1 DX going out

lut1 = ii0721    and lut1_dx_term = 0B83D728
Only LUT1 DX going out
Only LUT2 DX going out

lut1 = ii0523    and lut1_dx_term = 0C07EF80
Only LUT1 DX going out

lut1 = ii0565    and lut1_dx_term = 0C085F80
Only LUT1 DX going out

lut1 = ii0767    and lut1_dx_term = 0B8A9908
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0600    and lut1_dx_term = 0C084720
Only LUT1 DX going out

lut1 = ii0624    and lut1_dx_term = 0C083CA0
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0763    and lut1_dx_term = 0B8ABA88
lut1_dx_term & lut2_dx_term terms detected..
Only LUT2 DX going out
Only LUT2 DX going out

lut1 = ii0584    and lut1_dx_term = 0C07EE60
Only LUT1 DX going out

lut1 = ii0765    and lut1_dx_term = 0B8A5A68
Only LUT1 DX going out
Only LUT2 DX going out

lut1 = ii0618    and lut1_dx_term = 0C085A60
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0498    and lut1_dx_term = 0C07CA00
Only LUT1 DX going out

lut1 = ii0505    and lut1_dx_term = 0C07BAC0
Only LUT1 DX going out
Only LUT4C DX going out
Only LUT4C DX going out
Only LUT4C DX going out
Only LUT4C DX going out

DB net name = ii0746|co_net
Only LUT4C DX going out
Only LUT4C DX going out
Only LUT4C DX going out
Only LUT4C DX going out
Only LUT2 DX going out

lut1 = ii0582    and lut1_dx_term = 0C087BA0
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0593    and lut1_dx_term = 0C07EA20
Only LUT1 DX going out

lut1 = ii0729    and lut1_dx_term = 0B842BE8
Only LUT1 DX going out
Only LUT2 DX going out
Only LUT2 DX going out

lut1 = ii0496    and lut1_dx_term = 0C07BF40
Only LUT1 DX going out

lut1 = ii0497    and lut1_dx_term = 0C07C1C0
Only LUT1 DX going out

lut1 = ii0581    and lut1_dx_term = 0C085CA0
Only LUT1 DX going out
Only LUT2 DX going out
Only LUT2 DX going out
Only LUT2 DX going out

lut1 = ii0679    and lut1_dx_term = 0B847E28
Only LUT1 DX going out

lut1 = ii0647    and lut1_dx_term = 0C081EA0
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0680    and lut1_dx_term = 0B8493A8
Only LUT1 DX going out

lut1 = ii0677    and lut1_dx_term = 0B84A888
Only LUT1 DX going out

lut1 = ii0644    and lut1_dx_term = 0C082EE0
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0655    and lut1_dx_term = 0C0806E0
Only LUT1 DX going out

lut1 = ii0660    and lut1_dx_term = 0C0852E0
lut1_dx_term & lut2_dx_term terms detected..
Only LUT2 DX going out
Only LUT2 DX going out

lut1 = ii0617    and lut1_dx_term = 0C084460
Only LUT1 DX going out

lut1 = ii0635    and lut1_dx_term = 0C0821E0
Only LUT1 DX going out
Only LUT2 DX going out

lut1 = ii0491    and lut1_dx_term = 0C07AFC0
Only LUT1 DX going out

lut1 = ii0493    and lut1_dx_term = 0C07B600
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0476    and lut1_dx_term = 0C078B20
lut1_dx_term & lut2_dx_term terms detected..

lut1 = ii0486    and lut1_dx_term = 0C079DC0
Only LUT1 DX going out

lut1 = ii0485    and lut1_dx_term = 0C079AE0
Only LUT1 DX going out

lut1 = ii0484    and lut1_dx_term = 0C079940
Only LUT1 DX going out

lut1 = ii0462    and lut1_dx_term = 0BFAFB40
Only LUT1 DX going out

lut1 = ii0472    and lut1_dx_term = 0C078540
Only LUT1 DX going out
Only LUT2 DX going out
Only LUT2 DX going out

Processing emb inst u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new

Processing emb inst u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_17      
		mux offset = c1r1_mux_db_17
mux_num = 17  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_17
TERM name = c1r1_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_16      
		mux offset = c1r1_mux_db_16
mux_num = 16  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_16
TERM name = c1r1_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15      
		mux offset = c1r1_mux_db_15
mux_num = 15  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_15
TERM name = c1r1_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14      
		mux offset = c1r1_mux_db_14
mux_num = 14  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_14
TERM name = c1r1_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13      
		mux offset = c1r1_mux_db_13
mux_num = 13  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_13
TERM name = c1r1_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12      
		mux offset = c1r1_mux_db_12
mux_num = 12  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_12
TERM name = c1r1_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11      
		mux offset = c1r1_mux_db_11
mux_num = 11  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_11
TERM name = c1r1_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10      
		mux offset = c1r1_mux_db_10
mux_num = 10  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_10
TERM name = c1r1_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9      
		mux offset = c1r3_mux_db_9
mux_num = 9  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_9
TERM name = c1r3_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8      
		mux offset = c1r3_mux_db_8
mux_num = 8  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_8
TERM name = c1r3_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7      
		mux offset = c1r3_mux_db_7
mux_num = 7  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_7
TERM name = c1r3_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6      
		mux offset = c1r3_mux_db_6
mux_num = 6  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_6
TERM name = c1r3_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5      
		mux offset = c1r3_mux_db_5
mux_num = 5  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_5
TERM name = c1r3_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4      
		mux offset = c1r3_mux_db_4
mux_num = 4  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_4
TERM name = c1r3_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3      
		mux offset = c1r3_mux_db_3
mux_num = 3  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_3
TERM name = c1r3_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2      
		mux offset = c1r3_mux_db_2
mux_num = 2  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_2
TERM name = c1r3_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1      
		mux offset = c1r3_mux_db_1
mux_num = 1  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_1
TERM name = c1r3_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0      
		mux offset = c1r3_mux_db_0
mux_num = 0  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_0
TERM name = c1r3_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_17      
		mux offset = c1r4_mux_da_17
mux_num = 17  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_17
TERM name = c1r4_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_16      
		mux offset = c1r4_mux_da_16
mux_num = 16  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_16
TERM name = c1r4_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_15      
		mux offset = c1r4_mux_da_15
mux_num = 15  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_15
TERM name = c1r4_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_14      
		mux offset = c1r4_mux_da_14
mux_num = 14  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_14
TERM name = c1r4_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_13      
		mux offset = c1r4_mux_da_13
mux_num = 13  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_13
TERM name = c1r4_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_12      
		mux offset = c1r4_mux_da_12
mux_num = 12  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_12
TERM name = c1r4_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_11      
		mux offset = c1r4_mux_da_11
mux_num = 11  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_11
TERM name = c1r4_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_10      
		mux offset = c1r4_mux_da_10
mux_num = 10  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_10
TERM name = c1r4_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_9      
		mux offset = c1r3_mux_da_9
mux_num = 9  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_9
TERM name = c1r3_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_8      
		mux offset = c1r3_mux_da_8
mux_num = 8  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_8
TERM name = c1r3_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_7      
		mux offset = c1r3_mux_da_7
mux_num = 7  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_7
TERM name = c1r3_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_6      
		mux offset = c1r3_mux_da_6
mux_num = 6  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_6
TERM name = c1r3_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_5      
		mux offset = c1r3_mux_da_5
mux_num = 5  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_5
TERM name = c1r3_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_4      
		mux offset = c1r3_mux_da_4
mux_num = 4  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_4
TERM name = c1r3_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_3      
		mux offset = c1r3_mux_da_3
mux_num = 3  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_3
TERM name = c1r3_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_2      
		mux offset = c1r3_mux_da_2
mux_num = 2  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_2
TERM name = c1r3_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_1      
		mux offset = c1r3_mux_da_1
mux_num = 1  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_1
TERM name = c1r3_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_17      
		mux offset = c1r2_mux_db_17
mux_num = 17  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_17
TERM name = c1r2_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_0      
		mux offset = c1r3_mux_da_0
mux_num = 0  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_0
TERM name = c1r3_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_16      
		mux offset = c1r2_mux_db_16
mux_num = 16  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_16
TERM name = c1r2_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15      
		mux offset = c1r2_mux_db_15
mux_num = 15  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_15
TERM name = c1r2_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14      
		mux offset = c1r2_mux_db_14
mux_num = 14  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_14
TERM name = c1r2_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13      
		mux offset = c1r2_mux_db_13
mux_num = 13  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_13
TERM name = c1r2_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12      
		mux offset = c1r2_mux_db_12
mux_num = 12  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_12
TERM name = c1r2_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11      
		mux offset = c1r2_mux_db_11
mux_num = 11  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_11
TERM name = c1r2_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10      
		mux offset = c1r2_mux_db_10
mux_num = 10  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_10
TERM name = c1r2_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9      
		mux offset = c1r2_mux_db_9
mux_num = 9  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_9
TERM name = c1r2_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8      
		mux offset = c1r2_mux_db_8
mux_num = 8  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_8
TERM name = c1r2_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7      
		mux offset = c1r2_mux_db_7
mux_num = 7  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_7
TERM name = c1r2_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6      
		mux offset = c1r2_mux_db_6
mux_num = 6  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_6
TERM name = c1r2_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5      
		mux offset = c1r2_mux_db_5
mux_num = 5  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_5
TERM name = c1r2_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4      
		mux offset = c1r2_mux_db_4
mux_num = 4  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_4
TERM name = c1r2_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3      
		mux offset = c1r2_mux_db_3
mux_num = 3  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_3
TERM name = c1r2_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2      
		mux offset = c1r2_mux_db_2
mux_num = 2  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_2
TERM name = c1r2_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1      
		mux offset = c1r2_mux_db_1
mux_num = 1  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_1
TERM name = c1r2_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0      
		mux offset = c1r2_mux_db_0
mux_num = 0  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_0
TERM name = c1r2_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_17      
		mux offset = c1r3_mux_db_17
mux_num = 17  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_17
TERM name = c1r3_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_16      
		mux offset = c1r3_mux_db_16
mux_num = 16  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_16
TERM name = c1r3_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15      
		mux offset = c1r3_mux_db_15
mux_num = 15  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_15
TERM name = c1r3_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14      
		mux offset = c1r3_mux_db_14
mux_num = 14  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_14
TERM name = c1r3_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13      
		mux offset = c1r3_mux_db_13
mux_num = 13  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_13
TERM name = c1r3_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12      
		mux offset = c1r3_mux_db_12
mux_num = 12  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_12
TERM name = c1r3_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11      
		mux offset = c1r3_mux_db_11
mux_num = 11  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_11
TERM name = c1r3_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10      
		mux offset = c1r3_mux_db_10
mux_num = 10  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_db_10
TERM name = c1r3_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_9      
		mux offset = c1r2_mux_da_9
mux_num = 9  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_9
TERM name = c1r2_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_8      
		mux offset = c1r2_mux_da_8
mux_num = 8  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_8
TERM name = c1r2_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_7      
		mux offset = c1r2_mux_da_7
mux_num = 7  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_7
TERM name = c1r2_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_6      
		mux offset = c1r2_mux_da_6
mux_num = 6  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_6
TERM name = c1r2_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_5      
		mux offset = c1r2_mux_da_5
mux_num = 5  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_5
TERM name = c1r2_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_4      
		mux offset = c1r2_mux_da_4
mux_num = 4  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_4
TERM name = c1r2_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_3      
		mux offset = c1r2_mux_da_3
mux_num = 3  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_3
TERM name = c1r2_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_2      
		mux offset = c1r2_mux_da_2
mux_num = 2  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_2
TERM name = c1r2_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_1      
		mux offset = c1r2_mux_da_1
mux_num = 1  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_1
TERM name = c1r2_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_0      
		mux offset = c1r2_mux_da_0
mux_num = 0  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_0
TERM name = c1r2_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_17      
		mux offset = c1r1_mux_da_17
mux_num = 17  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_17
TERM name = c1r1_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_16      
		mux offset = c1r1_mux_da_16
mux_num = 16  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_16
TERM name = c1r1_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_15      
		mux offset = c1r1_mux_da_15
mux_num = 15  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_15
TERM name = c1r1_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_14      
		mux offset = c1r1_mux_da_14
mux_num = 14  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_14
TERM name = c1r1_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_13      
		mux offset = c1r1_mux_da_13
mux_num = 13  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_13
TERM name = c1r1_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_12      
		mux offset = c1r1_mux_da_12
mux_num = 12  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_12
TERM name = c1r1_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_11      
		mux offset = c1r1_mux_da_11
mux_num = 11  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_11
TERM name = c1r1_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_10      
		mux offset = c1r1_mux_da_10
mux_num = 10  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_10
TERM name = c1r1_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_17      
		mux offset = c1r4_mux_db_17
mux_num = 17  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_17
TERM name = c1r4_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_16      
		mux offset = c1r4_mux_db_16
mux_num = 16  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_16
TERM name = c1r4_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15      
		mux offset = c1r4_mux_db_15
mux_num = 15  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_15
TERM name = c1r4_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14      
		mux offset = c1r4_mux_db_14
mux_num = 14  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_14
TERM name = c1r4_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13      
		mux offset = c1r4_mux_db_13
mux_num = 13  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_13
TERM name = c1r4_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12      
		mux offset = c1r4_mux_db_12
mux_num = 12  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_12
TERM name = c1r4_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11      
		mux offset = c1r4_mux_db_11
mux_num = 11  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_11
TERM name = c1r4_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10      
		mux offset = c1r4_mux_db_10
mux_num = 10  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_10
TERM name = c1r4_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9      
		mux offset = c1r2_mux_db_9
mux_num = 9  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_9
TERM name = c1r2_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8      
		mux offset = c1r2_mux_db_8
mux_num = 8  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_8
TERM name = c1r2_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7      
		mux offset = c1r2_mux_db_7
mux_num = 7  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_7
TERM name = c1r2_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6      
		mux offset = c1r2_mux_db_6
mux_num = 6  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_6
TERM name = c1r2_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5      
		mux offset = c1r2_mux_db_5
mux_num = 5  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_5
TERM name = c1r2_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4      
		mux offset = c1r2_mux_db_4
mux_num = 4  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_4
TERM name = c1r2_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3      
		mux offset = c1r2_mux_db_3
mux_num = 3  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_3
TERM name = c1r2_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2      
		mux offset = c1r2_mux_db_2
mux_num = 2  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_2
TERM name = c1r2_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1      
		mux offset = c1r2_mux_db_1
mux_num = 1  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_1
TERM name = c1r2_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0      
		mux offset = c1r2_mux_db_0
mux_num = 0  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_db_0
TERM name = c1r2_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_9      
		mux offset = c1r2_mux_da_9
mux_num = 9  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_9
TERM name = c1r2_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_8      
		mux offset = c1r2_mux_da_8
mux_num = 8  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_8
TERM name = c1r2_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_17      
		mux offset = c1r2_mux_da_17
mux_num = 17  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_17
TERM name = c1r2_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_7      
		mux offset = c1r2_mux_da_7
mux_num = 7  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_7
TERM name = c1r2_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_16      
		mux offset = c1r2_mux_da_16
mux_num = 16  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_16
TERM name = c1r2_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_6      
		mux offset = c1r2_mux_da_6
mux_num = 6  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_6
TERM name = c1r2_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_15      
		mux offset = c1r2_mux_da_15
mux_num = 15  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_15
TERM name = c1r2_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_5      
		mux offset = c1r2_mux_da_5
mux_num = 5  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_5
TERM name = c1r2_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_14      
		mux offset = c1r2_mux_da_14
mux_num = 14  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_14
TERM name = c1r2_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_4      
		mux offset = c1r2_mux_da_4
mux_num = 4  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_4
TERM name = c1r2_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_13      
		mux offset = c1r2_mux_da_13
mux_num = 13  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_13
TERM name = c1r2_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_3      
		mux offset = c1r2_mux_da_3
mux_num = 3  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_3
TERM name = c1r2_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_12      
		mux offset = c1r2_mux_da_12
mux_num = 12  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_12
TERM name = c1r2_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_2      
		mux offset = c1r2_mux_da_2
mux_num = 2  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_2
TERM name = c1r2_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_11      
		mux offset = c1r2_mux_da_11
mux_num = 11  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_11
TERM name = c1r2_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_1      
		mux offset = c1r2_mux_da_1
mux_num = 1  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_1
TERM name = c1r2_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_da_10      
		mux offset = c1r2_mux_da_10
mux_num = 10  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_da_10
TERM name = c1r2_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_0      
		mux offset = c1r2_mux_da_0
mux_num = 0  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_0
TERM name = c1r2_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9      
		mux offset = c1r1_mux_db_9
mux_num = 9  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_9
TERM name = c1r1_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8      
		mux offset = c1r1_mux_db_8
mux_num = 8  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_8
TERM name = c1r1_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7      
		mux offset = c1r1_mux_db_7
mux_num = 7  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_7
TERM name = c1r1_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6      
		mux offset = c1r1_mux_db_6
mux_num = 6  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_6
TERM name = c1r1_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5      
		mux offset = c1r1_mux_db_5
mux_num = 5  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_5
TERM name = c1r1_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4      
		mux offset = c1r1_mux_db_4
mux_num = 4  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_4
TERM name = c1r1_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3      
		mux offset = c1r1_mux_db_3
mux_num = 3  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_3
TERM name = c1r1_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2      
		mux offset = c1r1_mux_db_2
mux_num = 2  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_2
TERM name = c1r1_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1      
		mux offset = c1r1_mux_db_1
mux_num = 1  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_1
TERM name = c1r1_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0      
		mux offset = c1r1_mux_db_0
mux_num = 0  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_0
TERM name = c1r1_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_17      
		mux offset = c1r3_mux_da_17
mux_num = 17  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_17
TERM name = c1r3_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_16      
		mux offset = c1r3_mux_da_16
mux_num = 16  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_16
TERM name = c1r3_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_15      
		mux offset = c1r3_mux_da_15
mux_num = 15  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_15
TERM name = c1r3_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_14      
		mux offset = c1r3_mux_da_14
mux_num = 14  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_14
TERM name = c1r3_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_13      
		mux offset = c1r3_mux_da_13
mux_num = 13  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_13
TERM name = c1r3_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_12      
		mux offset = c1r3_mux_da_12
mux_num = 12  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_12
TERM name = c1r3_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_11      
		mux offset = c1r3_mux_da_11
mux_num = 11  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_11
TERM name = c1r3_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_10      
		mux offset = c1r3_mux_da_10
mux_num = 10  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_10
TERM name = c1r3_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9      
		mux offset = c1r4_mux_db_9
mux_num = 9  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_9
TERM name = c1r4_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8      
		mux offset = c1r4_mux_db_8
mux_num = 8  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_8
TERM name = c1r4_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7      
		mux offset = c1r4_mux_db_7
mux_num = 7  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_7
TERM name = c1r4_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6      
		mux offset = c1r4_mux_db_6
mux_num = 6  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_6
TERM name = c1r4_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5      
		mux offset = c1r4_mux_db_5
mux_num = 5  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_5
TERM name = c1r4_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4      
		mux offset = c1r4_mux_db_4
mux_num = 4  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_4
TERM name = c1r4_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3      
		mux offset = c1r4_mux_db_3
mux_num = 3  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_3
TERM name = c1r4_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2      
		mux offset = c1r4_mux_db_2
mux_num = 2  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_2
TERM name = c1r4_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1      
		mux offset = c1r4_mux_db_1
mux_num = 1  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_1
TERM name = c1r4_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0      
		mux offset = c1r4_mux_db_0
mux_num = 0  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_0
TERM name = c1r4_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_9      
		mux offset = c1r1_mux_da_9
mux_num = 9  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_9
TERM name = c1r1_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_8      
		mux offset = c1r1_mux_da_8
mux_num = 8  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_8
TERM name = c1r1_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_7      
		mux offset = c1r1_mux_da_7
mux_num = 7  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_7
TERM name = c1r1_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_6      
		mux offset = c1r1_mux_da_6
mux_num = 6  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_6
TERM name = c1r1_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_5      
		mux offset = c1r1_mux_da_5
mux_num = 5  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_5
TERM name = c1r1_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_4      
		mux offset = c1r1_mux_da_4
mux_num = 4  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_4
TERM name = c1r1_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_3      
		mux offset = c1r1_mux_da_3
mux_num = 3  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_3
TERM name = c1r1_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_2      
		mux offset = c1r1_mux_da_2
mux_num = 2  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_2
TERM name = c1r1_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_1      
		mux offset = c1r1_mux_da_1
mux_num = 1  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_1
TERM name = c1r1_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_da_0      
		mux offset = c1r1_mux_da_0
mux_num = 0  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_da_0
TERM name = c1r1_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_17      
		mux offset = c1r1_mux_db_17
mux_num = 17  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_17
TERM name = c1r1_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_16      
		mux offset = c1r1_mux_db_16
mux_num = 16  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_16
TERM name = c1r1_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15      
		mux offset = c1r1_mux_db_15
mux_num = 15  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_15
TERM name = c1r1_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14      
		mux offset = c1r1_mux_db_14
mux_num = 14  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_14
TERM name = c1r1_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13      
		mux offset = c1r1_mux_db_13
mux_num = 13  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_13
TERM name = c1r1_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12      
		mux offset = c1r1_mux_db_12
mux_num = 12  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_12
TERM name = c1r1_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11      
		mux offset = c1r1_mux_db_11
mux_num = 11  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_11
TERM name = c1r1_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10      
		mux offset = c1r1_mux_db_10
mux_num = 10  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r1_mux_db_10
TERM name = c1r1_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_9      
		mux offset = c1r4_mux_da_9
mux_num = 9  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_9
TERM name = c1r4_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_8      
		mux offset = c1r4_mux_da_8
mux_num = 8  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_8
TERM name = c1r4_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_7      
		mux offset = c1r4_mux_da_7
mux_num = 7  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_7
TERM name = c1r4_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_6      
		mux offset = c1r4_mux_da_6
mux_num = 6  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_6
TERM name = c1r4_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_5      
		mux offset = c1r4_mux_da_5
mux_num = 5  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_5
TERM name = c1r4_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_4      
		mux offset = c1r4_mux_da_4
mux_num = 4  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_4
TERM name = c1r4_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_3      
		mux offset = c1r4_mux_da_3
mux_num = 3  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_3
TERM name = c1r4_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_2      
		mux offset = c1r4_mux_da_2
mux_num = 2  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_2
TERM name = c1r4_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_1      
		mux offset = c1r4_mux_da_1
mux_num = 1  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_1
TERM name = c1r4_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_0      
		mux offset = c1r4_mux_da_0
mux_num = 0  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_0
TERM name = c1r4_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_17      
		mux offset = c1r4_mux_da_17
mux_num = 17  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_17
TERM name = c1r4_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_16      
		mux offset = c1r4_mux_da_16
mux_num = 16  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_16
TERM name = c1r4_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_15      
		mux offset = c1r4_mux_da_15
mux_num = 15  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_15
TERM name = c1r4_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_14      
		mux offset = c1r4_mux_da_14
mux_num = 14  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_14
TERM name = c1r4_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_13      
		mux offset = c1r4_mux_da_13
mux_num = 13  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_13
TERM name = c1r4_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_12      
		mux offset = c1r4_mux_da_12
mux_num = 12  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_12
TERM name = c1r4_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_11      
		mux offset = c1r4_mux_da_11
mux_num = 11  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_11
TERM name = c1r4_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_da_10      
		mux offset = c1r4_mux_da_10
mux_num = 10  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_da_10
TERM name = c1r4_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9      
		mux offset = c1r1_mux_db_9
mux_num = 9  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_9
TERM name = c1r1_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8      
		mux offset = c1r1_mux_db_8
mux_num = 8  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_8
TERM name = c1r1_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7      
		mux offset = c1r1_mux_db_7
mux_num = 7  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_7
TERM name = c1r1_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6      
		mux offset = c1r1_mux_db_6
mux_num = 6  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_6
TERM name = c1r1_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5      
		mux offset = c1r1_mux_db_5
mux_num = 5  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_5
TERM name = c1r1_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4      
		mux offset = c1r1_mux_db_4
mux_num = 4  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_4
TERM name = c1r1_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3      
		mux offset = c1r1_mux_db_3
mux_num = 3  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_3
TERM name = c1r1_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2      
		mux offset = c1r1_mux_db_2
mux_num = 2  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_2
TERM name = c1r1_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1      
		mux offset = c1r1_mux_db_1
mux_num = 1  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_1
TERM name = c1r1_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0      
		mux offset = c1r1_mux_db_0
mux_num = 0  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_db_0
TERM name = c1r1_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9      
		mux offset = c1r4_mux_db_9
mux_num = 9  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_9
TERM name = c1r4_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8      
		mux offset = c1r4_mux_db_8
mux_num = 8  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_8
TERM name = c1r4_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7      
		mux offset = c1r4_mux_db_7
mux_num = 7  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_7
TERM name = c1r4_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6      
		mux offset = c1r4_mux_db_6
mux_num = 6  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_6
TERM name = c1r4_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5      
		mux offset = c1r4_mux_db_5
mux_num = 5  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_5
TERM name = c1r4_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4      
		mux offset = c1r4_mux_db_4
mux_num = 4  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_4
TERM name = c1r4_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3      
		mux offset = c1r4_mux_db_3
mux_num = 3  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_3
TERM name = c1r4_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2      
		mux offset = c1r4_mux_db_2
mux_num = 2  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_2
TERM name = c1r4_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1      
		mux offset = c1r4_mux_db_1
mux_num = 1  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_1
TERM name = c1r4_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0      
		mux offset = c1r4_mux_db_0
mux_num = 0  mux_type = b  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_db_0
TERM name = c1r4_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_17      
		mux offset = c1r2_mux_db_17
mux_num = 17  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_17
TERM name = c1r2_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_16      
		mux offset = c1r2_mux_db_16
mux_num = 16  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_16
TERM name = c1r2_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_17      
		mux offset = c1r1_mux_da_17
mux_num = 17  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_17
TERM name = c1r1_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15      
		mux offset = c1r2_mux_db_15
mux_num = 15  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_15
TERM name = c1r2_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_16      
		mux offset = c1r1_mux_da_16
mux_num = 16  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_16
TERM name = c1r1_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14      
		mux offset = c1r2_mux_db_14
mux_num = 14  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_14
TERM name = c1r2_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_15      
		mux offset = c1r1_mux_da_15
mux_num = 15  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_15
TERM name = c1r1_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13      
		mux offset = c1r2_mux_db_13
mux_num = 13  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_13
TERM name = c1r2_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_14      
		mux offset = c1r1_mux_da_14
mux_num = 14  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_14
TERM name = c1r1_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12      
		mux offset = c1r2_mux_db_12
mux_num = 12  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_12
TERM name = c1r2_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_13      
		mux offset = c1r1_mux_da_13
mux_num = 13  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_13
TERM name = c1r1_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11      
		mux offset = c1r2_mux_db_11
mux_num = 11  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_11
TERM name = c1r2_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_12      
		mux offset = c1r1_mux_da_12
mux_num = 12  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_12
TERM name = c1r1_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10      
		mux offset = c1r2_mux_db_10
mux_num = 10  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r2_mux_db_10
TERM name = c1r2_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_11      
		mux offset = c1r1_mux_da_11
mux_num = 11  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_11
TERM name = c1r1_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_10      
		mux offset = c1r1_mux_da_10
mux_num = 10  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_10
TERM name = c1r1_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_9      
		mux offset = c1r1_mux_da_9
mux_num = 9  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_9
TERM name = c1r1_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_8      
		mux offset = c1r1_mux_da_8
mux_num = 8  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_8
TERM name = c1r1_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_7      
		mux offset = c1r1_mux_da_7
mux_num = 7  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_7
TERM name = c1r1_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_6      
		mux offset = c1r1_mux_da_6
mux_num = 6  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_6
TERM name = c1r1_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_5      
		mux offset = c1r1_mux_da_5
mux_num = 5  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_5
TERM name = c1r1_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_4      
		mux offset = c1r1_mux_da_4
mux_num = 4  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_4
TERM name = c1r1_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_3      
		mux offset = c1r1_mux_da_3
mux_num = 3  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_3
TERM name = c1r1_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_2      
		mux offset = c1r1_mux_da_2
mux_num = 2  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_2
TERM name = c1r1_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_1      
		mux offset = c1r1_mux_da_1
mux_num = 1  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_1
TERM name = c1r1_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_da_0      
		mux offset = c1r1_mux_da_0
mux_num = 0  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r1_mux_da_0
TERM name = c1r1_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_9

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_9      
		mux offset = c1r4_mux_da_9
mux_num = 9  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_9
TERM name = c1r4_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_8

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_8      
		mux offset = c1r4_mux_da_8
mux_num = 8  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_8
TERM name = c1r4_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_7

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_7      
		mux offset = c1r4_mux_da_7
mux_num = 7  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_7
TERM name = c1r4_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_6

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_6      
		mux offset = c1r4_mux_da_6
mux_num = 6  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_6
TERM name = c1r4_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_5

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_5      
		mux offset = c1r4_mux_da_5
mux_num = 5  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_5
TERM name = c1r4_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_4

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_4      
		mux offset = c1r4_mux_da_4
mux_num = 4  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_4
TERM name = c1r4_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_3

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_3      
		mux offset = c1r4_mux_da_3
mux_num = 3  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_3
TERM name = c1r4_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_2

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_2      
		mux offset = c1r4_mux_da_2
mux_num = 2  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_2
TERM name = c1r4_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_1

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_1      
		mux offset = c1r4_mux_da_1
mux_num = 1  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_1
TERM name = c1r4_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_0

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_da_0      
		mux offset = c1r4_mux_da_0
mux_num = 0  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r4_mux_da_0
TERM name = c1r4_da [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_17      
		mux offset = c1r3_mux_db_17
mux_num = 17  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_17
TERM name = c1r3_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_16      
		mux offset = c1r3_mux_db_16
mux_num = 16  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_16
TERM name = c1r3_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_17      
		mux offset = c1r2_mux_da_17
mux_num = 17  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_17
TERM name = c1r2_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15      
		mux offset = c1r3_mux_db_15
mux_num = 15  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_15
TERM name = c1r3_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_16      
		mux offset = c1r2_mux_da_16
mux_num = 16  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_16
TERM name = c1r2_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14      
		mux offset = c1r3_mux_db_14
mux_num = 14  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_14
TERM name = c1r3_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_15      
		mux offset = c1r2_mux_da_15
mux_num = 15  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_15
TERM name = c1r2_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13      
		mux offset = c1r3_mux_db_13
mux_num = 13  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_13
TERM name = c1r3_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_14      
		mux offset = c1r2_mux_da_14
mux_num = 14  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_14
TERM name = c1r2_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12      
		mux offset = c1r3_mux_db_12
mux_num = 12  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_12
TERM name = c1r3_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_13      
		mux offset = c1r2_mux_da_13
mux_num = 13  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_13
TERM name = c1r2_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11      
		mux offset = c1r3_mux_db_11
mux_num = 11  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_11
TERM name = c1r3_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_12      
		mux offset = c1r2_mux_da_12
mux_num = 12  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_12
TERM name = c1r2_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10      
		mux offset = c1r3_mux_db_10
mux_num = 10  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_10
TERM name = c1r3_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_11      
		mux offset = c1r2_mux_da_11
mux_num = 11  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_11
TERM name = c1r2_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_da_10      
		mux offset = c1r2_mux_da_10
mux_num = 10  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r2_mux_da_10
TERM name = c1r2_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9      
		mux offset = c1r3_mux_db_9
mux_num = 9  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_9
TERM name = c1r3_db [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8      
		mux offset = c1r3_mux_db_8
mux_num = 8  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_8
TERM name = c1r3_db [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7      
		mux offset = c1r3_mux_db_7
mux_num = 7  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_7
TERM name = c1r3_db [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6      
		mux offset = c1r3_mux_db_6
mux_num = 6  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_6
TERM name = c1r3_db [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5      
		mux offset = c1r3_mux_db_5
mux_num = 5  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_5
TERM name = c1r3_db [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4      
		mux offset = c1r3_mux_db_4
mux_num = 4  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_4
TERM name = c1r3_db [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3      
		mux offset = c1r3_mux_db_3
mux_num = 3  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_3
TERM name = c1r3_db [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2      
		mux offset = c1r3_mux_db_2
mux_num = 2  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_2
TERM name = c1r3_db [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1      
		mux offset = c1r3_mux_db_1
mux_num = 1  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_1
TERM name = c1r3_db [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0      
		mux offset = c1r3_mux_db_0
mux_num = 0  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_db_0
TERM name = c1r3_db [0]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_17      
		mux offset = c1r4_mux_db_17
mux_num = 17  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_17
TERM name = c1r4_db [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_16      
		mux offset = c1r4_mux_db_16
mux_num = 16  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_16
TERM name = c1r4_db [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_17

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_17      
		mux offset = c1r3_mux_da_17
mux_num = 17  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_17
TERM name = c1r3_da [17]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15      
		mux offset = c1r4_mux_db_15
mux_num = 15  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_15
TERM name = c1r4_db [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_16

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_16      
		mux offset = c1r3_mux_da_16
mux_num = 16  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_16
TERM name = c1r3_da [16]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14      
		mux offset = c1r4_mux_db_14
mux_num = 14  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_14
TERM name = c1r4_db [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_15

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_15      
		mux offset = c1r3_mux_da_15
mux_num = 15  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_15
TERM name = c1r3_da [15]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13      
		mux offset = c1r4_mux_db_13
mux_num = 13  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_13
TERM name = c1r4_db [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_14

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_14      
		mux offset = c1r3_mux_da_14
mux_num = 14  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_14
TERM name = c1r3_da [14]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12      
		mux offset = c1r4_mux_db_12
mux_num = 12  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_12
TERM name = c1r4_db [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_13

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_13      
		mux offset = c1r3_mux_da_13
mux_num = 13  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_13
TERM name = c1r3_da [13]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11      
		mux offset = c1r4_mux_db_11
mux_num = 11  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_11
TERM name = c1r4_db [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_12

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_12      
		mux offset = c1r3_mux_da_12
mux_num = 12  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_12
TERM name = c1r3_da [12]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10      
		mux offset = c1r4_mux_db_10
mux_num = 10  mux_type = b  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r4_mux_db_10
TERM name = c1r4_db [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_11

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_11      
		mux offset = c1r3_mux_da_11
mux_num = 11  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_11
TERM name = c1r3_da [11]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_10

PCK_LOCATION = "C31R13.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_da_10      
		mux offset = c1r3_mux_da_10
mux_num = 10  mux_type = a  loc = C31R13    Old loc = "C31R13.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R13.emb_guts.emb18k_wrap.c1r3_mux_da_10
TERM name = c1r3_da [10]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_9

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_9      
		mux offset = c1r3_mux_da_9
mux_num = 9  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_9
TERM name = c1r3_da [9]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_8

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_8      
		mux offset = c1r3_mux_da_8
mux_num = 8  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_8
TERM name = c1r3_da [8]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_7

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_7      
		mux offset = c1r3_mux_da_7
mux_num = 7  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_7
TERM name = c1r3_da [7]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_6

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_6      
		mux offset = c1r3_mux_da_6
mux_num = 6  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_6
TERM name = c1r3_da [6]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_5

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_5      
		mux offset = c1r3_mux_da_5
mux_num = 5  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_5
TERM name = c1r3_da [5]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_4

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_4      
		mux offset = c1r3_mux_da_4
mux_num = 4  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_4
TERM name = c1r3_da [4]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_3

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_3      
		mux offset = c1r3_mux_da_3
mux_num = 3  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_3
TERM name = c1r3_da [3]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_2

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_2      
		mux offset = c1r3_mux_da_2
mux_num = 2  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_2
TERM name = c1r3_da [2]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_1

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_1      
		mux offset = c1r3_mux_da_1
mux_num = 1  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_1
TERM name = c1r3_da [1]

Processing EMBMUX  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_0

PCK_LOCATION = "C31R17.emb18k_wrap.emb18k"
inst_name = u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_da_0      
		mux offset = c1r3_mux_da_0
mux_num = 0  mux_type = a  loc = C31R17    Old loc = "C31R17.emb_guts.emb18k_wrap.emb18k"      and new loc = C31R17.emb_guts.emb18k_wrap.c1r3_mux_da_0
TERM name = c1r3_da [0]

Time before prune_extraneous:- Current time:- 2015-04-27 13:43:58.000

Warning: MUX2S C39R14_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C39R15_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C39R16_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C37R14_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C9R16_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C37R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C37R12_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C23R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C13R16_ble2_mux_dx1 does not drive anything: killing
Warning: MUX2S C9R16_ble2_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R13_ble0_mux_dx0 does not drive anything: killing
Warning: CONST C35R13_ble0_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R13_ble0_select does not drive anything: killing
Warning: MUX2S C37R16_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R14_ble0_mux_dx0 does not drive anything: killing
Warning: CONST C35R14_ble0_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R14_ble0_select does not drive anything: killing
Warning: MUX2S C35R15_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C37R12_ble2_mux_dx1 does not drive anything: killing
Warning: MUX2S C29R13_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C23R16_ble1_mux_dx0 does not drive anything: killing
Warning: MUX2S C35R13_ble1_mux_dx0 does not drive anything: killing
Warning: CONST C35R13_ble1_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R13_ble1_select does not drive anything: killing
Warning: MUX2S C29R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R14_ble1_mux_dx0 does not drive anything: killing
Warning: CONST C35R14_ble1_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R14_ble1_select does not drive anything: killing
Warning: MUX2S C35R15_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R16_ble1_mux_dx0 does not drive anything: killing
Warning: MUX2S C29R19_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C15R16_ble0_mux_dx0 does not drive anything: killing
Warning: MUX2S C35R13_ble2_mux_dx0 does not drive anything: killing
Warning: CONST C35R13_ble2_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R13_ble2_select does not drive anything: killing
Warning: MUX2S C35R14_ble2_mux_dx0 does not drive anything: killing
Warning: CONST C35R14_ble2_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R14_ble2_select does not drive anything: killing
Warning: MUX2S C27R15_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R16_ble2_mux_dx1 does not drive anything: killing
Warning: MUX2S C39R11_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C27R12_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R13_ble3_mux_dx0 does not drive anything: killing
Warning: CONST C35R13_ble3_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R13_ble3_select does not drive anything: killing
Warning: MUX2S C39R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R14_ble3_mux_dx0 does not drive anything: killing
Warning: CONST C35R14_ble3_const does not drive anything: killing
Warning: CFGMUX2_S1 C35R14_ble3_select does not drive anything: killing
Warning: MUX2S C9R16_ble0_mux_dx1 does not drive anything: killing
Warning: MUX2S C39R10_ble1_mux_dx1 does not drive anything: killing
Warning: MUX2S C33R13_ble2_mux_dx1 does not drive anything: killing
Warning: MUX2S C35R16_ble3_mux_dx0 does not drive anything: killing
Warning: MUX2S C39R12_ble1_mux_dx1 does not drive anything: killing

Time After prune_extraneous:- Current time:- 2015-04-27 13:43:58.000

Time before pack report(finish):- Current time:- 2015-04-27 13:43:58.000
Report...
cs_pack version : alpha
compiled on     : Fri Jan 30 10:28:49 2015
----------------------------------------------------
Warning: sfb pointer is invalid(null).
Block Utilization:
             LES:    136 of    960 used
             DSP:      0 of     16 used
             EMB:      2 of     32 used
----------------------------------------------------
Device Utilization:
            LUT4:    299 of  11520 used ( 2.60%)
            REGS:    356 of   7680 used ( 4.64%)
           MUX2S:      0 of   7680 used
----------------------------------------------------

Carry Chains:
	1 carry chains detected
	longest carry chain is 2 les
	average carry chain is 2.00 les

average clb utilization: 
	lut 27.48%
	reg 32.72%
lut usage histogram
-------------------
 100.00%                                                                                          
 090.00%                                                                                          
 080.00%                                                                                          
 070.00%                                                                                          
 060.00%                                                                                          
 050.00%                                                                                          
 040.00%                                                                                          
 030.00%                                                                                          
 020.00%              X                                                                           
 010.00%    X         X         X         X         X                                             
 000.00%    X         X         X         X         X         X         X         X               
-------------------------------------------------------------------------------------------------
        <      0> <      1> <      2> <      3> <      4> <      5> <      6> <      7> <      8> 
        (     23) (     39) (     21) (     22) (     15) (      8) (      4) (      4) (      0) 
        [ 16.91%] [ 28.68%] [ 15.44%] [ 16.18%] [ 11.03%] [  5.88%] [  2.94%] [  2.94%] [  0.00%] 

reg usage histogram
-------------------
 100.00%                                                                                          
 090.00%                                                                                          
 080.00%                                                                                          
 070.00%                                                                                          
 060.00%                                                                                          
 050.00%                                                                                          
 040.00%                                                                                          
 030.00%                                                                                          
 020.00%              X         X                                                                 
 010.00%              X         X         X                                                       
 000.00%    X         X         X         X         X         X         X         X         X     
-------------------------------------------------------------------------------------------------
        <      0> <      1> <      2> <      3> <      4> <      5> <      6> <      7> <      8> 
        (     12) (     40) (     35) (     16) (     10) (      6) (      3) (      2) (     12) 
        [  8.82%] [ 29.41%] [ 25.74%] [ 11.76%] [  7.35%] [  4.41%] [  2.21%] [  1.47%] [  8.82%] 

ble usage histogram
-------------------
 100.00%                                                  
 090.00%                                                  
 080.00%                                                  
 070.00%                                                  
 060.00%                                                  
 050.00%                                                  
 040.00%                                                  
 030.00%                                            X     
 020.00%              X         X         X         X     
 010.00%              X         X         X         X     
 000.00%              X         X         X         X     
---------------------------------------------------------
        <      0> <      1> <      2> <      3> <      4> 
        (      0) (     29) (     34) (     32) (     41) 
        [  0.00%] [ 21.32%] [ 25.00%] [ 23.53%] [ 30.15%] 


I/07056: Pack successful
I/07060: Writing db file to db/chip_pack.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_pack.v
ANDARA: ###############################
ANDARA: # Ending step: pack 
ANDARA: ###############################
Total cputime=cputime = 1.15(sec)  used memory=18.2521(MB) peak memory=19.5418(MB)
ANDARA: ###############################
ANDARA: # Starting step: route 
ANDARA: ###############################

(c) 2013 CME, Inc. All rights reserved.


	CSTOOLS Executable Release 1.0 Built on Fri Jan 30 10:28:49 2015 

In load array...array27x49

Initializing Architecture griffin-2.0
Read file arch/general/M7S_fabric.lib
Read file arch/general/griffin.lib
ANDARA: Reading SDC file: constraint/myconstraint.sdc
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/andara/cstests/dev/lib/special.sdc
ANDARA: Reading SDC file: f:/capital_micro/primace7.3/bin/template/project/propagated_clock.sdc

 ******** CURRENT PLB ROUTER CONFIGURATION *********
 MAX_ITER                   60
 MUX_CONFIG_CONFLICT_COST   2000
 RELAXATION_RATE            10
 TIMING_RELAX               1
 SLACK_TOLERANCE            2
 HISTORY_FACTOR             40
 CONTENDER_FACTOR           120
 INCREMENT_CONTENDER_FACTOR 15
 DUMP_CONGEST_EVERY_ITER    0
 EXIT_AT_FIRST_SOLTUION     1
 HIGH_EFFORT_WNS            1
 ERROR_CONTINUE             0
 ***********************************************
Setting done for M7A architecture 
Reading delay values from f:/capital_micro/primace7.3/andara/csdata/M7S/rgraph/rgraph_delay
Reading delay and future cost values
Memory Increase: 0, After loading delay values
Reading the routing graph from f:/capital_micro/primace7.3/andara/csdata/M7S/rgraph/rgraph_arch
Memory Increase: 0, After loading routing graph
Setting done for M7A architecture 

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/DeviceToIoPackageMapping.txt
Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/IoPackageInfo.txt
Reading file demo_sd_to_lcd.aoc
I/08046: Loaded Device : M7A12N0F484C7.

Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/fb_all_plc_loc_file.txt
move DLLout1 to the front of list
This design has 1158 cell instances (307 LUT inst, 0.3).
Build timing graph with Nodes=5755 edges=8729 
Loaded arch is: array27x49
info: reading xbar delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/ixbar_delay_table

Reading LP intra-connections info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/le_intl_delays-3

Reading FB ports delay info: f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/port_delay-3

Net-list statistics:among 1577 nets and 3727 sinks,
==============================================
1 sinks : 1021 ( 64.74%) nets,  27.39% sinks 
2 sinks : 193 ( 12.24%) nets,  10.36% sinks 
3 sinks : 94 (  5.96%) nets,   7.57% sinks 
4 sinks : 105 (  6.66%) nets,  11.27% sinks 
5 sinks : 47 (  2.98%) nets,   6.31% sinks 
6 sinks : 26 (  1.65%) nets,   4.19% sinks 
7 sinks : 12 (  0.76%) nets,   2.25% sinks 
8 sinks : 52 (  3.30%) nets,  11.16% sinks 
9 sinks : 3 (  0.19%) nets,   0.72% sinks 
10 sinks : 6 (  0.38%) nets,   1.61% sinks 
11 sinks : 4 (  0.25%) nets,   1.18% sinks 
12 sinks : 5 (  0.32%) nets,   1.61% sinks 
14 sinks : 1 (  0.06%) nets,   0.38% sinks 
16 sinks : 1 (  0.06%) nets,   0.43% sinks 
28 sinks : 1 (  0.06%) nets,   0.75% sinks 
47 sinks : 1 (  0.06%) nets,   1.26% sinks 
49 sinks : 1 (  0.06%) nets,   1.31% sinks 
55 sinks : 1 (  0.06%) nets,   1.48% sinks 
96 sinks : 1 (  0.06%) nets,   2.58% sinks 
101 sinks : 1 (  0.06%) nets,   2.71% sinks 
130 sinks : 1 (  0.06%) nets,   3.49% sinks 
Total VCC = 4838 GND = 7382
Use Anchor Mechanism 
Re computing delay if routed db is loaded
WNS= 3508.3 ps  TNS= 0.000 ns  N_nodes__neg_slack= 0  N_neg_endpoints= 0  N_endpoints= 880
Warning: File with clock name missing

Warning: Router to pick automatically

WNS= -565.2 ps  TNS= -1.304 ns  N_nodes__neg_slack= 62  N_neg_endpoints= 5  N_endpoints= 880
Iter 1: shared = 17, net Routed=1577, timing = -565.187134, cputime = 4.79(sec) 
WNS= 171.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 58  N_neg_endpoints= 0  N_endpoints= 880
Iter 2: shared = 6, net Routed=27, timing = 171.453979, cputime = 0.45(sec) 
Start analyze routing congestion of iter 2..
<2>Term (16, 10)C34R11_xbar_tile.xbar_0.oxbar.xy [21]:
Net : @
Net : A
<2>Term (5, 15)C12R16_xbar_tile.xbar_0.ixbar0.z0 [2]:
Net : B
Net : C
<2>Term (16, 10)C34R11_xbar_tile.xbar_0.oxbar.xy [0]:
Net : D
Net : E
<2>Term (16, 10)C34R11_xbar_tile.xbar_0.ixbar0.z3 [2]:
Net : F
Net : A
<2>Term (16, 10)C34R11_xbar_tile.xbar_0.oxbar.xy [7]:
Net : G
Net : A
End of analyze routing congestion of iter 2..
WNS= 171.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 58  N_neg_endpoints= 0  N_endpoints= 880
Iter 3: shared = 2, net Routed=8, timing = 171.453979, cputime = 0.17(sec) 
Start analyze routing congestion of iter 3..
<2>Term (5, 15)C12R16_xbar_tile.xbar_0.ixbar1.z4 [3]:
Net : H
Net : D
<2>Term (5, 15)C12R16_xbar_tile.xbar_0.ixbar2.z2 [0]:
Net : I
Net : J
End of analyze routing congestion of iter 3..
WNS= 171.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 58  N_neg_endpoints= 0  N_endpoints= 880
Iter 4: shared = 0, net Routed=3, timing = 171.453979, cputime = 0.08(sec) 
I/08032: Best solution till now. Storing trace.
I/08030: SORTING TRACE 
I/08031: PLB-route successful!
IN function to print resource usage
I/07060: Writing db file to db/chip_rte.db
I/07061: Exporting cell demo_sd_to_lcd to verilog file: netlist/chip_rte.v
Build timing graph with Nodes=5884 edges=8729 

202 out of 793 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing -- HOLD Time Check
	 -nworst 1 
	 -max_paths 1 
	 total paths found 1 
****************************************

#### Path 1 ##########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  106p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)     0
- Hold time                                                              800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          2153

Starting arrival time                                                   1737
+ Data path delay                                                        522
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2259

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1737.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk [C33R16]          u_sdram_to_RGB_emb_addr_wr_r__reg[8].sclk_out
REGS        [15 15 0]   154.00  1891.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 12 -1]  367.64  2258.65          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

============ Timing Summary ================
WNS= 105.6 ps  TNS= 0.000 ns  N_nodes__neg_slack= 58  N_neg_endpoints= 0  N_endpoints= 880

Build timing graph with Nodes=5884 edges=8729 

202 out of 793 registers are not clocked by a user defined clock.
****************************************
	 cs_report_timing
	 -nworst 1 
	 -max_paths 500 
	 total paths found 477 
****************************************

#### Path 1 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf/clk
Path slack  171p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4336
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           6074

Data path   XY                                    instance/pin name                                                                                                
model name  location      delay       AT  fanout  [CR location]                                                   net name                                         
----------  ----------  -------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]    154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]     404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]     137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]    747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]    137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]     622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]     142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [18 13 -1]  1193.81  6073.90          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20].lbuf/en [C39R14]  ii0642|dx_net                                    

#### Path 2 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf/clk
Path slack  180p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4327
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           6065

Data path   XY                                    instance/pin name                                                                                                
model name  location      delay       AT  fanout  [CR location]                                                   net name                                         
----------  ----------  -------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]    154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]     404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]     137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]    747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]    137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]     622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]     142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [18 12 -1]  1184.87  6064.95          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17].lbuf/en [C39R13]  ii0642|dx_net                                    

#### Path 3 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf/clk
Path slack  183p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4325
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           6063

Data path   XY                                    instance/pin name                                                                                               
model name  location      delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  -------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]    154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]     404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]     137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LUT4        [13 8 0]     622.59  4738.08          ii0642/f3 [C29R9]                                              ii0589|dx_net                                    
LUT4        [13 8 0]     142.00  4880.08      12  ii0642/dx [C29R9]                                              ii0642|dx_net                                    
LBUF        [18 11 -1]  1182.51  6062.59          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].lbuf/en [C39R12]  ii0642|dx_net                                    

#### Path 4 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf/clk
Path slack  271p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4237
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5975

Data path   XY                                   instance/pin name                                                                                                
model name  location     delay       AT  fanout  [CR location]                                                   net name                                         
----------  ---------  -------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]    622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]    142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [17 9 -1]  1094.75  5974.84          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16].lbuf/en [C37R10]  ii0642|dx_net                                    

#### Path 5 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf/clk
Path slack  279p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4229
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5967

Data path   XY                                   instance/pin name                                                                                                
model name  location     delay       AT  fanout  [CR location]                                                   net name                                         
----------  ---------  -------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]    622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]    142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [18 9 -1]  1086.54  5966.63          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].lbuf/en [C39R10]  ii0642|dx_net                                    

#### Path 6 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf/clk
Path slack  283p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4224
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5962

Data path   XY                                    instance/pin name                                                                                               
model name  location      delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  -------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]    154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]     404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]     137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LUT4        [13 8 0]     622.59  4738.08          ii0642/f3 [C29R9]                                              ii0589|dx_net                                    
LUT4        [13 8 0]     142.00  4880.08      12  ii0642/dx [C29R9]                                              ii0642|dx_net                                    
LBUF        [20 11 -1]  1081.78  5961.86          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9].lbuf/en [C43R12]  ii0642|dx_net                                    

#### Path 7 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf/clk
Path slack  350p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4157
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5895

Data path   XY                                    instance/pin name                                                                                               
model name  location      delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  -------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]    154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]     137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]     404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]     137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]    137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LUT4        [13 8 0]     622.59  4738.08          ii0642/f3 [C29R9]                                              ii0589|dx_net                                    
LUT4        [13 8 0]     142.00  4880.08      12  ii0642/dx [C29R9]                                              ii0642|dx_net                                    
LBUF        [18 10 -1]  1015.01  5895.09          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6].lbuf/en [C39R11]  ii0642|dx_net                                    

#### Path 8 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf/clk
Path slack  384p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       4123
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5861

Data path   XY                                   instance/pin name                                                                                                
model name  location     delay       AT  fanout  [CR location]                                                   net name                                         
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]    622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]    142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [17 12 -1]  981.31  5861.39          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].lbuf/en [C37R13]  ii0642|dx_net                                    

#### Path 9 ##########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf/clk
Path slack  527p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5719

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                                 net name                                         
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                            ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                            ii0589|dx_net                                    
LUT4        [13 8 0]   622.59  4738.08          ii0642/f3 [C29R9]                                             ii0589|dx_net                                    
LUT4        [13 8 0]   142.00  4880.08      12  ii0642/dx [C29R9]                                             ii0642|dx_net                                    
LBUF        [18 8 -1]  838.60  5718.68          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].lbuf/en [C39R9]  ii0642|dx_net                                    

#### Path 10 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf/clk
Path slack  531p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3977
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5715

Data path   XY                                  instance/pin name                                                                                               
model name  location    delay       AT  fanout  [CR location]                                                  net name                                         
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LUT4        [13 8 0]   622.59  4738.08          ii0642/f3 [C29R9]                                              ii0589|dx_net                                    
LUT4        [13 8 0]   142.00  4880.08      12  ii0642/dx [C29R9]                                              ii0642|dx_net                                    
LBUF        [16 7 -1]  834.62  5714.70          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13].lbuf/en [C35R8]  ii0642|dx_net                                    

#### Path 11 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/sclk
Path slack  752p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3928
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5666

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [16 11 9]   538.79  2986.57          ii0592/f1 [C35R12]                                              ii0591|dx_net                                          
LUT4        [16 11 9]    78.00  3064.57       7  ii0592/dx [C35R12]                                              ii0592|dx_net                                          
LUT4        [16 14 7]   703.41  3767.98          ii0609/f1 [C35R15]                                              ii0592|dx_net                                          
LUT4        [16 14 7]    78.00  3845.98       1  ii0609/dx [C35R15]                                              ii0609|dx_net                                          
MUX2S       [16 14 10]    0.00  3845.98          C35R15_ble2_mux_dx0/in0 [C35R15]                                ii0609|dx_net                                          
MUX2S       [16 14 10]   40.00  3885.98       2  C35R15_ble2_mux_dx0/out [C35R15]                                C35R15_mux0_ble2_out_0                                 
LUT4        [16 11 3]   621.79  4507.77          ii0611/f1 [C35R12]                                              C35R15_mux0_ble2_out_0                                 
LUT4        [16 11 3]    78.00  4585.77       1  ii0611/dx [C35R12]                                              ii0611|dx_net                                          
LUT4        [16 10 3]   579.39  5165.17          ii0628/f1 [C35R11]                                              ii0611|dx_net                                          
LUT4        [16 10 3]    78.00  5243.17       1  ii0628/dx [C35R11]                                              ii0628|dx_net                                          
REGS        [16 10 1]   422.82  5665.98          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[0]/di [C35R11]          ii0628|dx_net                                          

#### Path 12 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf/clk
Path slack  754p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3754
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5492

Data path   XY                                   instance/pin name                                                                                                
model name  location     delay       AT  fanout  [CR location]                                                   net name                                         
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]    622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]    142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [13 10 -1]  611.74  5491.83          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].lbuf/en [C29R11]  ii0642|dx_net                                    

#### Path 13 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf/clk
Path slack  766p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3742
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5480

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                   net name                                         
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                               u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                               ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                              ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                              ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                              ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                              ii0589|dx_net                                    
LUT4        [13 8 0]   622.59  4738.08          ii0642/f3 [C29R9]                                               ii0589|dx_net                                    
LUT4        [13 8 0]   142.00  4880.08      12  ii0642/dx [C29R9]                                               ii0642|dx_net                                    
LBUF        [15 9 -1]  599.43  5479.52          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18].lbuf/en [C33R10]  ii0642|dx_net                                    

#### Path 14 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf/clk
Path slack  767p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3740
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5478

Data path   XY                                   instance/pin name                                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                    net name                                               
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                               u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                               ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                               ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                               ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                 ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                 C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                               C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                               ii0739|dx_net                                          
LUT4        [15 15 6]   803.29  4449.32          ii0742/f0 [C33R16]                                               ii0739|dx_net                                          
LUT4        [15 15 6]    62.00  4511.32       3  ii0742/dx [C33R16]                                               ii0742|dx_net                                          
LBUF        [17 10 -1]  966.64  5477.96          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].lbuf/en [C37R11]  ii0742|dx_net                                          

#### Path 15 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/sclk
Path slack  831p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3849
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5587

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                              ii0739|dx_net                                          
LUT4        [16 14 9]   547.62  4193.65          ii0740/f1 [C35R15]                                              ii0739|dx_net                                          
LUT4        [16 14 9]    78.00  4271.65       8  ii0740/dx [C35R15]                                              ii0740|dx_net                                          
LUT4        [16 10 6]   733.40  5005.05          ii0762/f2 [C35R11]                                              ii0740|dx_net                                          
LUT4        [16 10 6]   137.00  5142.05       1  ii0762/dx [C35R11]                                              ii0762|dx_net                                          
REGS        [17 10 6]   445.29  5587.33          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[2]/di [C37R11]      ii0762|dx_net                                          

#### Path 16 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/sclk
Path slack  921p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3760
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5498

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                              ii0739|dx_net                                          
LUT4        [16 14 9]   547.62  4193.65          ii0740/f1 [C35R15]                                              ii0739|dx_net                                          
LUT4        [16 14 9]    78.00  4271.65       8  ii0740/dx [C35R15]                                              ii0740|dx_net                                          
LUT4        [16 11 2]   653.63  4925.28          ii0767/f1 [C35R12]                                              ii0740|dx_net                                          
LUT4        [16 11 2]    78.00  5003.28       1  ii0767/dx [C35R12]                                              ii0767|dx_net                                          
MUX2S       [16 11 4]     0.00  5003.28          C35R12_ble0_mux_dx1/in0 [C35R12]                                ii0767|dx_net                                          
MUX2S       [16 11 4]    40.00  5043.28       1  C35R12_ble0_mux_dx1/out [C35R12]                                C35R12_mux0_ble0_out_1                                 
REGS        [16 11 9]   454.53  5497.80          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7]/di [C35R12]      C35R12_mux0_ble0_out_1                                 

#### Path 17 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf/clk
Path slack  969p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3538
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5276

Data path   XY                                   instance/pin name                                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                    net name                                               
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                               u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                               ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                               ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                               ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                 ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                 C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                               C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                               ii0739|dx_net                                          
LUT4        [15 15 6]   803.29  4449.32          ii0742/f0 [C33R16]                                               ii0739|dx_net                                          
LUT4        [15 15 6]    62.00  4511.32       3  ii0742/dx [C33R16]                                               ii0742|dx_net                                          
LBUF        [13 13 -1]  764.97  5276.29          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1].lbuf/en [C29R14]  ii0742|dx_net                                          

#### Path 18 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/sclk
Path slack  1036p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3644
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5382

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [16 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b [C35R12]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
REGS        [16 11 0]  154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/qx [C35R12]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  261.46  2153.47          ii0583/f3 [C35R12]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  142.00  2295.47       1  ii0583/dx [C35R12]                                              ii0583|dx_net                                          
MUX2S       [16 11 4]    0.00  2295.47          C35R12_ble0_mux_dx0/in0 [C35R12]                                ii0583|dx_net                                          
MUX2S       [16 11 4]   40.00  2335.47       6  C35R12_ble0_mux_dx0/out [C35R12]                                C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  430.15  2765.62          ii0584/f2 [C35R15]                                              C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  137.00  2902.62       1  ii0584/dx [C35R15]                                              ii0584|dx_net                                          
MUX2S       [16 14 7]    0.00  2902.62          C35R15_ble1_mux_dx0/in1 [C35R15]                                ii0584|dx_net                                          
MUX2S       [16 14 7]   38.00  2940.62       4  C35R15_ble1_mux_dx0/out [C35R15]                                C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]  875.76  3816.38          ii0585/f0 [C29R13]                                              C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]   62.00  3878.38       1  ii0585/dx [C29R13]                                              ii0585|dx_net                                          
MUX2S       [13 12 7]    0.00  3878.38          C29R13_ble1_mux_dx1/in1 [C29R13]                                ii0585|dx_net                                          
MUX2S       [13 12 7]   38.00  3916.38       4  C29R13_ble1_mux_dx1/out [C29R13]                                C29R13_mux0_ble1_out_1                                 
LUT4        [10 10 0]  926.27  4842.65          ii0586/f2 [C23R11]                                              C29R13_mux0_ble1_out_1                                 
LUT4        [10 10 0]  137.00  4979.65       1  ii0586/dx [C23R11]                                              ii0586|dx_net                                          
REGS        [11 10 0]  402.25  5381.90          u_sdram_to_RGB_u_ahb_master_addr_count__reg[0]/di [C25R11]      ii0586|dx_net                                          

#### Path 19 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/sclk
Path slack  1076p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3604
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5342

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                              ii0739|dx_net                                          
LUT4        [16 14 9]   547.62  4193.65          ii0740/f1 [C35R15]                                              ii0739|dx_net                                          
LUT4        [16 14 9]    78.00  4271.65       8  ii0740/dx [C35R15]                                              ii0740|dx_net                                          
LUT4        [16 14 2]   397.08  4668.72          ii0765/f0 [C35R15]                                              ii0740|dx_net                                          
LUT4        [16 14 2]    62.00  4730.72       1  ii0765/dx [C35R15]                                              ii0765|dx_net                                          
MUX2S       [16 14 4]     0.00  4730.72          C35R15_ble0_mux_dx0/in1 [C35R15]                                ii0765|dx_net                                          
MUX2S       [16 14 4]    38.00  4768.72       1  C35R15_ble0_mux_dx0/out [C35R15]                                C35R15_mux0_ble0_out_0                                 
REGS        [16 11 6]   573.78  5342.50          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[5]/di [C35R12]      C35R15_mux0_ble0_out_0                                 

#### Path 20 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf/clk
Path slack  1119p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3388
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5126

Data path   XY                                   instance/pin name                                                                                                       
model name  location     delay       AT  fanout  [CR location]                                                    net name                                               
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                               u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                               ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                               ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                               ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                 ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                 C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                               C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                               ii0739|dx_net                                          
LUT4        [15 15 6]   803.29  4449.32          ii0742/f0 [C33R16]                                               ii0739|dx_net                                          
LUT4        [15 15 6]    62.00  4511.32       3  ii0742/dx [C33R16]                                               ii0742|dx_net                                          
LBUF        [16 11 -1]  614.63  5125.95          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].lbuf/en [C35R12]  ii0742|dx_net                                          

#### Path 21 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf/clk
Path slack  1179p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3328
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5066

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LBUF        [16 13 -1]  950.52  5066.01          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7].lbuf/en [C35R14]  ii0589|dx_net                                    

#### Path 22 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/sclk
Path slack  1218p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3462
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5200

Data path          XY                                   instance/pin name                                                                                                
model name         location     delay       AT  fanout  [CR location]                                                net name                                            
-----------------  ----------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REGS               [15 12 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b [C33R13]  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out
REGS               [15 12 0]   154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/qx [C33R13]      u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4               [15 12 8]   227.14  2119.15          ii0581/f1 [C33R13]                                           u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4               [15 12 8]    78.00  2197.15       1  ii0581/dx [C33R13]                                           ii0581|dx_net                                       
MUX2S              [15 12 10]    0.00  2197.15          C33R13_ble2_mux_dx0/in1 [C33R13]                             ii0581|dx_net                                       
MUX2S              [15 12 10]   38.00  2235.15       2  C33R13_ble2_mux_dx0/out [C33R13]                             C33R13_mux0_ble2_out_0                              
LUT4               [13 12 5]   590.99  2826.14          ii0582/f3 [C29R13]                                           C33R13_mux0_ble2_out_0                              
LUT4               [13 12 5]   142.00  2968.14       2  ii0582/dx [C29R13]                                           ii0582|dx_net                                       
MUX2S              [13 12 7]     0.00  2968.14          C29R13_ble1_mux_dx0/in1 [C29R13]                             ii0582|dx_net                                       
MUX2S              [13 12 7]    38.00  3006.14       4  C29R13_ble1_mux_dx0/out [C29R13]                             C29R13_mux0_ble1_out_0                              
LUT4C              [16 12 1]   657.13  3663.27          ii0743/f0 [C35R13]                                           C29R13_mux0_ble1_out_0                              
LUT4C              [16 12 1]    62.00  3725.27       1  ii0743/dx [C35R13]                                           sbid1_0_0_dx0_out                                   
CARRY_SKIP_OUT     [16 12 -1]    0.00  3725.27          sbid1_0_0_cso_logic/p0b [C35R13]                             sbid1_0_0_dx0_out                                   
CARRY_SKIP_OUT     [16 12 -1]  196.00  3921.27       1  sbid1_0_0_cso_logic/r4_out_b [C35R13]                        sbid1_0_0_r4_out_b                                  
CFG_CARRY_SKIP_IN  [16 13 -1]    0.00  3921.27          sbid1_0_1_csi_logic/r4_in_b [C35R14]                         sbid1_0_0_r4_out_b                                  
CFG_CARRY_SKIP_IN  [16 13 -1]  128.00  4049.27       1  sbid1_0_1_csi_logic/c_in [C35R14]                            sbid1_0_1_c_in                                      
LUT4C              [16 13 1]     0.00  4049.27          ii0747/ci [C35R14]                                           sbid1_0_1_c_in                                      
LUT4C              [16 13 1]    43.00  4092.27       1  ii0747/s [C35R14]                                            ii0747|s_net                                        
LUT4               [16 14 0]   466.75  4559.01          ii0764/f0 [C35R15]                                           ii0747|s_net                                        
LUT4               [16 14 0]    62.00  4621.01       1  ii0764/dx [C35R15]                                           ii0764|dx_net                                       
REGS               [16 11 3]   579.31  5200.32          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[4]/di [C35R12]   ii0764|dx_net                                       

#### Path 23 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/sclk
Path slack  1245p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3435
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5173

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [15 10 6]   614.46  4174.25          ii0662/f1 [C33R11]                                             ii0651|dx_net                                         
LUT4        [15 10 6]    78.00  4252.25       1  ii0662/dx [C33R11]                                             ii0662|dx_net                                         
LUT4        [15 9 6]    362.03  4614.28          ii0663/f1 [C33R10]                                             ii0662|dx_net                                         
LUT4        [15 9 6]     78.00  4692.28       1  ii0663/dx [C33R10]                                             ii0663|dx_net                                         
REGS        [15 9 0]    480.88  5173.16          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[18]/di [C33R10]      ii0663|dx_net                                         

#### Path 24 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/sclk
Path slack  1247p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3434
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5172

Data path   XY                                   instance/pin name                                                                                                
model name  location     delay       AT  fanout  [CR location]                                                net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REGS        [15 12 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b [C33R13]  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out
REGS        [15 12 0]   154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/qx [C33R13]      u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4        [15 12 8]   227.14  2119.15          ii0581/f1 [C33R13]                                           u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4        [15 12 8]    78.00  2197.15       1  ii0581/dx [C33R13]                                           ii0581|dx_net                                       
MUX2S       [15 12 10]    0.00  2197.15          C33R13_ble2_mux_dx0/in1 [C33R13]                             ii0581|dx_net                                       
MUX2S       [15 12 10]   38.00  2235.15       2  C33R13_ble2_mux_dx0/out [C33R13]                             C33R13_mux0_ble2_out_0                              
LUT4        [13 12 5]   590.99  2826.14          ii0582/f3 [C29R13]                                           C33R13_mux0_ble2_out_0                              
LUT4        [13 12 5]   142.00  2968.14       2  ii0582/dx [C29R13]                                           ii0582|dx_net                                       
MUX2S       [13 12 7]     0.00  2968.14          C29R13_ble1_mux_dx0/in1 [C29R13]                             ii0582|dx_net                                       
MUX2S       [13 12 7]    38.00  3006.14       4  C29R13_ble1_mux_dx0/out [C29R13]                             C29R13_mux0_ble1_out_0                              
LUT4        [17 12 6]   546.59  3552.73          ii0612/f1 [C37R13]                                           C29R13_mux0_ble1_out_0                              
LUT4        [17 12 6]    78.00  3630.73       2  ii0612/dx [C37R13]                                           ii0612|dx_net                                       
LUT4        [17 10 0]   424.60  4055.33          ii0613/f2 [C37R11]                                           ii0612|dx_net                                       
LUT4        [17 10 0]   137.00  4192.33       5  ii0613/dx [C37R11]                                           ii0613|dx_net                                       
LUT4        [13 13 3]   782.09  4974.42          ii0741/f2 [C29R14]                                           ii0613|dx_net                                       
LUT4        [13 13 3]   137.00  5111.42       1  ii0741/dx [C29R14]                                           ii0741|dx_net                                       
REGS        [13 13 3]    60.20  5171.62          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[0]/di [C29R14]   ii0741|dx_net                                       

#### Path 25 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/sclk
Path slack  1262p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3418
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5156

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [15 12 4]   645.93  4205.71          ii0653/f0 [C33R13]                                             ii0651|dx_net                                         
LUT4        [15 12 4]    62.00  4267.71       1  ii0653/dx [C33R13]                                             ii0653|dx_net                                         
MUX2S       [15 12 7]     0.00  4267.71          C33R13_ble1_mux_dx0/in0 [C33R13]                               ii0653|dx_net                                         
MUX2S       [15 12 7]    40.00  4307.71       1  C33R13_ble1_mux_dx0/out [C33R13]                               C33R13_mux0_ble1_out_0                                
LUT4        [15 12 6]   136.20  4443.91          ii0654/f3 [C33R13]                                             C33R13_mux0_ble1_out_0                                
LUT4        [15 12 6]   142.00  4585.91       1  ii0654/dx [C33R13]                                             ii0654|dx_net                                         
REGS        [17 12 0]   570.36  5156.28          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/di [C37R13]      ii0654|dx_net                                         

#### Path 26 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/sclk
Path slack  1312p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3369
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5107

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [16 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b [C35R12]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
REGS        [16 11 0]  154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/qx [C35R12]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  261.46  2153.47          ii0583/f3 [C35R12]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  142.00  2295.47       1  ii0583/dx [C35R12]                                              ii0583|dx_net                                          
MUX2S       [16 11 4]    0.00  2295.47          C35R12_ble0_mux_dx0/in0 [C35R12]                                ii0583|dx_net                                          
MUX2S       [16 11 4]   40.00  2335.47       6  C35R12_ble0_mux_dx0/out [C35R12]                                C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  430.15  2765.62          ii0584/f2 [C35R15]                                              C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  137.00  2902.62       1  ii0584/dx [C35R15]                                              ii0584|dx_net                                          
MUX2S       [16 14 7]    0.00  2902.62          C35R15_ble1_mux_dx0/in1 [C35R15]                                ii0584|dx_net                                          
MUX2S       [16 14 7]   38.00  2940.62       4  C35R15_ble1_mux_dx0/out [C35R15]                                C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]  875.76  3816.38          ii0585/f0 [C29R13]                                              C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]   62.00  3878.38       1  ii0585/dx [C29R13]                                              ii0585|dx_net                                          
MUX2S       [13 12 7]    0.00  3878.38          C29R13_ble1_mux_dx1/in1 [C29R13]                                ii0585|dx_net                                          
MUX2S       [13 12 7]   38.00  3916.38       4  C29R13_ble1_mux_dx1/out [C29R13]                                C29R13_mux0_ble1_out_1                                 
LUT4        [15 10 9]  695.07  4611.45          ii0700/f2 [C33R11]                                              C29R13_mux0_ble1_out_1                                 
LUT4        [15 10 9]  137.00  4748.45       1  ii0700/dx [C33R11]                                              ii0700|dx_net                                          
LUT4        [15 10 0]  220.20  4968.65          ii0701/f1 [C33R11]                                              ii0700|dx_net                                          
LUT4        [15 10 0]   78.00  5046.65       1  ii0701/dx [C33R11]                                              ii0701|dx_net                                          
REGS        [15 10 0]   60.20  5106.85          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[1]/di [C33R11]        ii0701|dx_net                                          

#### Path 27 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/sclk
Path slack  1327p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3353
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5091

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                              ii0739|dx_net                                          
LUT4        [16 14 9]   547.62  4193.65          ii0740/f1 [C35R15]                                              ii0739|dx_net                                          
LUT4        [16 14 9]    78.00  4271.65       8  ii0740/dx [C35R15]                                              ii0740|dx_net                                          
LUT4        [13 13 9]   622.64  4894.29          ii0761/f2 [C29R14]                                              ii0740|dx_net                                          
LUT4        [13 13 9]   137.00  5031.29       1  ii0761/dx [C29R14]                                              ii0761|dx_net                                          
REGS        [13 13 9]    60.20  5091.49          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[1]/di [C29R14]      ii0761|dx_net                                          

#### Path 28 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/sclk
Path slack  1345p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3336
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5074

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [13 10 1]   826.54  4386.32          ii0665/f0 [C29R11]                                             ii0651|dx_net                                         
LUT4        [13 10 1]    62.00  4448.32       1  ii0665/dx [C29R11]                                             ii0665|dx_net                                         
MUX2S       [13 10 4]     0.00  4448.32          C29R11_ble0_mux_dx0/in0 [C29R11]                               ii0665|dx_net                                         
MUX2S       [13 10 4]    40.00  4488.32       1  C29R11_ble0_mux_dx0/out [C29R11]                               C29R11_mux0_ble0_out_0                                
LUT4        [13 10 9]   388.10  4876.43          ii0666/f2 [C29R11]                                             C29R11_mux0_ble0_out_0                                
LUT4        [13 10 9]   137.00  5013.43       1  ii0666/dx [C29R11]                                             ii0666|dx_net                                         
REGS        [13 10 9]    60.20  5073.63          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19]/di [C29R11]      ii0666|dx_net                                         

#### Path 29 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf/clk
Path slack  1346p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3161
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4899

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                                 net name                                         
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                            ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                            ii0589|dx_net                                    
LBUF        [11 8 -1]  783.48  4898.97          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].lbuf/en [C25R9]  ii0589|dx_net                                    

#### Path 30 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf/clk
Path slack  1349p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3158
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4896

Data path   XY                                  instance/pin name                                                                                               
model name  location    delay       AT  fanout  [CR location]                                                  net name                                         
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LBUF        [11 9 -1]  781.00  4896.49          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5].lbuf/en [C25R10]  ii0589|dx_net                                    

#### Path 31 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/sclk
Path slack  1359p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3321
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5059

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   143.18  3504.03          ii0739/f3 [C37R13]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 12 9]   142.00  3646.03       2  ii0739/dx [C37R13]                                              ii0739|dx_net                                          
LUT4        [16 14 9]   547.62  4193.65          ii0740/f1 [C35R15]                                              ii0739|dx_net                                          
LUT4        [16 14 9]    78.00  4271.65       8  ii0740/dx [C35R15]                                              ii0740|dx_net                                          
LUT4        [17 10 2]   579.15  4850.80          ii0763/f2 [C37R11]                                              ii0740|dx_net                                          
LUT4        [17 10 2]   137.00  4987.80       1  ii0763/dx [C37R11]                                              ii0763|dx_net                                          
MUX2S       [17 10 4]     0.00  4987.80          C37R11_ble0_mux_dx0/in1 [C37R11]                                ii0763|dx_net                                          
MUX2S       [17 10 4]    38.00  5025.80       1  C37R11_ble0_mux_dx0/out [C37R11]                                C37R11_mux0_ble0_out_0                                 
REGS        [17 10 0]    33.20  5059.00          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/di [C37R11]      C37R11_mux0_ble0_out_0                                 

#### Path 32 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/sclk
Path slack  1378p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3302
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5040

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [17 8 0]    741.38  4301.16          ii0670/f3 [C37R9]                                              ii0651|dx_net                                         
LUT4        [17 8 0]    142.00  4443.16       1  ii0670/dx [C37R9]                                              ii0670|dx_net                                         
LUT4        [18 9 0]    394.71  4837.87          ii0671/f3 [C39R10]                                             ii0670|dx_net                                         
LUT4        [18 9 0]    142.00  4979.87       1  ii0671/dx [C39R10]                                             ii0671|dx_net                                         
REGS        [18 9 0]     60.20  5040.07          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/di [C39R10]      ii0671|dx_net                                         

#### Path 33 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/sclk
Path slack  1388p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3293
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           5031

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [16 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b [C35R12]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
REGS        [16 11 0]  154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/qx [C35R12]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  261.46  2153.47          ii0583/f3 [C35R12]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  142.00  2295.47       1  ii0583/dx [C35R12]                                              ii0583|dx_net                                          
MUX2S       [16 11 4]    0.00  2295.47          C35R12_ble0_mux_dx0/in0 [C35R12]                                ii0583|dx_net                                          
MUX2S       [16 11 4]   40.00  2335.47       6  C35R12_ble0_mux_dx0/out [C35R12]                                C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  430.15  2765.62          ii0584/f2 [C35R15]                                              C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  137.00  2902.62       1  ii0584/dx [C35R15]                                              ii0584|dx_net                                          
MUX2S       [16 14 7]    0.00  2902.62          C35R15_ble1_mux_dx0/in1 [C35R15]                                ii0584|dx_net                                          
MUX2S       [16 14 7]   38.00  2940.62       4  C35R15_ble1_mux_dx0/out [C35R15]                                C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]  875.76  3816.38          ii0585/f0 [C29R13]                                              C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]   62.00  3878.38       1  ii0585/dx [C29R13]                                              ii0585|dx_net                                          
MUX2S       [13 12 7]    0.00  3878.38          C29R13_ble1_mux_dx1/in1 [C29R13]                                ii0585|dx_net                                          
MUX2S       [13 12 7]   38.00  3916.38       4  C29R13_ble1_mux_dx1/out [C29R13]                                C29R13_mux0_ble1_out_1                                 
LUT4        [12 10 0]  917.26  4833.64          ii0596/f2 [C27R11]                                              C29R13_mux0_ble1_out_1                                 
LUT4        [12 10 0]  137.00  4970.64       1  ii0596/dx [C27R11]                                              ii0596|dx_net                                          
REGS        [12 10 0]   60.20  5030.84          u_sdram_to_RGB_u_ahb_master_addr_count__reg[2]/di [C27R11]      ii0596|dx_net                                          

#### Path 34 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/sclk
Path slack  1420p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3260
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4998

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [10 11 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b [C23R12]  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
REGS        [10 11 0]   154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]      u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]   396.57  2288.57          ii0624/f0 [C27R12]                                              u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]    62.00  2350.57       1  ii0624/dx [C27R12]                                              ii0624|dx_net                                          
MUX2S       [12 11 4]     0.00  2350.57          C27R12_ble0_mux_dx0/in1 [C27R12]                                ii0624|dx_net                                          
MUX2S       [12 11 4]    38.00  2388.57       1  C27R12_ble0_mux_dx0/out [C27R12]                                C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]   422.03  2810.61          ii0625/f0 [C27R11]                                              C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]    62.00  2872.61       1  ii0625/dx [C27R11]                                              ii0625|dx_net                                          
MUX2S       [12 10 4]     0.00  2872.61          C27R11_ble0_mux_dx0/in0 [C27R11]                                ii0625|dx_net                                          
MUX2S       [12 10 4]    40.00  2912.61       2  C27R11_ble0_mux_dx0/out [C27R11]                                C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]   143.18  3055.79          ii0626/f3 [C27R11]                                              C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]   142.00  3197.79       3  ii0626/dx [C27R11]                                              ii0626|dx_net                                          
LUT4        [16 10 7]   606.59  3804.38          ii0629/f0 [C35R11]                                              ii0626|dx_net                                          
LUT4        [16 10 7]    62.00  3866.38       1  ii0629/dx [C35R11]                                              ii0629|dx_net                                          
MUX2S       [16 10 10]    0.00  3866.38          C35R11_ble2_mux_dx0/in0 [C35R11]                                ii0629|dx_net                                          
MUX2S       [16 10 10]   40.00  3906.38       2  C35R11_ble2_mux_dx0/out [C35R11]                                C35R11_mux0_ble2_out_0                                 
LUT4        [16 10 9]   143.18  4049.56          ii0630/f3 [C35R11]                                              C35R11_mux0_ble2_out_0                                 
LUT4        [16 10 9]   142.00  4191.56       1  ii0630/dx [C35R11]                                              ii0630|dx_net                                          
REGS        [16 10 0]   806.46  4998.02          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/di [C35R11]          ii0630|dx_net                                          

#### Path 35 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf/clk
Path slack  1441p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3066
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4804

Data path   XY                                   instance/pin name                                                                                                 
model name  location     delay       AT  fanout  [CR location]                                                    net name                                         
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                                u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                                ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                               ii0589|dx_net                                    
LBUF        [10 11 -1]  688.93  4804.42          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].lbuf/en [C23R12]  ii0589|dx_net                                    

#### Path 36 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/sclk
Path slack  1459p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3221
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4959

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [10 11 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b [C23R12]  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
REGS        [10 11 0]   154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]      u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]   396.57  2288.57          ii0624/f0 [C27R12]                                              u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]    62.00  2350.57       1  ii0624/dx [C27R12]                                              ii0624|dx_net                                          
MUX2S       [12 11 4]     0.00  2350.57          C27R12_ble0_mux_dx0/in1 [C27R12]                                ii0624|dx_net                                          
MUX2S       [12 11 4]    38.00  2388.57       1  C27R12_ble0_mux_dx0/out [C27R12]                                C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]   422.03  2810.61          ii0625/f0 [C27R11]                                              C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]    62.00  2872.61       1  ii0625/dx [C27R11]                                              ii0625|dx_net                                          
MUX2S       [12 10 4]     0.00  2872.61          C27R11_ble0_mux_dx0/in0 [C27R11]                                ii0625|dx_net                                          
MUX2S       [12 10 4]    40.00  2912.61       2  C27R11_ble0_mux_dx0/out [C27R11]                                C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]   143.18  3055.79          ii0626/f3 [C27R11]                                              C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]   142.00  3197.79       3  ii0626/dx [C27R11]                                              ii0626|dx_net                                          
LUT4        [16 10 7]   606.59  3804.38          ii0629/f0 [C35R11]                                              ii0626|dx_net                                          
LUT4        [16 10 7]    62.00  3866.38       1  ii0629/dx [C35R11]                                              ii0629|dx_net                                          
MUX2S       [16 10 10]    0.00  3866.38          C35R11_ble2_mux_dx0/in0 [C35R11]                                ii0629|dx_net                                          
MUX2S       [16 10 10]   40.00  3906.38       2  C35R11_ble2_mux_dx0/out [C35R11]                                C35R11_mux0_ble2_out_0                                 
LUT4        [16 10 0]   368.60  4274.98          ii0632/f0 [C35R11]                                              C35R11_mux0_ble2_out_0                                 
LUT4        [16 10 0]    62.00  4336.98       1  ii0632/dx [C35R11]                                              ii0632|dx_net                                          
REGS        [16 10 3]   622.30  4959.28          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/di [C35R11]          ii0632|dx_net                                          

#### Path 37 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf/clk
Path slack  1483p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3024
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4762

Data path   XY                                  instance/pin name                                                                                              
model name  location    delay       AT  fanout  [CR location]                                                 net name                                         
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                            ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                            ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                            ii0589|dx_net                                    
LBUF        [12 8 -1]  646.65  4762.14          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1].lbuf/en [C27R9]  ii0589|dx_net                                    

#### Path 38 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf/clk
Path slack  1491p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       3016
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4754

Data path   XY                                  instance/pin name                                                                                               
model name  location    delay       AT  fanout  [CR location]                                                  net name                                         
----------  ---------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]   137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]   404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]   137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]  137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LBUF        [12 9 -1]  638.41  4753.91          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4].lbuf/en [C27R10]  ii0589|dx_net                                    

#### Path 39 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf/clk
Path slack  1514p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2993
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4731

Data path   XY                                   instance/pin name                                                                                                 
model name  location     delay       AT  fanout  [CR location]                                                    net name                                         
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                                u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                                ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                               ii0589|dx_net                                    
LBUF        [11 10 -1]  615.69  4731.18          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1].lbuf/en [C25R11]  ii0589|dx_net                                    

#### Path 40 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf/clk
Path slack  1517p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2990
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4728

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LBUF        [11 12 -1]  612.59  4728.08          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0].lbuf/en [C25R13]  ii0589|dx_net                                    

#### Path 41 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf/clk
Path slack  1519p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2989
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4727

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [20 14 -1]  914.26  4726.82          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27].lbuf/en [C43R15]  ii0709|dx_net                                    

#### Path 42 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf/clk
Path slack  1519p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2988
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4726

Data path   XY                                   instance/pin name                                                                                                 
model name  location     delay       AT  fanout  [CR location]                                                    net name                                         
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                                u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                                ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                               ii0589|dx_net                                    
LBUF        [12 10 -1]  610.99  4726.49          u_sdram_to_RGB_u_ahb_master_addr_count__reg[2].lbuf/en [C27R11]  ii0589|dx_net                                    

#### Path 43 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf/clk
Path slack  1519p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2988
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4726

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                              u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                              ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                             ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                             ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                             ii0589|dx_net                                    
LBUF        [12 12 -1]  610.99  4726.49          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6].lbuf/en [C27R13]  ii0589|dx_net                                    

#### Path 44 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf/clk
Path slack  1543p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2965
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4703

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [21 11 -1]  890.13  4702.69          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17].lbuf/en [C45R12]  ii0709|dx_net                                    

#### Path 45 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/sclk
Path slack  1552p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3128
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4866

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [17 12 0]   431.83  3991.62          ii0657/f2 [C37R13]                                             ii0651|dx_net                                         
LUT4        [17 12 0]   137.00  4128.62       1  ii0657/dx [C37R13]                                             ii0657|dx_net                                         
LUT4        [17 9 6]    615.05  4743.67          ii0658/f0 [C37R10]                                             ii0657|dx_net                                         
LUT4        [17 9 6]     62.00  4805.67       1  ii0658/dx [C37R10]                                             ii0658|dx_net                                         
REGS        [17 9 6]     60.20  4865.87          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[16]/di [C37R10]      ii0658|dx_net                                         

#### Path 46 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/sclk
Path slack  1566p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       3115
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4853

Data path          XY                                   instance/pin name                                                                                                
model name         location     delay       AT  fanout  [CR location]                                                net name                                            
-----------------  ----------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REGS               [15 12 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/mclk_b [C33R13]  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out
REGS               [15 12 0]   154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/qx [C33R13]      u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4               [15 12 8]   227.14  2119.15          ii0581/f1 [C33R13]                                           u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]|qx_net  
LUT4               [15 12 8]    78.00  2197.15       1  ii0581/dx [C33R13]                                           ii0581|dx_net                                       
MUX2S              [15 12 10]    0.00  2197.15          C33R13_ble2_mux_dx0/in1 [C33R13]                             ii0581|dx_net                                       
MUX2S              [15 12 10]   38.00  2235.15       2  C33R13_ble2_mux_dx0/out [C33R13]                             C33R13_mux0_ble2_out_0                              
LUT4               [13 12 5]   590.99  2826.14          ii0582/f3 [C29R13]                                           C33R13_mux0_ble2_out_0                              
LUT4               [13 12 5]   142.00  2968.14       2  ii0582/dx [C29R13]                                           ii0582|dx_net                                       
MUX2S              [13 12 7]     0.00  2968.14          C29R13_ble1_mux_dx0/in1 [C29R13]                             ii0582|dx_net                                       
MUX2S              [13 12 7]    38.00  3006.14       4  C29R13_ble1_mux_dx0/out [C29R13]                             C29R13_mux0_ble1_out_0                              
LUT4C              [16 12 1]   657.13  3663.27          ii0743/f0 [C35R13]                                           C29R13_mux0_ble1_out_0                              
LUT4C              [16 12 1]    62.00  3725.27       1  ii0743/dx [C35R13]                                           sbid1_0_0_dx0_out                                   
CARRY_SKIP_OUT     [16 12 -1]    0.00  3725.27          sbid1_0_0_cso_logic/p0b [C35R13]                             sbid1_0_0_dx0_out                                   
CARRY_SKIP_OUT     [16 12 -1]  196.00  3921.27       1  sbid1_0_0_cso_logic/r4_out_b [C35R13]                        sbid1_0_0_r4_out_b                                  
CFG_CARRY_SKIP_IN  [16 13 -1]    0.00  3921.27          sbid1_0_1_csi_logic/r4_in_b [C35R14]                         sbid1_0_0_r4_out_b                                  
CFG_CARRY_SKIP_IN  [16 13 -1]  128.00  4049.27       1  sbid1_0_1_csi_logic/c_in [C35R14]                            sbid1_0_1_c_in                                      
LUT4C              [16 13 1]     0.00  4049.27          ii0747/ci [C35R14]                                           sbid1_0_1_c_in                                      
LUT4C              [16 13 1]    20.00  4069.27       1  ii0747/co [C35R14]                                           ii0747|co_net                                       
LUT4C              [16 13 4]     0.00  4069.27          ii0748/ci [C35R14]                                           ii0747|co_net                                       
LUT4C              [16 13 4]    20.00  4089.27       1  ii0748/co [C35R14]                                           ii0748|co_net                                       
LUT4C              [16 13 7]     0.00  4089.27          ii0749/ci [C35R14]                                           ii0748|co_net                                       
LUT4C              [16 13 7]    43.00  4132.27       1  ii0749/s [C35R14]                                            ii0749|s_net                                        
LUT4               [16 11 0]   523.17  4655.43          ii0766/f2 [C35R12]                                           ii0749|s_net                                        
LUT4               [16 11 0]   137.00  4792.43       1  ii0766/dx [C35R12]                                           ii0766|dx_net                                       
REGS               [16 11 0]    60.20  4852.63          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/di [C35R12]   ii0766|dx_net                                       

#### Path 47 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf/clk
Path slack  1610p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2897
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4635

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [13 14 -1]  822.39  4634.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29].lbuf/en [C29R15]  ii0709|dx_net                                    

#### Path 48 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf/clk
Path slack  1616p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2891
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4629

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [20 13 -1]  816.69  4629.25          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22].lbuf/en [C43R14]  ii0709|dx_net                                    

#### Path 49 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf/clk
Path slack  1636p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2871
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4609

Data path   XY                                   instance/pin name                                                                                              
model name  location     delay       AT  fanout  [CR location]                                                 net name                                         
----------  ----------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                            ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                              ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                              C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                            C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                            ii0709|dx_net                                    
LBUF        [13 11 -1]  796.35  4608.90          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9].lbuf/en [C29R12]  ii0709|dx_net                                    

#### Path 50 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf/clk
Path slack  1661p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2847
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4585

Data path   XY                                   instance/pin name                                                                                                 
model name  location     delay       AT  fanout  [CR location]                                                    net name                                         
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    660.19  2552.20          ii0587/f2 [C35R9]                                                u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [16 8 0]    137.00  2689.20       3  ii0587/dx [C35R9]                                                ii0587|dx_net                                    
LUT4        [16 9 6]    404.77  3093.98          ii0588/f2 [C35R10]                                               ii0587|dx_net                                    
LUT4        [16 9 6]    137.00  3230.98       3  ii0588/dx [C35R10]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   747.52  3978.49          ii0589/f2 [C27R12]                                               ii0588|dx_net                                    
LUT4        [12 11 3]   137.00  4115.49      12  ii0589/dx [C27R12]                                               ii0589|dx_net                                    
LBUF        [12 11 -1]  469.16  4584.65          u_sdram_to_RGB_u_ahb_master_addr_count__reg[6].lbuf/en [C27R12]  ii0589|dx_net                                    

#### Path 51 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/sclk
Path slack  1706p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2975
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4713

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [16 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/mclk_b [C35R12]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[7].mclk_out
REGS        [16 11 0]  154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]/qx [C35R12]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  261.46  2153.47          ii0583/f3 [C35R12]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[6]|qx_net  
LUT4        [16 11 1]  142.00  2295.47       1  ii0583/dx [C35R12]                                              ii0583|dx_net                                          
MUX2S       [16 11 4]    0.00  2295.47          C35R12_ble0_mux_dx0/in0 [C35R12]                                ii0583|dx_net                                          
MUX2S       [16 11 4]   40.00  2335.47       6  C35R12_ble0_mux_dx0/out [C35R12]                                C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  430.15  2765.62          ii0584/f2 [C35R15]                                              C35R12_mux0_ble0_out_0                                 
LUT4        [16 14 5]  137.00  2902.62       1  ii0584/dx [C35R15]                                              ii0584|dx_net                                          
MUX2S       [16 14 7]    0.00  2902.62          C35R15_ble1_mux_dx0/in1 [C35R15]                                ii0584|dx_net                                          
MUX2S       [16 14 7]   38.00  2940.62       4  C35R15_ble1_mux_dx0/out [C35R15]                                C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]  875.76  3816.38          ii0585/f0 [C29R13]                                              C35R15_mux0_ble1_out_0                                 
LUT4        [13 12 4]   62.00  3878.38       1  ii0585/dx [C29R13]                                              ii0585|dx_net                                          
MUX2S       [13 12 7]    0.00  3878.38          C29R13_ble1_mux_dx1/in1 [C29R13]                                ii0585|dx_net                                          
MUX2S       [13 12 7]   38.00  3916.38       4  C29R13_ble1_mux_dx1/out [C29R13]                                C29R13_mux0_ble1_out_1                                 
LUT4        [13 9 6]   674.17  4590.55          ii0699/f0 [C29R10]                                              C29R13_mux0_ble1_out_1                                 
LUT4        [13 9 6]    62.00  4652.55       1  ii0699/dx [C29R10]                                              ii0699|dx_net                                          
REGS        [13 9 6]    60.20  4712.75          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[0]/di [C29R10]        ii0699|dx_net                                          

#### Path 52 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/sclk
Path slack  1718p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2963
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4701

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [18 13 5]   576.05  4135.83          ii0655/f1 [C39R14]                                             ii0651|dx_net                                         
LUT4        [18 13 5]    78.00  4213.83       1  ii0655/dx [C39R14]                                             ii0655|dx_net                                         
MUX2S       [18 13 7]     0.00  4213.83          C39R14_ble1_mux_dx0/in1 [C39R14]                               ii0655|dx_net                                         
MUX2S       [18 13 7]    38.00  4251.83       1  C39R14_ble1_mux_dx0/out [C39R14]                               C39R14_mux0_ble1_out_0                                
LUT4        [18 13 3]   251.52  4503.35          ii0656/f3 [C39R14]                                             C39R14_mux0_ble1_out_0                                
LUT4        [18 13 3]   142.00  4645.35       1  ii0656/dx [C39R14]                                             ii0656|dx_net                                         
REGS        [18 13 4]    55.20  4700.55          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[15]/di [C39R14]      ii0656|dx_net                                         

#### Path 53 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/sclk
Path slack  1772p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2909
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4647

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [16 7 0]    884.56  4444.35          ii0652/f3 [C35R8]                                              ii0651|dx_net                                         
LUT4        [16 7 0]    142.00  4586.35       1  ii0652/dx [C35R8]                                              ii0652|dx_net                                         
REGS        [16 7 0]     60.20  4646.55          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[13]/di [C35R8]       ii0652|dx_net                                         

#### Path 54 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/sclk
Path slack  1782p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2899
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4637

Data path   XY                                   instance/pin name                                                                                                    
model name  location     delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]  1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [18 12 3]   434.53  3994.31          ii0668/f3 [C39R13]                                             ii0651|dx_net                                         
LUT4        [18 12 3]   142.00  4136.31       1  ii0668/dx [C39R13]                                             ii0668|dx_net                                         
LUT4        [18 13 6]   362.03  4498.35          ii0669/f1 [C39R14]                                             ii0668|dx_net                                         
LUT4        [18 13 6]    78.00  4576.35       1  ii0669/dx [C39R14]                                             ii0669|dx_net                                         
REGS        [18 13 6]    60.20  4636.55          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[20]/di [C39R14]      ii0669|dx_net                                         

#### Path 55 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/sclk
Path slack  1829p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2851
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4589

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [10 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b [C23R12]  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
REGS        [10 11 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]      u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]  396.57  2288.57          ii0624/f0 [C27R12]                                              u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]   62.00  2350.57       1  ii0624/dx [C27R12]                                              ii0624|dx_net                                          
MUX2S       [12 11 4]    0.00  2350.57          C27R12_ble0_mux_dx0/in1 [C27R12]                                ii0624|dx_net                                          
MUX2S       [12 11 4]   38.00  2388.57       1  C27R12_ble0_mux_dx0/out [C27R12]                                C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]  422.03  2810.61          ii0625/f0 [C27R11]                                              C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]   62.00  2872.61       1  ii0625/dx [C27R11]                                              ii0625|dx_net                                          
MUX2S       [12 10 4]    0.00  2872.61          C27R11_ble0_mux_dx0/in0 [C27R11]                                ii0625|dx_net                                          
MUX2S       [12 10 4]   40.00  2912.61       2  C27R11_ble0_mux_dx0/out [C27R11]                                C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]  143.18  3055.79          ii0626/f3 [C27R11]                                              C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]  142.00  3197.79       3  ii0626/dx [C27R11]                                              ii0626|dx_net                                          
LUT4        [15 8 3]   657.79  3855.58          ii0703/f3 [C33R9]                                               ii0626|dx_net                                          
LUT4        [15 8 3]   142.00  3997.58       2  ii0703/dx [C33R9]                                               ii0703|dx_net                                          
LUT4        [15 8 6]   394.47  4392.06          ii0705/f2 [C33R9]                                               ii0703|dx_net                                          
LUT4        [15 8 6]   137.00  4529.06       1  ii0705/dx [C33R9]                                               ii0705|dx_net                                          
REGS        [15 8 6]    60.20  4589.26          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[0]/di [C33R9]         ii0705|dx_net                                          

#### Path 56 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/sclk
Path slack  1836p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2844
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4582

Data path   XY                                    instance/pin name                                                                                                    
model name  location      delay       AT  fanout  [CR location]                                                  net name                                              
----------  ----------  -------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]    154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]   1525.78  3417.78          ii0651/f3 [C37R13]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 12 3]    142.00  3559.78       9  ii0651/dx [C37R13]                                             ii0651|dx_net                                         
LUT4        [18 12 8]    403.21  3962.99          ii0660/f1 [C39R13]                                             ii0651|dx_net                                         
LUT4        [18 12 8]     78.00  4040.99       1  ii0660/dx [C39R13]                                             ii0660|dx_net                                         
MUX2S       [18 12 10]     0.00  4040.99          C39R13_ble2_mux_dx1/in0 [C39R13]                               ii0660|dx_net                                         
MUX2S       [18 12 10]    40.00  4080.99       1  C39R13_ble2_mux_dx1/out [C39R13]                               C39R13_mux0_ble2_out_1                                
LUT4        [18 12 6]    304.23  4385.22          ii0661/f3 [C39R13]                                             C39R13_mux0_ble2_out_1                                
LUT4        [18 12 6]    142.00  4527.22       1  ii0661/dx [C39R13]                                             ii0661|dx_net                                         
REGS        [18 12 7]     55.20  4582.42          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[17]/di [C39R13]      ii0661|dx_net                                         

#### Path 57 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf/clk
Path slack  1836p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2671
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4409

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [15 13 -1]  596.79  4409.35          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31].lbuf/en [C33R14]  ii0709|dx_net                                    

#### Path 58 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf/clk
Path slack  1866p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2641
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4379

Data path   XY                                   instance/pin name                                                                                               
model name  location     delay       AT  fanout  [CR location]                                                  net name                                         
----------  ----------  ------  -------  ------  -------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]         u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                             u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                             ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                               ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                               C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                             C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                             ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                             ii0709|dx_net                                    
LBUF        [17 14 -1]  566.71  4379.26          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30].lbuf/en [C37R15]  ii0709|dx_net                                    

#### Path 59 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/sclk
Path slack  1893p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2787
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4525

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                   net name                                               
----------  ----------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]   137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [17 12 7]   795.07  3242.85          ii0616/f1 [C37R13]                                              ii0591|dx_net                                          
LUT4        [17 12 7]    78.00  3320.85       1  ii0616/dx [C37R13]                                              ii0616|dx_net                                          
MUX2S       [17 12 10]    0.00  3320.85          C37R13_ble2_mux_dx0/in0 [C37R13]                                ii0616|dx_net                                          
MUX2S       [17 12 10]   40.00  3360.85       3  C37R13_ble2_mux_dx0/out [C37R13]                                C37R13_mux0_ble2_out_0                                 
LUT4        [17 11 6]   622.13  3982.98          ii0636/f2 [C37R12]                                              C37R13_mux0_ble2_out_0                                 
LUT4        [17 11 6]   137.00  4119.98       1  ii0636/dx [C37R12]                                              ii0636|dx_net                                          
REGS        [17 11 0]   404.94  4524.92          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[0]/di [C37R12]          ii0636|dx_net                                          

#### Path 60 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/sclk
Path slack  1917p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2763
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4501

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [10 11 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/mclk_b [C23R12]  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7].mclk_out
REGS        [10 11 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/qx [C23R12]      u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]  396.57  2288.57          ii0624/f0 [C27R12]                                              u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]|qx_net  
LUT4        [12 11 2]   62.00  2350.57       1  ii0624/dx [C27R12]                                              ii0624|dx_net                                          
MUX2S       [12 11 4]    0.00  2350.57          C27R12_ble0_mux_dx0/in1 [C27R12]                                ii0624|dx_net                                          
MUX2S       [12 11 4]   38.00  2388.57       1  C27R12_ble0_mux_dx0/out [C27R12]                                C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]  422.03  2810.61          ii0625/f0 [C27R11]                                              C27R12_mux0_ble0_out_0                                 
LUT4        [12 10 1]   62.00  2872.61       1  ii0625/dx [C27R11]                                              ii0625|dx_net                                          
MUX2S       [12 10 4]    0.00  2872.61          C27R11_ble0_mux_dx0/in0 [C27R11]                                ii0625|dx_net                                          
MUX2S       [12 10 4]   40.00  2912.61       2  C27R11_ble0_mux_dx0/out [C27R11]                                C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]  143.18  3055.79          ii0626/f3 [C27R11]                                              C27R11_mux0_ble0_out_0                                 
LUT4        [12 10 3]  142.00  3197.79       3  ii0626/dx [C27R11]                                              ii0626|dx_net                                          
LUT4        [15 8 3]   657.79  3855.58          ii0703/f3 [C33R9]                                               ii0626|dx_net                                          
LUT4        [15 8 3]   142.00  3997.58       2  ii0703/dx [C33R9]                                               ii0703|dx_net                                          
LUT4        [15 8 0]   365.47  4363.06          ii0706/f1 [C33R9]                                               ii0703|dx_net                                          
LUT4        [15 8 0]    78.00  4441.06       1  ii0706/dx [C33R9]                                               ii0706|dx_net                                          
REGS        [15 8 0]    60.20  4501.26          u_sdram_to_RGB_u_ahb_master_htrans_o__reg[1]/di [C33R9]         ii0706|dx_net                                          

#### Path 61 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/sclk
Path slack  1993p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2687
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4425

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]  154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]  418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]  137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [16 11 9]  538.79  2986.57          ii0592/f1 [C35R12]                                              ii0591|dx_net                                          
LUT4        [16 11 9]   78.00  3064.57       7  ii0592/dx [C35R12]                                              ii0592|dx_net                                          
LUT4        [15 11 9]  460.84  3525.41          ii0594/f3 [C33R12]                                              ii0592|dx_net                                          
LUT4        [15 11 9]  142.00  3667.41       4  ii0594/dx [C33R12]                                              ii0594|dx_net                                          
LUT4        [12 11 6]  635.27  4302.67          ii0601/f0 [C27R12]                                              ii0594|dx_net                                          
LUT4        [12 11 6]   62.00  4364.67       1  ii0601/dx [C27R12]                                              ii0601|dx_net                                          
REGS        [12 11 6]   60.20  4424.87          u_sdram_to_RGB_u_ahb_master_addr_count__reg[3]/di [C27R12]      ii0601|dx_net                                          

#### Path 62 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf/clk
Path slack  2000p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2507
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4245

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [15 6 -1]  809.42  4244.88          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].lbuf/en [C33R7]  ii0633|dx_net                                    

#### Path 63 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/sclk
Path slack  2007p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2673
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4411

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]  149.94  2778.77          ii0645/f3 [C39R12]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]  142.00  2920.77       4  ii0645/dx [C39R12]                                            ii0645|dx_net                                         
LUT4        [18 9 2]   441.73  3362.51          ii0647/f3 [C39R10]                                            ii0645|dx_net                                         
LUT4        [18 9 2]   142.00  3504.51       1  ii0647/dx [C39R10]                                            ii0647|dx_net                                         
MUX2S       [18 9 4]     0.00  3504.51          C39R10_ble0_mux_dx1/in0 [C39R10]                              ii0647|dx_net                                         
MUX2S       [18 9 4]    40.00  3544.51       1  C39R10_ble0_mux_dx1/out [C39R10]                              C39R10_mux0_ble0_out_1                                
LUT4        [13 10 6]  728.74  4273.25          ii0648/f1 [C29R11]                                            C39R10_mux0_ble0_out_1                                
LUT4        [13 10 6]   78.00  4351.25       1  ii0648/dx [C29R11]                                            ii0648|dx_net                                         
REGS        [13 10 6]   60.20  4411.45          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/di [C29R11]     ii0648|dx_net                                         

#### Path 64 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf/clk
Path slack  2036p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2471
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4209

Data path   XY                                   instance/pin name                                                                                              
model name  location     delay       AT  fanout  [CR location]                                                 net name                                         
----------  ----------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                            ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                              ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                              C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                            C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                            ii0709|dx_net                                    
LBUF        [13 12 -1]  396.73  4209.29          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8].lbuf/en [C29R13]  ii0709|dx_net                                    

#### Path 65 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2041p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3377

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 3]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 3]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net           
EMBMUX6S5   [14 16 -1]  1374.70  3266.71          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3376.71       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_13/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [13]
M7S_EMB18K  [14 16 -1]     0.00  3376.71          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[13] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [13]

#### Path 66 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2041p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1639
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3377

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 3]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 3]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net          
EMBMUX6S5   [14 16 -1]  1374.70  3266.71          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net          
EMBMUX6S5   [14 16 -1]   110.00  3376.71       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_5/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [5]
M7S_EMB18K  [14 16 -1]     0.00  3376.71          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[5] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [5]

#### Path 67 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf/clk
Path slack  2042p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2465
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4203

Data path   XY                                   instance/pin name                                                                                              
model name  location     delay       AT  fanout  [CR location]                                                 net name                                         
----------  ----------  ------  -------  ------  ------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]    u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]        u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    630.05  2522.05          ii0614/f3 [C35R10]                                            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]    142.00  2664.05       1  ii0614/dx [C35R10]                                            ii0614|dx_net                                    
MUX2S       [16 9 4]      0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                              ii0614|dx_net                                    
MUX2S       [16 9 4]     40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                              C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    143.18  2847.23          ii0631/f3 [C35R10]                                            C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]    142.00  2989.23       6  ii0631/dx [C35R10]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   686.32  3675.56          ii0709/f2 [C33R14]                                            ii0631|dx_net                                    
LUT4        [15 13 9]   137.00  3812.56       9  ii0709/dx [C33R14]                                            ii0709|dx_net                                    
LBUF        [15 12 -1]  390.56  4203.12          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].lbuf/en [C33R13]  ii0709|dx_net                                    

#### Path 68 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/sclk
Path slack  2081p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2599
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4337

Data path   XY                                  instance/pin name                                                                                             
model name  location    delay       AT  fanout  [CR location]                                                net name                                         
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]   u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                            ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                               ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                               C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                            C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                            ii0633|dx_net                                    
REGS        [18 14 0]  901.52  4336.98          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/di [C39R15]  ii0633|dx_net                                    

#### Path 69 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/sclk
Path slack  2133p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2547
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4285

Data path   XY                                  instance/pin name                                                                                                
model name  location    delay       AT  fanout  [CR location]                                                net name                                            
----------  ---------  ------  -------  ------  -----------------------------------------------------------  ----------------------------------------------------
REGS        [15 12 7]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/mclk_b [C33R13]  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3].mclk_out
REGS        [15 12 7]  154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/qx [C33R13]      u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  
LUT4        [13 12 6]  593.71  2485.72          ii0598/f1 [C29R13]                                           u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]|qx_net  
LUT4        [13 12 6]   78.00  2563.72       1  ii0598/dx [C29R13]                                           ii0598|dx_net                                       
LUT4        [16 12 9]  618.22  3181.94          ii0599/f3 [C35R13]                                           ii0598|dx_net                                       
LUT4        [16 12 9]  142.00  3323.94       5  ii0599/dx [C35R13]                                           ii0599|dx_net                                       
LUT4        [12 10 9]  764.03  4087.96          ii0603/f2 [C27R11]                                           ii0599|dx_net                                       
LUT4        [12 10 9]  137.00  4224.96       1  ii0603/dx [C27R11]                                           ii0603|dx_net                                       
REGS        [12 10 9]   60.20  4285.16          u_sdram_to_RGB_u_ahb_master_addr_count__reg[4]/di [C27R11]   ii0603|dx_net                                       

#### Path 70 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/sclk
Path slack  2158p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2523
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4261

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [12 13 0]  934.77  3606.67          ii0698/f1 [C27R14]                                          C33R10_mux0_ble1_out_0                           
LUT4        [12 13 0]   78.00  3684.67       1  ii0698/dx [C27R14]                                          ii0698|dx_net                                    
REGS        [16 13 0]  576.17  4260.83          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[7]/di [C35R14]    ii0698|dx_net                                    

#### Path 71 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2159p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5370

Starting arrival time                                                   1738
+ Data path delay                                                       1474
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3212

Data path   XY                                    instance/pin name                                                                                      
model name  location      delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  -------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [18 14 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b [C39R15]    u_sdram_to_RGB_v_valid_r__reg[0].mclk_out    
REGS        [18 14 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  1319.74  3211.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 72 #########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2165p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1514
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3252

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 16 -1]  1360.41  3252.42          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 73 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf/clk
Path slack  2171p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2337
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4075

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [15 7 -1]  639.27  4074.73          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].lbuf/en [C33R8]  ii0633|dx_net                                    

#### Path 74 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2177p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5388

Starting arrival time                                                   1738
+ Data path delay                                                       1473
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3211

Data path   XY                                    instance/pin name                                                                                      
model name  location      delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  -------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [18 14 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b [C39R15]    u_sdram_to_RGB_v_valid_r__reg[0].mclk_out    
REGS        [18 14 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  1319.07  3211.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 75 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2177p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1502
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3240

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 0]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b [C29R8]                   u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 0]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                       u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net            
EMBMUX6S5   [14 12 -1]  1237.93  3129.93          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net            
EMBMUX6S5   [14 12 -1]   110.00  3239.93       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_10/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [10]
M7S_EMB18K  [14 12 -1]     0.00  3239.93          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[10] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [10]

#### Path 76 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2177p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1502
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3240

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 0]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 0]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net           
EMBMUX6S5   [14 12 -1]  1237.93  3129.93          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3239.93       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_2/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [2]
M7S_EMB18K  [14 12 -1]     0.00  3239.93          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[2] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [2]

#### Path 77 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf/clk
Path slack  2182p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2325
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4063

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [17 6 -1]  627.92  4063.38          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].lbuf/en [C37R7]  ii0633|dx_net                                    

#### Path 78 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf/clk
Path slack  2208p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2299
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4037

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [18 6 -1]  601.68  4037.14          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].lbuf/en [C39R7]  ii0633|dx_net                                    

#### Path 79 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf/clk
Path slack  2210p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2298
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4036

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [17 8 -1]  600.33  4035.79          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].lbuf/en [C37R9]  ii0633|dx_net                                    

#### Path 80 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/sclk
Path slack  2218p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2462
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4200

Data path   XY                                   instance/pin name                                                                                                   
model name  location     delay       AT  fanout  [CR location]                                                 net name                                              
----------  ----------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]    154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]    78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]     0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]    38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]   149.94  2778.77          ii0645/f3 [C39R12]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]   142.00  2920.77       4  ii0645/dx [C39R12]                                            ii0645|dx_net                                         
LUT4        [18 12 7]   416.63  3337.41          ii0649/f3 [C39R13]                                            ii0645|dx_net                                         
LUT4        [18 12 7]   142.00  3479.41       1  ii0649/dx [C39R13]                                            ii0649|dx_net                                         
MUX2S       [18 12 10]    0.00  3479.41          C39R13_ble2_mux_dx0/in0 [C39R13]                              ii0649|dx_net                                         
MUX2S       [18 12 10]   40.00  3519.41       1  C39R13_ble2_mux_dx0/out [C39R13]                              C39R13_mux0_ble2_out_0                                
LUT4        [18 12 9]   136.20  3655.61          ii0650/f3 [C39R13]                                            C39R13_mux0_ble2_out_0                                
LUT4        [18 12 9]   142.00  3797.61       1  ii0650/dx [C39R13]                                            ii0650|dx_net                                         
REGS        [17 12 3]   402.29  4199.90          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[12]/di [C37R13]     ii0650|dx_net                                         

#### Path 81 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/sclk
Path slack  2221p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2459
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4197

Data path   XY                                   instance/pin name                                                                                            
model name  location     delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  -------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]      0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]     40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [11 11 0]  1040.08  3711.98          ii0605/f0 [C25R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [11 11 0]    62.00  3773.98       1  ii0605/dx [C25R12]                                          ii0605|dx_net                                    
REGS        [12 11 1]   423.25  4197.23          u_sdram_to_RGB_u_ahb_master_addr_count__reg[5]/di [C27R12]  ii0605|dx_net                                    

#### Path 82 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/sclk
Path slack  2226p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2454
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4192

Data path   XY                                   instance/pin name                                                                                            
model name  location     delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  -------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]      0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]     40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [11 11 3]  1040.08  3711.98          ii0606/f1 [C25R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [11 11 3]    78.00  3789.98       1  ii0606/dx [C25R12]                                          ii0606|dx_net                                    
REGS        [12 11 3]   402.25  4192.23          u_sdram_to_RGB_u_ahb_master_addr_count__reg[6]/di [C27R12]  ii0606|dx_net                                    

#### Path 83 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/sclk
Path slack  2242p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2438
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4176

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]  388.63  3017.47          ii0681/f1 [C39R11]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]   78.00  3095.47       3  ii0681/dx [C39R11]                                            ii0681|dx_net                                         
LUT4        [20 10 3]  414.71  3510.18          ii0685/f1 [C43R11]                                            ii0681|dx_net                                         
LUT4        [20 10 3]   78.00  3588.18       1  ii0685/dx [C43R11]                                            ii0685|dx_net                                         
LUT4        [20 11 0]  391.03  3979.21          ii0686/f2 [C43R12]                                            ii0685|dx_net                                         
LUT4        [20 11 0]  137.00  4116.21       1  ii0686/dx [C43R12]                                            ii0686|dx_net                                         
REGS        [20 11 0]   60.20  4176.41          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[9]/di [C43R12]      ii0686|dx_net                                         

#### Path 84 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/sclk
Path slack  2257p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2423
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4161

Data path   XY                                  instance/pin name                                                                                                 
model name  location    delay       AT  fanout  [CR location]                                                net name                                             
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [11 8 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/mclk_b [C25R9]  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3].mclk_out
REGS        [11 8 0]   154.00  1892.01       4  u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/qx [C25R9]      u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  
LUT4        [12 12 0]  611.46  2503.47          ii0640/f1 [C27R13]                                           u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]|qx_net  
LUT4        [12 12 0]   78.00  2581.47       4  ii0640/dx [C27R13]                                           ii0640|dx_net                                        
LUT4        [11 9 3]   561.15  3142.62          ii0694/f1 [C25R10]                                           ii0640|dx_net                                        
LUT4        [11 9 3]    78.00  3220.62       1  ii0694/dx [C25R10]                                           ii0694|dx_net                                        
LUT4        [11 9 1]   420.49  3641.11          ii0695/f1 [C25R10]                                           ii0694|dx_net                                        
LUT4        [11 9 1]    78.00  3719.11       1  ii0695/dx [C25R10]                                           ii0695|dx_net                                        
MUX2S       [11 9 4]     0.00  3719.11          C25R10_ble0_mux_dx0/in0 [C25R10]                             ii0695|dx_net                                        
MUX2S       [11 9 4]    40.00  3759.11       1  C25R10_ble0_mux_dx0/out [C25R10]                             C25R10_mux0_ble0_out_0                               
REGS        [11 9 3]   401.82  4160.93          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[5]/di [C25R10]     C25R10_mux0_ble0_out_0                               

#### Path 85 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/sclk
Path slack  2268p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2412
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4150

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]  149.94  2778.77          ii0645/f3 [C39R12]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 11 3]  142.00  2920.77       4  ii0645/dx [C39R12]                                            ii0645|dx_net                                         
LUT4        [18 13 0]  579.32  3500.10          ii0646/f2 [C39R14]                                            ii0645|dx_net                                         
LUT4        [18 13 0]  137.00  3637.10       1  ii0646/dx [C39R14]                                            ii0646|dx_net                                         
REGS        [18 9 1]   512.78  4149.87          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/di [C39R10]     ii0646|dx_net                                         

#### Path 86 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/sclk
Path slack  2287p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2393
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4131

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [11 12 3]  915.74  3587.64          ii0687/f3 [C25R13]                                          C33R10_mux0_ble1_out_0                           
LUT4        [11 12 3]  142.00  3729.64       1  ii0687/dx [C25R13]                                          ii0687|dx_net                                    
REGS        [11 12 0]  401.82  4131.45          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[0]/di [C25R13]    ii0687|dx_net                                    

#### Path 87 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/sclk
Path slack  2294p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2386
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4124

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [18 11 6]  834.08  3505.98          ii0678/f2 [C39R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [18 11 6]  137.00  3642.98       1  ii0678/dx [C39R12]                                          ii0678|dx_net                                    
REGS        [18 11 3]  480.88  4123.86          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[5]/di [C39R12]    ii0678|dx_net                                    

#### Path 88 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2331p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1348
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3086

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 10]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 10]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net           
EMBMUX6S5   [14 12 -1]  1083.93  2975.94          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3085.94       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_13/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [13]
M7S_EMB18K  [14 12 -1]     0.00  3085.94          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[13] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [13]

#### Path 89 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2331p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1348
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3086

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 10]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 10]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net          
EMBMUX6S5   [14 12 -1]  1083.93  2975.94          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net          
EMBMUX6S5   [14 12 -1]   110.00  3085.94       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_5/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [5]
M7S_EMB18K  [14 12 -1]     0.00  3085.94          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[5] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [5]

#### Path 90 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2333p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1347
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3085

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 4]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 4]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net           
EMBMUX6S5   [14 16 -1]  1082.76  2974.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3084.77       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_10/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [10]
M7S_EMB18K  [14 16 -1]     0.00  3084.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[10] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [10]

#### Path 91 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2333p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1347
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3085

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 4]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 4]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net          
EMBMUX6S5   [14 16 -1]  1082.76  2974.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net          
EMBMUX6S5   [14 16 -1]   110.00  3084.77       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_2/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [2]
M7S_EMB18K  [14 16 -1]     0.00  3084.77          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[2] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [2]

#### Path 92 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2333p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1346
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3084

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 4]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 4]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 12 -1]  1082.44  2974.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3084.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_0/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [0]
M7S_EMB18K  [14 12 -1]     0.00  3084.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[0] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [0]

#### Path 93 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2333p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1346
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3084

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 4]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 4]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 12 -1]  1082.44  2974.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3084.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_8/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [8]
M7S_EMB18K  [14 12 -1]     0.00  3084.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[8] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [8]

#### Path 94 #########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[10]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[10]/sclk
Path slack  2350p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2331
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4069

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]  383.04  2859.66          ii0498/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]   62.00  2921.66       1  ii0498/dx [C37R16]                               ii0498|dx_net                           
MUX2S       [17 15 7]    0.00  2921.66          C37R16_ble1_mux_dx0/in1 [C37R16]                 ii0498|dx_net                           
MUX2S       [17 15 7]   38.00  2959.66       3  C37R16_ble1_mux_dx0/out [C37R16]                 C37R16_mux0_ble1_out_0                  
LUT4        [17 19 3]  454.98  3414.64          ii0499/f0 [C37R20]                               C37R16_mux0_ble1_out_0                  
LUT4        [17 19 3]   62.00  3476.64       2  ii0499/dx [C37R20]                               ii0499|dx_net                           
LUT4        [18 19 9]  394.95  3871.59          ii0500/f2 [C39R20]                               ii0499|dx_net                           
LUT4        [18 19 9]  137.00  4008.59       1  ii0500/dx [C39R20]                               ii0500|dx_net                           
REGS        [18 19 9]   60.20  4068.79          u_sdram_to_RGB_addr_cnt__reg[10]/di [C39R20]     ii0500|dx_net                           

#### Path 95 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf/clk
Path slack  2351p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2156
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3894

Data path   XY                                  instance/pin name                                                                                                 
model name  location    delay       AT  fanout  [CR location]                                                    net name                                         
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]           u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                   ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                   C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                ii0633|dx_net                                    
LBUF        [17 7 -1]  458.50  3893.96          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].lbuf/en [C37R8]  ii0633|dx_net                                    

#### Path 96 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2355p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1325
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3063

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 0]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b [C29R8]                   u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 0]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                       u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net            
EMBMUX6S5   [14 16 -1]  1060.67  2952.68          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net            
EMBMUX6S5   [14 16 -1]   110.00  3062.68       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_10/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [10]
M7S_EMB18K  [14 16 -1]     0.00  3062.68          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[10] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [10]

#### Path 97 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2355p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1325
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3063

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 0]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[9]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 0]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[9]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net           
EMBMUX6S5   [14 16 -1]  1060.67  2952.68          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[9]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3062.68       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_2/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [2]
M7S_EMB18K  [14 16 -1]     0.00  3062.68          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[2] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [2]

#### Path 98 #########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2372p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                   1738
+ Data path delay                                                       1301
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3039

Data path   XY                                    instance/pin name                                                                                      
model name  location      delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  -------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [18 14 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b [C39R15]    u_sdram_to_RGB_v_valid_r__reg[0].mclk_out    
REGS        [18 14 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  1147.18  3039.19          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 99 #########################################################

Start       u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/sclk
Path slack  2372p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2308
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4046

Data path   XY                                  instance/pin name                                                                                                      
model name  location    delay       AT  fanout  [CR location]                                                   net name                                               
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -------------------------------------------------------
REGS        [17 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/mclk_b [C37R11]  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3].mclk_out
REGS        [17 10 0]  154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]/qx [C37R11]      u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]  418.77  2310.78          ii0591/f2 [C37R11]                                              u_sdram_to_RGB_u_ahb_master_xfer_count__reg[3]|qx_net  
LUT4        [17 10 6]  137.00  2447.78       2  ii0591/dx [C37R11]                                              ii0591|dx_net                                          
LUT4        [16 11 9]  538.79  2986.57          ii0592/f1 [C35R12]                                              ii0591|dx_net                                          
LUT4        [16 11 9]   78.00  3064.57       7  ii0592/dx [C35R12]                                              ii0592|dx_net                                          
LUT4        [15 11 9]  460.84  3525.41          ii0594/f3 [C33R12]                                              ii0592|dx_net                                          
LUT4        [15 11 9]  142.00  3667.41       4  ii0594/dx [C33R12]                                              ii0594|dx_net                                          
LUT4        [15 11 0]  240.48  3907.89          ii0702/f1 [C33R12]                                              ii0594|dx_net                                          
LUT4        [15 11 0]   78.00  3985.89       1  ii0702/dx [C33R12]                                              ii0702|dx_net                                          
REGS        [15 11 0]   60.20  4046.09          u_sdram_to_RGB_u_ahb_master_hburst_o__reg[2]/di [C33R12]        ii0702|dx_net                                          

#### Path 100 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2376p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1303
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3041

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 16 -1]  1149.34  3041.35          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 101 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2379p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1301
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3039

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 16 -1]  1036.73  2928.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3038.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_1/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [1]
M7S_EMB18K  [14 16 -1]     0.00  3038.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[1] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [1]

#### Path 102 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2379p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1301
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3039

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 16 -1]  1036.73  2928.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3038.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_9/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [9]
M7S_EMB18K  [14 16 -1]     0.00  3038.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[9] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [9]

#### Path 103 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2387p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1293
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3031

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 9]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 9]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 12 -1]  1028.67  2920.68          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3030.68       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_1/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [1]
M7S_EMB18K  [14 12 -1]     0.00  3030.68          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[1] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [1]

#### Path 104 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2387p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1293
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3031

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 9]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 9]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 12 -1]  1028.67  2920.68          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3030.68       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_9/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [9]
M7S_EMB18K  [14 12 -1]     0.00  3030.68          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[9] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [9]

#### Path 105 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2390p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1289
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3027

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 10]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 10]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net           
EMBMUX6S5   [14 16 -1]  1025.09  2917.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3027.10       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_13/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [13]
M7S_EMB18K  [14 16 -1]     0.00  3027.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[13] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [13]

#### Path 106 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2390p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1289
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3027

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 10]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[22]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 10]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[22]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net          
EMBMUX6S5   [14 16 -1]  1025.09  2917.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[22]|qx_net          
EMBMUX6S5   [14 16 -1]   110.00  3027.10       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_5/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [5]
M7S_EMB18K  [14 16 -1]     0.00  3027.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[5] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [5]

#### Path 107 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2392p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1288
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3026

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 4]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 4]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 16 -1]  1023.61  2915.61          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3025.61       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_0/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [0]
M7S_EMB18K  [14 16 -1]     0.00  3025.61          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[0] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [0]

#### Path 108 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2392p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1288
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3026

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 4]       0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[2]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 4]     154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[2]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 16 -1]  1023.61  2915.61          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[2]|qx_net           
EMBMUX6S5   [14 16 -1]   110.00  3025.61       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_8/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [8]
M7S_EMB18K  [14 16 -1]     0.00  3025.61          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[8] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [8]

#### Path 109 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/sclk
Path slack  2398p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2282
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           4020

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   630.05  2522.05          ii0614/f3 [C35R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   142.00  2664.05       1  ii0614/dx [C35R10]                                          ii0614|dx_net                                    
MUX2S       [16 9 4]     0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                            ii0614|dx_net                                    
MUX2S       [16 9 4]    40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                            C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]   143.18  2847.23          ii0631/f3 [C35R10]                                          C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]   142.00  2989.23       6  ii0631/dx [C35R10]                                          ii0631|dx_net                                    
LUT4        [17 13 0]  567.17  3556.40          ii0637/f0 [C37R14]                                          ii0631|dx_net                                    
LUT4        [17 13 0]   62.00  3618.40       1  ii0637/dx [C37R14]                                          ii0637|dx_net                                    
REGS        [17 13 6]  401.92  4020.32          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/di [C37R14]      ii0637|dx_net                                    

#### Path 110 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2403p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1277
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3015

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net           
EMBMUX6S5   [14 12 -1]  1012.62  2904.63          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3014.63       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_14/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [14]
M7S_EMB18K  [14 12 -1]     0.00  3014.63          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[14] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [14]

#### Path 111 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2403p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1277
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3015

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net          
EMBMUX6S5   [14 12 -1]  1012.62  2904.63          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net          
EMBMUX6S5   [14 12 -1]   110.00  3014.63       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_6/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [6]
M7S_EMB18K  [14 12 -1]     0.00  3014.63          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[6] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [6]

#### Path 112 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2407p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1272
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3010

Data path   XY                                    instance/pin name                                                                                                        
model name  location      delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  -------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 7]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b [C25R14]                  u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 7]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]                      u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net            
EMBMUX6S5   [14 12 -1]  1008.44  2900.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net            
EMBMUX6S5   [14 12 -1]   110.00  3010.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_10/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [10]
M7S_EMB18K  [14 12 -1]     0.00  3010.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[10] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [10]

#### Path 113 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2407p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1272
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3010

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 12 -1]  1008.44  2900.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3010.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_1/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [1]
M7S_EMB18K  [14 12 -1]     0.00  3010.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[1] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [1]

#### Path 114 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2407p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1272
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3010

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 7]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 7]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net           
EMBMUX6S5   [14 12 -1]  1008.44  2900.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3010.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_2/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [2]
M7S_EMB18K  [14 12 -1]     0.00  3010.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[2] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [2]

#### Path 115 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2407p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1272
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3010

Data path   XY                                    instance/pin name                                                                                                      
model name  location      delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  -------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 12 -1]  1008.44  2900.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 12 -1]   110.00  3010.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_9/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [9]
M7S_EMB18K  [14 12 -1]     0.00  3010.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[9] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [9]

#### Path 116 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/sclk
Path slack  2420p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2260
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3998

Data path   XY                                    instance/pin name                                                                                    
model name  location      delay       AT  fanout  [CR location]                                             net name                                   
----------  ----------  -------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]      0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]    154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 15 0]   1157.18  3049.18          ii0722/f2 [C33R16]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 15 0]    137.00  3186.18       1  ii0722/dx [C33R16]                                        ii0722|dx_net                              
REGS        [15 13 10]   811.72  3997.91          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[23]/di [C33R14]  ii0722|dx_net                              

#### Path 117 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf/en
Reference   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf/clk
Path slack  2421p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       2087
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3825

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                     net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]            u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]   889.16  2781.16          ii0621/f1 [C35R9]                                                 u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 8 4]    78.00  2859.16       1  ii0621/dx [C35R9]                                                 ii0621|dx_net                                    
MUX2S       [16 8 7]     0.00  2859.16          C35R9_ble1_mux_dx0/in0 [C35R9]                                    ii0621|dx_net                                    
MUX2S       [16 8 7]    40.00  2899.16       2  C35R9_ble1_mux_dx0/out [C35R9]                                    C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   399.30  3298.46          ii0633/f2 [C37R8]                                                 C35R9_mux0_ble1_out_0                            
LUT4        [17 7 0]   137.00  3435.46       8  ii0633/dx [C37R8]                                                 ii0633|dx_net                                    
LBUF        [16 6 -1]  389.28  3824.74          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].lbuf/en [C35R7]  ii0633|dx_net                                    

#### Path 118 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2427p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1253
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2991

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net           
EMBMUX6S5   [14 16 -1]  988.80  2880.81          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2990.81       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_13/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [13]
M7S_EMB18K  [14 16 -1]    0.00  2990.81          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[13] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [13]

#### Path 119 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2427p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1253
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2991

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net          
EMBMUX6S5   [14 16 -1]  988.80  2880.81          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2990.81       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_5/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [5]
M7S_EMB18K  [14 16 -1]    0.00  2990.81          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[5] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [5]

#### Path 120 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/sclk
Path slack  2428p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2252
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3990

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [12 9 6]   740.61  3412.51          ii0697/f2 [C27R10]                                          C33R10_mux0_ble1_out_0                           
LUT4        [12 9 6]   137.00  3549.51       1  ii0697/dx [C27R10]                                          ii0697|dx_net                                    
REGS        [12 12 6]  440.77  3990.29          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[6]/di [C27R13]    ii0697|dx_net                                    

#### Path 121 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2429p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1250
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2988

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b [C29R8]                 u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]                     u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net          
EMBMUX6S5   [14 16 -1]  985.88  2877.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2987.89       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_3/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [3]
M7S_EMB18K  [14 16 -1]    0.00  2987.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[3] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [3]

#### Path 122 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/sclk
Path slack  2447p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2234
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3972

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]  388.63  3017.47          ii0681/f1 [C39R11]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]   78.00  3095.47       3  ii0681/dx [C39R11]                                            ii0681|dx_net                                         
LUT4        [18 9 1]   435.77  3531.24          ii0683/f0 [C39R10]                                            ii0681|dx_net                                         
LUT4        [18 9 1]    62.00  3593.24       1  ii0683/dx [C39R10]                                            ii0683|dx_net                                         
MUX2S       [18 9 4]     0.00  3593.24          C39R10_ble0_mux_dx0/in0 [C39R10]                              ii0683|dx_net                                         
MUX2S       [18 9 4]    40.00  3633.24       1  C39R10_ble0_mux_dx0/out [C39R10]                              C39R10_mux0_ble0_out_0                                
LUT4        [18 9 3]   136.20  3769.44          ii0684/f3 [C39R10]                                            C39R10_mux0_ble0_out_0                                
LUT4        [18 9 3]   142.00  3911.44       1  ii0684/dx [C39R10]                                            ii0684|dx_net                                         
REGS        [18 9 3]    60.20  3971.64          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[8]/di [C39R10]      ii0684|dx_net                                         

#### Path 123 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2447p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1232
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2970

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net           
EMBMUX6S5   [14 12 -1]  968.13  2860.14          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2970.14       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_13/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [13]
M7S_EMB18K  [14 12 -1]    0.00  2970.14          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[13] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [13]

#### Path 124 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2447p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1232
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2970

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[21]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[21]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net          
EMBMUX6S5   [14 12 -1]  968.13  2860.14          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[21]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2970.14       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_5/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [5]
M7S_EMB18K  [14 12 -1]    0.00  2970.14          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[5] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [5]

#### Path 125 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[9]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[9]/sclk
Path slack  2454p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2227
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3965

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]  383.04  2859.66          ii0498/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]   62.00  2921.66       1  ii0498/dx [C37R16]                               ii0498|dx_net                           
MUX2S       [17 15 7]    0.00  2921.66          C37R16_ble1_mux_dx0/in1 [C37R16]                 ii0498|dx_net                           
MUX2S       [17 15 7]   38.00  2959.66       3  C37R16_ble1_mux_dx0/out [C37R16]                 C37R16_mux0_ble1_out_0                  
LUT4        [17 19 3]  454.98  3414.64          ii0499/f0 [C37R20]                               C37R16_mux0_ble1_out_0                  
LUT4        [17 19 3]   62.00  3476.64       2  ii0499/dx [C37R20]                               ii0499|dx_net                           
LUT4        [18 19 6]  365.95  3842.59          ii0509/f0 [C39R20]                               ii0499|dx_net                           
LUT4        [18 19 6]   62.00  3904.59       1  ii0509/dx [C39R20]                               ii0509|dx_net                           
REGS        [18 19 6]   60.20  3964.79          u_sdram_to_RGB_addr_cnt__reg[9]/di [C39R20]      ii0509|dx_net                           

#### Path 126 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/sclk
Path slack  2474p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2206
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3944

Data path   XY                                   instance/pin name                                                                                            
model name  location     delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  -------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]   154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]    142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]      0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]     40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [10 11 0]  1070.04  3741.94          ii0608/f3 [C23R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [10 11 0]   142.00  3883.94       1  ii0608/dx [C23R12]                                          ii0608|dx_net                                    
REGS        [10 11 0]    60.20  3944.14          u_sdram_to_RGB_u_ahb_master_addr_count__reg[7]/di [C23R12]  ii0608|dx_net                                    

#### Path 127 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/sclk
Path slack  2480p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2200
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3938

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 14 2]  972.28  2864.29          ii0729/f2 [C27R15]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 14 2]  137.00  3001.29       1  ii0729/dx [C27R15]                                       ii0729|dx_net                              
MUX2S       [12 14 4]    0.00  3001.29          C27R15_ble0_mux_dx0/in1 [C27R15]                         ii0729|dx_net                              
MUX2S       [12 14 4]   38.00  3039.29       1  C27R15_ble0_mux_dx0/out [C27R15]                         C27R15_mux0_ble0_out_0                     
REGS        [15 12 7]  898.93  3938.22          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[2]/di [C33R13]  C27R15_mux0_ble0_out_0                     

#### Path 128 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/sclk
Path slack  2483p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2197
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3935

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]  388.63  3017.47          ii0681/f1 [C39R11]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 10 0]   78.00  3095.47       3  ii0681/dx [C39R11]                                            ii0681|dx_net                                         
LUT4        [18 10 6]  372.33  3467.80          ii0682/f0 [C39R11]                                            ii0681|dx_net                                         
LUT4        [18 10 6]   62.00  3529.80       1  ii0682/dx [C39R11]                                            ii0682|dx_net                                         
REGS        [18 11 0]  405.35  3935.16          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7]/di [C39R12]      ii0682|dx_net                                         

#### Path 129 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2510p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1170
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2908

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net           
EMBMUX6S5   [14 16 -1]  905.69  2797.70          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2907.70       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_14/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [14]
M7S_EMB18K  [14 16 -1]    0.00  2907.70          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[14] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [14]

#### Path 130 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2510p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1170
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2908

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b [C29R8]                 u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]                     u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net          
EMBMUX6S5   [14 16 -1]  905.69  2797.70          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2907.70       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_6/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [6]
M7S_EMB18K  [14 16 -1]    0.00  2907.70          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[6] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [6]

#### Path 131 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2551p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5445

Starting arrival time                                                   1738
+ Data path delay                                                       1156
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2894

Data path   XY                                    instance/pin name                                                                                      
model name  location      delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  -------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [18 14 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/mclk_b [C39R15]    u_sdram_to_RGB_v_valid_r__reg[0].mclk_out    
REGS        [18 14 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr0__reg/qx [C39R15]        u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net
M7S_EMB18K  [14 16 -1]  1002.31  2894.31          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ceb [C31R17]  u_sdram_to_RGB_ahm_rdata_push_wr0__reg|qx_net

#### Path 132 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2554p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1126
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2864

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [17 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out          
REGS        [17 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net           
EMBMUX6S5   [14 16 -1]  861.80  2753.80          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2863.80       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_14/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [14]
M7S_EMB18K  [14 16 -1]    0.00  2863.80          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[14] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [14]

#### Path 133 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2554p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1126
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2864

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b [C37R14]                u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net          
EMBMUX6S5   [14 16 -1]  861.80  2753.80          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2863.80       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_6/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [6]
M7S_EMB18K  [14 16 -1]    0.00  2863.80          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[6] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [6]

#### Path 134 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2560p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1119
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2857

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net           
EMBMUX6S5   [14 12 -1]  855.38  2747.39          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2857.39       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_14/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [14]
M7S_EMB18K  [14 12 -1]    0.00  2857.39          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[14] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [14]

#### Path 135 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2560p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1119
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2857

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[27]/mclk_b [C29R8]                 u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[27]/qx [C29R8]                     u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net          
EMBMUX6S5   [14 12 -1]  855.38  2747.39          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[27]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2857.39       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_6/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [6]
M7S_EMB18K  [14 12 -1]    0.00  2857.39          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[6] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [6]

#### Path 136 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2564p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1115
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2853

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 16 -1]  851.41  2743.42          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2853.42       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_1/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [1]
M7S_EMB18K  [14 16 -1]    0.00  2853.42          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[1] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [1]

#### Path 137 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2564p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1115
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2853

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[5]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[5]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 16 -1]  851.41  2743.42          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[5]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2853.42       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_9/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [9]
M7S_EMB18K  [14 16 -1]    0.00  2853.42          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[9] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [9]

#### Path 138 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/sclk
Path slack  2570p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2110
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3848

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [12 9 0]   711.61  3383.51          ii0693/f0 [C27R10]                                          C33R10_mux0_ble1_out_0                           
LUT4        [12 9 0]    62.00  3445.51       1  ii0693/dx [C27R10]                                          ii0693|dx_net                                    
REGS        [12 9 3]   402.42  3847.94          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[4]/di [C27R10]    ii0693|dx_net                                    

#### Path 139 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2571p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1109
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2847

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 11 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out        
REGS        [15 11 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net           
EMBMUX6S5   [14 16 -1]  844.59  2736.60          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2846.60       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_15/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [15]
M7S_EMB18K  [14 16 -1]    0.00  2846.60          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[15] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [15]

#### Path 140 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2571p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1109
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2847

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b [C33R12]                u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]                    u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net          
EMBMUX6S5   [14 16 -1]  844.59  2736.60          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2846.60       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_7/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [7]
M7S_EMB18K  [14 16 -1]    0.00  2846.60          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[7] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [7]

#### Path 141 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2572p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1107
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2845

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net           
EMBMUX6S5   [14 16 -1]  843.20  2735.20          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2845.20       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_14/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [14]
M7S_EMB18K  [14 16 -1]    0.00  2845.20          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[14] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [14]

#### Path 142 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2572p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1107
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2845

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[24]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[24]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net          
EMBMUX6S5   [14 16 -1]  843.20  2735.20          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[24]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2845.20       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_6/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [6]
M7S_EMB18K  [14 16 -1]    0.00  2845.20          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[6] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [6]

#### Path 143 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2573p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1106
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2844

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net           
EMBMUX6S5   [14 16 -1]  842.09  2734.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2844.10       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_13/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [13]
M7S_EMB18K  [14 16 -1]    0.00  2844.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[13] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [13]

#### Path 144 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2573p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1106
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2844

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net          
EMBMUX6S5   [14 16 -1]  842.09  2734.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2844.10       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_5/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [5]
M7S_EMB18K  [14 16 -1]    0.00  2844.10          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[5] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [5]

#### Path 145 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2576p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1103
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2841

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b [C25R14]                  u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]                      u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net            
EMBMUX6S5   [14 16 -1]  839.02  2731.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net            
EMBMUX6S5   [14 16 -1]  110.00  2841.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_10/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [10]
M7S_EMB18K  [14 16 -1]    0.00  2841.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[10] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [10]

#### Path 146 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2576p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1103
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2841

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 16 -1]  839.02  2731.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2841.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_1/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [1]
M7S_EMB18K  [14 16 -1]    0.00  2841.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[1] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [1]

#### Path 147 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2576p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1103
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2841

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[8]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[8]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net           
EMBMUX6S5   [14 16 -1]  839.02  2731.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[8]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2841.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_2/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [2]
M7S_EMB18K  [14 16 -1]    0.00  2841.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[2] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [2]

#### Path 148 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2576p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1103
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2841

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[4]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[4]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 16 -1]  839.02  2731.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[4]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2841.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_9/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [9]
M7S_EMB18K  [14 16 -1]    0.00  2841.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[9] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [9]

#### Path 149 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2583p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1096
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2834

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net           
EMBMUX6S5   [14 12 -1]  832.42  2724.43          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2834.43       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_13/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [13]
M7S_EMB18K  [14 12 -1]    0.00  2834.43          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[13] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [13]

#### Path 150 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2583p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1096
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2834

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[20]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[20]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net          
EMBMUX6S5   [14 12 -1]  832.42  2724.43          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[20]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2834.43       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_5/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [5]
M7S_EMB18K  [14 12 -1]    0.00  2834.43          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[5] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [5]

#### Path 151 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/sclk
Path slack  2589p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2091
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3829

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [11 10 0]  693.16  3365.06          ii0590/f0 [C25R11]                                          C33R10_mux0_ble1_out_0                           
LUT4        [11 10 0]   62.00  3427.06       1  ii0590/dx [C25R11]                                          ii0590|dx_net                                    
REGS        [11 10 6]  401.82  3828.88          u_sdram_to_RGB_u_ahb_master_addr_count__reg[1]/di [C25R11]  ii0590|dx_net                                    

#### Path 152 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/sclk
Path slack  2590p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2090
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3828

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 3]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [15 11 3]  812.08  2704.09          ii0634/f2 [C33R12]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[2]|qx_net
LUT4        [15 11 3]  137.00  2841.09       1  ii0634/dx [C33R12]                                          ii0634|dx_net                                    
REGS        [21 12 6]  986.93  3828.02          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/di [C45R13]  ii0634|dx_net                                    

#### Path 153 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2594p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1085
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2823

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net           
EMBMUX6S5   [14 16 -1]  820.89  2712.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2822.89       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_15/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [15]
M7S_EMB18K  [14 16 -1]    0.00  2822.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[15] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [15]

#### Path 154 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2594p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1085
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2823

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net          
EMBMUX6S5   [14 16 -1]  820.89  2712.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2822.89       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_7/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [7]
M7S_EMB18K  [14 16 -1]    0.00  2822.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[7] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [7]

#### Path 155 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2595p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1085
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2823

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 16 -1]  820.83  2712.84          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2822.84       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_1/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [1]
M7S_EMB18K  [14 16 -1]    0.00  2822.84          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[1] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [1]

#### Path 156 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2595p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1085
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2823

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 16 -1]  820.83  2712.84          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2822.84       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_9/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [9]
M7S_EMB18K  [14 16 -1]    0.00  2822.84          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[9] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [9]

#### Path 157 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2599p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1080
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2818

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 8 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b [C33R9]                  u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out         
REGS        [15 8 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]                      u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net           
EMBMUX6S5   [14 16 -1]  816.45  2708.45          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2818.45       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_15/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [15]
M7S_EMB18K  [14 16 -1]    0.00  2818.45          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[15] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [15]

#### Path 158 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2599p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1080
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2818

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 8 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b [C33R9]                 u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out        
REGS        [15 8 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]                     u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net          
EMBMUX6S5   [14 16 -1]  816.45  2708.45          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2818.45       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_7/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [7]
M7S_EMB18K  [14 16 -1]    0.00  2818.45          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[7] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [7]

#### Path 159 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2600p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1079
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2817

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net           
EMBMUX6S5   [14 16 -1]  815.16  2707.17          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2817.17       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_12/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [12]
M7S_EMB18K  [14 16 -1]    0.00  2817.17          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[12] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [12]

#### Path 160 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2600p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1079
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2817

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net          
EMBMUX6S5   [14 16 -1]  815.16  2707.17          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2817.17       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_4/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [4]
M7S_EMB18K  [14 16 -1]    0.00  2817.17          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[4] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [4]

#### Path 161 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/sclk
Path slack  2608p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2073
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3811

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [18 9 5]   554.45  3183.28          ii0679/f1 [C39R10]                                            C39R12_mux0_ble0_out_0                                
LUT4        [18 9 5]    78.00  3261.28       1  ii0679/dx [C39R10]                                            ii0679|dx_net                                         
MUX2S       [18 9 7]     0.00  3261.28          C39R10_ble1_mux_dx0/in1 [C39R10]                              ii0679|dx_net                                         
MUX2S       [18 9 7]    38.00  3299.28       1  C39R10_ble1_mux_dx0/out [C39R10]                              C39R10_mux0_ble1_out_0                                
LUT4        [18 10 2]  362.03  3661.32          ii0680/f1 [C39R11]                                            C39R10_mux0_ble1_out_0                                
LUT4        [18 10 2]   78.00  3739.32       1  ii0680/dx [C39R11]                                            ii0680|dx_net                                         
MUX2S       [18 10 4]    0.00  3739.32          C39R11_ble0_mux_dx0/in1 [C39R11]                              ii0680|dx_net                                         
MUX2S       [18 10 4]   38.00  3777.32       1  C39R11_ble0_mux_dx0/out [C39R11]                              C39R11_mux0_ble0_out_0                                
REGS        [18 10 0]   33.20  3810.52          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[6]/di [C39R11]      C39R11_mux0_ble0_out_0                                

#### Path 162 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2613p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1066
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2804

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 0]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 0]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net           
EMBMUX6S5   [14 12 -1]  802.06  2694.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2804.06       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_12/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [12]
M7S_EMB18K  [14 12 -1]    0.00  2804.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[12] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [12]

#### Path 163 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2613p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1066
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2804

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 0]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 0]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net          
EMBMUX6S5   [14 12 -1]  802.06  2694.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2804.06       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_4/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [4]
M7S_EMB18K  [14 12 -1]    0.00  2804.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[4] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [4]

#### Path 164 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2621p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1058
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2796

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 16 -1]  793.91  2685.92          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2795.92       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_0/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [0]
M7S_EMB18K  [14 16 -1]    0.00  2795.92          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[0] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [0]

#### Path 165 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2621p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1058
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2796

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 16 -1]  793.91  2685.92          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2795.92       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_8/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [8]
M7S_EMB18K  [14 16 -1]    0.00  2795.92          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[8] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [8]

#### Path 166 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/sclk
Path slack  2623p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2057
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3795

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [13 11 3]  654.11  3326.01          ii0690/f0 [C29R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [13 11 3]   62.00  3388.01       1  ii0690/dx [C29R12]                                          ii0690|dx_net                                    
REGS        [12 12 0]  406.95  3794.97          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[2]/di [C27R13]    ii0690|dx_net                                    

#### Path 167 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/sclk
Path slack  2634p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       2047
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3785

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]  620.82  2512.83          ii0644/f1 [C39R12]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [18 11 2]   78.00  2590.83       1  ii0644/dx [C39R12]                                            ii0644|dx_net                                         
MUX2S       [18 11 4]    0.00  2590.83          C39R12_ble0_mux_dx0/in1 [C39R12]                              ii0644|dx_net                                         
MUX2S       [18 11 4]   38.00  2628.83       5  C39R12_ble0_mux_dx0/out [C39R12]                              C39R12_mux0_ble0_out_0                                
LUT4        [17 9 9]   590.73  3219.56          ii0676/f3 [C37R10]                                            C39R12_mux0_ble0_out_0                                
LUT4        [17 9 9]   142.00  3361.56       1  ii0676/dx [C37R10]                                            ii0676|dx_net                                         
REGS        [18 9 4]   423.29  3784.85          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[4]/di [C39R10]      ii0676|dx_net                                         

#### Path 168 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2635p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1045
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2783

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 11 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out        
REGS        [15 11 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net           
EMBMUX6S5   [14 12 -1]  780.80  2672.81          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2782.81       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_15/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [15]
M7S_EMB18K  [14 12 -1]    0.00  2782.81          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[15] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [15]

#### Path 169 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2635p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1045
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2783

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[31]/mclk_b [C33R12]                u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[31]/qx [C33R12]                    u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net          
EMBMUX6S5   [14 12 -1]  780.80  2672.81          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[31]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2782.81       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_7/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [7]
M7S_EMB18K  [14 12 -1]    0.00  2782.81          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[7] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [7]

#### Path 170 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2637p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1042
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2780

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 16 -1]  778.32  2670.33          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2780.33       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_0/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [0]
M7S_EMB18K  [14 16 -1]    0.00  2780.33          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[0] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [0]

#### Path 171 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2637p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1042
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2780

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 16 -1]  778.32  2670.33          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2780.33       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_8/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [8]
M7S_EMB18K  [14 16 -1]    0.00  2780.33          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[8] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [8]

#### Path 172 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2642p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1037
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2775

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net           
EMBMUX6S5   [14 16 -1]  773.02  2665.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2775.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_11/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [11]
M7S_EMB18K  [14 16 -1]    0.00  2775.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[11] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [11]

#### Path 173 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2642p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1037
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2775

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net          
EMBMUX6S5   [14 16 -1]  773.02  2665.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2775.03       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_3/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [3]
M7S_EMB18K  [14 16 -1]    0.00  2775.03          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[3] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [3]

#### Path 174 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2644p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1035
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2773

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net           
EMBMUX6S5   [14 12 -1]  771.11  2663.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2773.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_11/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [11]
M7S_EMB18K  [14 12 -1]    0.00  2773.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[11] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [11]

#### Path 175 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2644p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1035
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2773

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b [C29R8]                 u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]                     u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net          
EMBMUX6S5   [14 12 -1]  771.11  2663.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2773.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_3/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [3]
M7S_EMB18K  [14 12 -1]    0.00  2773.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[3] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [3]

#### Path 176 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2645p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 8 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b [C29R9]                  u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out         
REGS        [13 8 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]                      u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net           
EMBMUX6S5   [14 16 -1]  770.49  2662.50          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2772.50       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_14/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [14]
M7S_EMB18K  [14 16 -1]    0.00  2772.50          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[14] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [14]

#### Path 177 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2645p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 8 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b [C29R9]                 u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out        
REGS        [13 8 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]                     u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net          
EMBMUX6S5   [14 16 -1]  770.49  2662.50          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2772.50       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_mux_db_6/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [6]
M7S_EMB18K  [14 16 -1]    0.00  2772.50          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_db[6] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r3_db_1 [6]

#### Path 178 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2645p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 16 -1]  770.47  2662.48          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2772.48       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_0/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [0]
M7S_EMB18K  [14 16 -1]    0.00  2772.48          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[0] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [0]

#### Path 179 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2645p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 16 -1]  770.47  2662.48          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2772.48       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_8/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [8]
M7S_EMB18K  [14 16 -1]    0.00  2772.48          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[8] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [8]

#### Path 180 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2651p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5929

Starting arrival time                                                   1738
+ Data path delay                                                       1540
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3278

Data path   XY                                    instance/pin name                                                                                         
model name  location      delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  -------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 16 -1]  1386.29  3278.29          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 181 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2656p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6077

Starting arrival time                                                   1738
+ Data path delay                                                       1684
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3422

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 16 -1]  1529.84  3421.84          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 182 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2659p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1020
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2758

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net           
EMBMUX6S5   [14 12 -1]  755.88  2647.89          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2757.89       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_12/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [12]
M7S_EMB18K  [14 12 -1]    0.00  2757.89          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[12] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [12]

#### Path 183 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2659p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                       1020
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2758

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[18]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[18]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net          
EMBMUX6S5   [14 12 -1]  755.88  2647.89          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[18]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2757.89       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_4/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [4]
M7S_EMB18K  [14 12 -1]    0.00  2757.89          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[4] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [4]

#### Path 184 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/sclk
Path slack  2685p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1995
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3733

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [18 11 1]  835.04  3506.94          ii0675/f3 [C39R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [18 11 1]  142.00  3648.94       1  ii0675/dx [C39R12]                                          ii0675|dx_net                                    
MUX2S       [18 11 4]    0.00  3648.94          C39R12_ble0_mux_dx1/in1 [C39R12]                            ii0675|dx_net                                    
MUX2S       [18 11 4]   38.00  3686.94       1  C39R12_ble0_mux_dx1/out [C39R12]                            C39R12_mux0_ble0_out_1                           
REGS        [18 11 1]   46.00  3732.94          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[3]/di [C39R12]    C39R12_mux0_ble0_out_1                           

#### Path 185 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2693p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5920

Starting arrival time                                                   1738
+ Data path delay                                                       1490
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3228

Data path   XY                                    instance/pin name                                                                                         
model name  location      delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  -------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 16 -1]  1335.74  3227.75          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 186 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2695p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        984
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2722

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net           
EMBMUX6S5   [14 12 -1]  720.45  2612.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2722.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_13/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [13]
M7S_EMB18K  [14 12 -1]    0.00  2722.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[13] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [13]

#### Path 187 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2695p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        984
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2722

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 1]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[23]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 1]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[23]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net          
EMBMUX6S5   [14 12 -1]  720.45  2612.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[23]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2722.45       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_5/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [5]
M7S_EMB18K  [14 12 -1]    0.00  2722.45          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[5] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [5]

#### Path 188 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2698p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2719

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net          
EMBMUX6S5   [14 12 -1]  717.06  2609.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2719.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_3/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [3]
M7S_EMB18K  [14 12 -1]    0.00  2719.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[3] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [3]

#### Path 189 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2699p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2719

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net           
EMBMUX6S5   [14 16 -1]  716.82  2608.83          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2718.83       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_15/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [15]
M7S_EMB18K  [14 16 -1]    0.00  2718.83          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[15] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [15]

#### Path 190 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2699p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2719

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net          
EMBMUX6S5   [14 16 -1]  716.82  2608.83          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2718.83       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_7/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [7]
M7S_EMB18K  [14 16 -1]    0.00  2718.83          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[7] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [7]

#### Path 191 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[8]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[8]/sclk
Path slack  2699p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1982
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3720

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]  383.04  2859.66          ii0498/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]   62.00  2921.66       1  ii0498/dx [C37R16]                               ii0498|dx_net                           
MUX2S       [17 15 7]    0.00  2921.66          C37R16_ble1_mux_dx0/in1 [C37R16]                 ii0498|dx_net                           
MUX2S       [17 15 7]   38.00  2959.66       3  C37R16_ble1_mux_dx0/out [C37R16]                 C37R16_mux0_ble1_out_0                  
LUT4        [17 18 0]  621.79  3581.45          ii0508/f1 [C37R19]                               C37R16_mux0_ble1_out_0                  
LUT4        [17 18 0]   78.00  3659.45       1  ii0508/dx [C37R19]                               ii0508|dx_net                           
REGS        [17 18 0]   60.20  3719.65          u_sdram_to_RGB_addr_cnt__reg[8]/di [C37R19]      ii0508|dx_net                           

#### Path 192 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2717p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        962
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2700

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 12 -1]  808.04  2700.04          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 193 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2726p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        953
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2691

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 12 -1]  799.13  2691.14          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 194 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2766p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        914
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2652

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 12 -1]  759.78  2651.78          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 195 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2768p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        911
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2649

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 12 -1]  757.06  2649.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 196 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2777p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        902
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2640

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 0]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 0]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net           
EMBMUX6S5   [14 16 -1]  638.40  2530.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2640.41       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_12/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [12]
M7S_EMB18K  [14 16 -1]    0.00  2640.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[12] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [12]

#### Path 197 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  2777p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        902
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2640

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [16 9 0]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[17]/mclk_b [C35R10]                u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out         
REGS        [16 9 0]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[17]/qx [C35R10]                    u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net          
EMBMUX6S5   [14 16 -1]  638.40  2530.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[17]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2640.41       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_4/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [4]
M7S_EMB18K  [14 16 -1]    0.00  2640.41          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[4] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [4]

#### Path 198 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/sclk
Path slack  2780p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1900
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3638

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [18 9 6]   486.32  3158.22          ii0673/f1 [C39R10]                                          C33R10_mux0_ble1_out_0                           
LUT4        [18 9 6]    78.00  3236.22       1  ii0673/dx [C39R10]                                          ii0673|dx_net                                    
REGS        [18 9 9]   401.92  3638.13          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/di [C39R10]    ii0673|dx_net                                    

#### Path 199 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2791p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        889
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2627

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net           
EMBMUX6S5   [14 16 -1]  624.73  2516.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2626.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_11/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [11]
M7S_EMB18K  [14 16 -1]    0.00  2626.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[11] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [11]

#### Path 200 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2791p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        889
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2627

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net           
EMBMUX6S5   [14 16 -1]  624.73  2516.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2626.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_12/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [12]
M7S_EMB18K  [14 16 -1]    0.00  2626.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[12] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [12]

#### Path 201 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2791p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        889
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2627

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net          
EMBMUX6S5   [14 16 -1]  624.73  2516.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2626.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_3/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [3]
M7S_EMB18K  [14 16 -1]    0.00  2626.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[3] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [3]

#### Path 202 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2791p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        889
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2627

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net          
EMBMUX6S5   [14 16 -1]  624.73  2516.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2626.74       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_mux_db_4/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [4]
M7S_EMB18K  [14 16 -1]    0.00  2626.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_db[4] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r1_db_1 [4]

#### Path 203 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/sclk
Path slack  2797p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1883
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3621

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [11 13 0]  945.83  2837.84          ii0734/f2 [C25R14]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [11 13 0]  137.00  2974.84       1  ii0734/dx [C25R14]                                       ii0734|dx_net                              
REGS        [13 12 4]  646.13  3620.97          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[5]/di [C29R13]  ii0734|dx_net                              

#### Path 204 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2800p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2617

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net           
EMBMUX6S5   [14 12 -1]  615.06  2507.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2617.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_11/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [11]
M7S_EMB18K  [14 12 -1]    0.00  2617.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[11] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [11]

#### Path 205 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2800p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2617

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net           
EMBMUX6S5   [14 12 -1]  615.06  2507.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2617.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_12/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [12]
M7S_EMB18K  [14 12 -1]    0.00  2617.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[12] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [12]

#### Path 206 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2800p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2617

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[12]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[12]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net          
EMBMUX6S5   [14 12 -1]  615.06  2507.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[12]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2617.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_3/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [3]
M7S_EMB18K  [14 12 -1]    0.00  2617.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[3] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [3]

#### Path 207 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2800p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        879
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2617

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[16]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[16]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net          
EMBMUX6S5   [14 12 -1]  615.06  2507.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[16]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2617.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_4/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [4]
M7S_EMB18K  [14 12 -1]    0.00  2617.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[4] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [4]

#### Path 208 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/sclk
Path slack  2811p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1869
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3608

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   630.05  2522.05          ii0614/f3 [C35R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [16 9 1]   142.00  2664.05       1  ii0614/dx [C35R10]                                          ii0614|dx_net                                    
MUX2S       [16 9 4]     0.00  2664.05          C35R10_ble0_mux_dx0/in0 [C35R10]                            ii0614|dx_net                                    
MUX2S       [16 9 4]    40.00  2704.05       2  C35R10_ble0_mux_dx0/out [C35R10]                            C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]   143.18  2847.23          ii0631/f3 [C35R10]                                          C35R10_mux0_ble0_out_0                           
LUT4        [16 9 3]   142.00  2989.23       6  ii0631/dx [C35R10]                                          ii0631|dx_net                                    
REGS        [15 11 1]  618.27  3607.50          u_sdram_to_RGB_u_ahb_master_mx_done_r__reg/di [C33R12]      ii0631|dx_net                                    

#### Path 209 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2812p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        867
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2605

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 8 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b [C33R9]                  u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out         
REGS        [15 8 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]                      u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net           
EMBMUX6S5   [14 12 -1]  603.47  2495.48          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2605.48       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_15/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [15]
M7S_EMB18K  [14 12 -1]    0.00  2605.48          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[15] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [15]

#### Path 210 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2812p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        867
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2605

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 8 3]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[28]/mclk_b [C33R9]                 u_sdram_to_RGB_ahm_rdata_r__reg[28].mclk_out        
REGS        [15 8 3]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[28]/qx [C33R9]                     u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net          
EMBMUX6S5   [14 12 -1]  603.47  2495.48          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[28]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2605.48       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_7/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [7]
M7S_EMB18K  [14 12 -1]    0.00  2605.48          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[7] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [7]

#### Path 211 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2814p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        865
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2603

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 12 -1]  601.07  2493.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2603.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_0/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [0]
M7S_EMB18K  [14 12 -1]    0.00  2603.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[0] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [0]

#### Path 212 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2814p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        865
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2603

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[1]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[1]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 12 -1]  601.07  2493.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[1]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2603.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_8/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [8]
M7S_EMB18K  [14 12 -1]    0.00  2603.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[8] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [8]

#### Path 213 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2814p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        865
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2603

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 12 -1]  601.05  2493.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2603.06       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_0/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [0]
M7S_EMB18K  [14 12 -1]    0.00  2603.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[0] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [0]

#### Path 214 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  2814p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        865
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2603

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 7 6]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[0]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out         
REGS        [13 7 6]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[0]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 12 -1]  601.05  2493.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[0]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2603.06       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_mux_db_8/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [8]
M7S_EMB18K  [14 12 -1]    0.00  2603.06          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_db[8] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r4_db_1 [8]

#### Path 215 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2816p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        863
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2601

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 11 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out        
REGS        [15 11 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net           
EMBMUX6S5   [14 16 -1]  599.08  2491.09          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2601.09       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_10/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [10]
M7S_EMB18K  [14 16 -1]    0.00  2601.09          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[10] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [10]

#### Path 216 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2816p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        863
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2601

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b [C33R12]                u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]                    u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net          
EMBMUX6S5   [14 16 -1]  599.08  2491.09          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2601.09       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_2/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [2]
M7S_EMB18K  [14 16 -1]    0.00  2601.09          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[2] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [2]

#### Path 217 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2817p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2600

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net           
EMBMUX6S5   [14 16 -1]  598.06  2490.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2600.07       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_11/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [11]
M7S_EMB18K  [14 16 -1]    0.00  2600.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[11] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [11]

#### Path 218 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2817p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2600

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net           
EMBMUX6S5   [14 16 -1]  598.06  2490.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2600.07       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_12/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [12]
M7S_EMB18K  [14 16 -1]    0.00  2600.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[12] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [12]

#### Path 219 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2817p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2600

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net          
EMBMUX6S5   [14 16 -1]  598.06  2490.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2600.07       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_3/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [3]
M7S_EMB18K  [14 16 -1]    0.00  2600.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[3] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [3]

#### Path 220 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  2817p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2600

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net          
EMBMUX6S5   [14 16 -1]  598.06  2490.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net          
EMBMUX6S5   [14 16 -1]  110.00  2600.07       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_mux_db_4/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [4]
M7S_EMB18K  [14 16 -1]    0.00  2600.07          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_db[4] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r4_db_1 [4]

#### Path 221 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2818p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        862
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2600

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 12 -1]  707.78  2599.79          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 222 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2820p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        859
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2597

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 8 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b [C29R9]                  u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out         
REGS        [13 8 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]                      u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net           
EMBMUX6S5   [14 12 -1]  595.30  2487.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2597.30       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_14/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [14]
M7S_EMB18K  [14 12 -1]    0.00  2597.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[14] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [14]

#### Path 223 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2820p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        859
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2597

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [13 8 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[26]/mclk_b [C29R9]                 u_sdram_to_RGB_ahm_rdata_r__reg[26].mclk_out        
REGS        [13 8 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[26]/qx [C29R9]                     u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net          
EMBMUX6S5   [14 12 -1]  595.30  2487.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[26]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2597.30       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_6/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [6]
M7S_EMB18K  [14 12 -1]    0.00  2597.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[6] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [6]

#### Path 224 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2826p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        854
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2592

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net           
EMBMUX6S5   [14 12 -1]  589.55  2481.55          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2591.55       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_15/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [15]
M7S_EMB18K  [14 12 -1]    0.00  2591.55          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[15] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [15]

#### Path 225 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2826p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        854
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2592

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[30]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[30]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net          
EMBMUX6S5   [14 12 -1]  589.55  2481.55          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[30]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2591.55       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_7/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [7]
M7S_EMB18K  [14 12 -1]    0.00  2591.55          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[7] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [7]

#### Path 226 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2826p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        853
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2591

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [11 13 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b [C25R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out          
REGS        [11 13 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net           
EMBMUX6S5   [14 12 -1]  589.29  2481.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2591.30       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_10/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [10]
M7S_EMB18K  [14 12 -1]    0.00  2591.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[10] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [10]

#### Path 227 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2826p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        853
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2591

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [11 13 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[10]/mclk_b [C25R14]                u_sdram_to_RGB_ahm_rdata_r__reg[8].mclk_out         
REGS        [11 13 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[10]/qx [C25R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net          
EMBMUX6S5   [14 12 -1]  589.29  2481.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[10]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2591.30       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_2/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [2]
M7S_EMB18K  [14 12 -1]    0.00  2591.30          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[2] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [2]

#### Path 228 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/sclk
Path slack  2837p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1843
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3581

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [11 8 0]   712.09  3383.99          ii0692/f2 [C25R9]                                           C33R10_mux0_ble1_out_0                           
LUT4        [11 8 0]   137.00  3520.99       1  ii0692/dx [C25R9]                                           ii0692|dx_net                                    
REGS        [11 8 0]    60.20  3581.19          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[3]/di [C25R9]     ii0692|dx_net                                    

#### Path 229 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  2838p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6080

Starting arrival time                                                   1738
+ Data path delay                                                       1504
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3242

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 16 -1]  1350.19  3242.20          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 230 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2850p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        829
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2567

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 12 -1]  565.11  2457.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2567.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_0/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [0]
M7S_EMB18K  [14 12 -1]    0.00  2567.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[0] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [0]

#### Path 231 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2850p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        829
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2567

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 10]    0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[3]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 10]  154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[3]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 12 -1]  565.11  2457.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[3]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2567.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_8/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [8]
M7S_EMB18K  [14 12 -1]    0.00  2567.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[8] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [8]

#### Path 232 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2850p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        829
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2567

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 12 -1]  565.11  2457.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2567.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_1/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [1]
M7S_EMB18K  [14 12 -1]    0.00  2567.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[1] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [1]

#### Path 233 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2850p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        829
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2567

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 6]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[6]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 6]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[6]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 12 -1]  565.11  2457.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[6]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2567.12       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_9/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [9]
M7S_EMB18K  [14 12 -1]    0.00  2567.12          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[9] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [9]

#### Path 234 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/sclk
Path slack  2858p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1822
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3560

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [18 11 9]  691.16  3363.06          ii0639/f2 [C39R12]                                          C33R10_mux0_ble1_out_0                           
LUT4        [18 11 9]  137.00  3500.06       1  ii0639/dx [C39R12]                                          ii0639|dx_net                                    
REGS        [18 11 9]   60.20  3560.26          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/di [C39R12]    ii0639|dx_net                                    

#### Path 235 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/sclk
Path slack  2861p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1820
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3558

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [18 17 0]  953.39  2845.40          ii0715/f2 [C39R18]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [18 17 0]  137.00  2982.40       1  ii0715/dx [C39R18]                                        ii0715|dx_net                              
REGS        [17 14 6]  575.13  3557.52          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[16]/di [C37R15]  ii0715|dx_net                              

#### Path 236 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2864p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        816
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2554

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [17 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out          
REGS        [17 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net           
EMBMUX6S5   [14 12 -1]  551.82  2443.83          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2553.83       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_14/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [14]
M7S_EMB18K  [14 12 -1]    0.00  2553.83          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[14] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [14]

#### Path 237 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2864p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        816
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2554

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 0]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[25]/mclk_b [C37R14]                u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 0]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[25]/qx [C37R14]                    u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net          
EMBMUX6S5   [14 12 -1]  551.82  2443.83          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[25]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2553.83       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_6/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [6]
M7S_EMB18K  [14 12 -1]    0.00  2553.83          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[6] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [6]

#### Path 238 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2864p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        815
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2553

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 12 -1]  551.09  2443.10          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2553.10       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_1/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [1]
M7S_EMB18K  [14 12 -1]    0.00  2553.10          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[1] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [1]

#### Path 239 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2864p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        815
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2553

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [17 13 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[7]/mclk_b [C37R14]                 u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out         
REGS        [17 13 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[7]/qx [C37R14]                     u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 12 -1]  551.09  2443.10          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[7]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2553.10       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_9/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [9]
M7S_EMB18K  [14 12 -1]    0.00  2553.10          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[9] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [9]

#### Path 240 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2876p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        804
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2542

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net           
EMBMUX6S5   [14 12 -1]  539.57  2431.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2541.58       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_15/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [15]
M7S_EMB18K  [14 12 -1]    0.00  2541.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[15] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [15]

#### Path 241 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2876p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        804
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2542

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[29]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[29]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net          
EMBMUX6S5   [14 12 -1]  539.57  2431.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[29]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2541.58       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_mux_db_7/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [7]
M7S_EMB18K  [14 12 -1]    0.00  2541.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_db[7] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r3_db_1 [7]

#### Path 242 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        803
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2541

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 11 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b [C33R12]                 u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out        
REGS        [15 11 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]                     u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net           
EMBMUX6S5   [14 12 -1]  538.68  2430.69          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2540.69       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_10/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [10]
M7S_EMB18K  [14 12 -1]    0.00  2540.69          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[10] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [10]

#### Path 243 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        803
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2541

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 11 4]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[11]/mclk_b [C33R12]                u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out       
REGS        [15 11 4]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[11]/qx [C33R12]                    u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net          
EMBMUX6S5   [14 12 -1]  538.68  2430.69          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[11]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2540.69       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_2/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [2]
M7S_EMB18K  [14 12 -1]    0.00  2540.69          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[2] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [2]

#### Path 244 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        802
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2540

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net           
EMBMUX6S5   [14 12 -1]  537.94  2429.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2539.95       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_11/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [11]
M7S_EMB18K  [14 12 -1]    0.00  2539.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[11] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [11]

#### Path 245 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        802
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2540

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [15 14 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b [C33R15]                 u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out         
REGS        [15 14 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]                     u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net           
EMBMUX6S5   [14 12 -1]  537.94  2429.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2539.95       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_12/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [12]
M7S_EMB18K  [14 12 -1]    0.00  2539.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[12] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [12]

#### Path 246 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        802
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2540

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 7]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[15]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 7]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[15]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net          
EMBMUX6S5   [14 12 -1]  537.94  2429.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[15]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2539.95       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_3/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [3]
M7S_EMB18K  [14 12 -1]    0.00  2539.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[3] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [3]

#### Path 247 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2877p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        802
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2540

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                      net name                                            
----------  ----------  ------  -------  ------  -----------------------------------------------------------------  ----------------------------------------------------
REGS        [15 14 9]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[19]/mclk_b [C33R15]                u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out        
REGS        [15 14 9]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[19]/qx [C33R15]                    u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net          
EMBMUX6S5   [14 12 -1]  537.94  2429.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[19]|qx_net          
EMBMUX6S5   [14 12 -1]  110.00  2539.95       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_mux_db_4/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [4]
M7S_EMB18K  [14 12 -1]    0.00  2539.95          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_db[4] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r1_db_1 [4]

#### Path 248 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  2878p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -297
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5920

Starting arrival time                                                   1738
+ Data path delay                                                       1304
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3042

Data path   XY                                    instance/pin name                                                                                         
model name  location      delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  -------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 12 -1]  1150.01  3042.02          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 249 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  2879p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -288
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5929

Starting arrival time                                                   1738
+ Data path delay                                                       1312
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3050

Data path   XY                                    instance/pin name                                                                                         
model name  location      delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  -------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 12 -1]  1158.48  3050.49          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 250 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/sclk
Path slack  2885p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1795
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3533

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [12 8 0]   663.91  3335.81          ii0688/f2 [C27R9]                                           C33R10_mux0_ble1_out_0                           
LUT4        [12 8 0]   137.00  3472.81       1  ii0688/dx [C27R9]                                           ii0688|dx_net                                    
REGS        [12 8 0]    60.20  3533.01          u_sdram_to_RGB_u_ahb_master_haddr_lo__reg[1]/di [C27R9]     ii0688|dx_net                                    

#### Path 251 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[8]/sclk
Path slack  2887p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1793
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3531

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  416.12  2308.13          ii0554/f2 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  137.00  2445.13       4  ii0554/dx [C35R17]                                  ii0554|dx_net                              
LUT4        [16 15 9]  382.86  2827.98          ii0558/f1 [C35R16]                                  ii0554|dx_net                              
LUT4        [16 15 9]   78.00  2905.98       2  ii0558/dx [C35R16]                                  ii0558|dx_net                              
LUT4        [16 15 5]  397.47  3303.46          ii0560/f3 [C35R16]                                  ii0558|dx_net                              
LUT4        [16 15 5]  142.00  3445.46       1  ii0560/dx [C35R16]                                  ii0560|dx_net                              
MUX2S       [16 15 7]    0.00  3445.46          C35R16_ble1_mux_dx1/in0 [C35R16]                    ii0560|dx_net                              
MUX2S       [16 15 7]   40.00  3485.46       1  C35R16_ble1_mux_dx1/out [C35R16]                    C35R16_mux0_ble1_out_1                     
REGS        [16 15 4]   46.00  3531.46          u_sdram_to_RGB_emb_addr_wr__reg[8]/di [C35R16]      C35R16_mux0_ble1_out_1                     

#### Path 252 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf/en
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf/clk
Path slack  2898p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1609
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3347

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                           net name                                     
----------  ----------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]     0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]   154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 20 0]   722.51  2614.52          ii0514/f2 [C39R21]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 20 0]   137.00  2751.52       2  ii0514/dx [C39R21]                                      ii0514|dx_net                                
LBUF        [17 22 -1]  595.97  3347.49          u_sdram_to_RGB_bmp_fig_cnt__reg[3].lbuf/en [C37R23]     ii0514|dx_net                                

#### Path 253 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/sclk
Path slack  2917p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1764
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3502

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 14 6]  972.28  2864.29          ii0736/f0 [C27R15]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 14 6]   62.00  2926.29       1  ii0736/dx [C27R15]                                       ii0736|dx_net                              
REGS        [13 12 0]  575.36  3501.65          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[7]/di [C29R13]  ii0736|dx_net                              

#### Path 254 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/mclk_b
End         u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr1__reg/sclk
Path slack  2920p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1761
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3499

Data path   XY                                  instance/pin name                                                                                        
model name  location    delay       AT  fanout  [CR location]                                             net name                                       
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------------
REGS        [21 13 6]    0.00  1738.01          u_sdram_to_RGB_display_period_align__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  
REGS        [21 13 6]  154.00  1892.01       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 0]  799.31  2691.31          ii0511/f2 [C39R15]                                        u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 0]  137.00  2828.31       1  ii0511/dx [C39R15]                                        ii0511|dx_net                                  
REGS        [15 14 3]  670.37  3498.69          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/di [C33R15]        ii0511|dx_net                                  

#### Path 255 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[2]/sclk
Path slack  2924p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1756
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3494

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  -------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]     0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]   154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 3]  1060.41  2952.42          ii0516/f2 [C37R23]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 3]   137.00  3089.42       1  ii0516/dx [C37R23]                                      ii0516|dx_net                                
REGS        [17 22 0]   404.94  3494.36          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/di [C37R23]          ii0516|dx_net                                

#### Path 256 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/sclk
Path slack  2926p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1755
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3493

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 12 3]  841.47  2733.48          ii0732/f2 [C27R13]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 12 3]  137.00  2870.48       1  ii0732/dx [C27R13]                                       ii0732|dx_net                              
REGS        [15 12 0]  622.21  3492.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[3]/di [C33R13]  ii0732|dx_net                              

#### Path 257 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2928p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        752
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2490

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 12 -1]  597.75  2489.75          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 258 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[7]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[7]/sclk
Path slack  2932p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1749
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3487

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]  383.04  2859.66          ii0498/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 5]   62.00  2921.66       1  ii0498/dx [C37R16]                               ii0498|dx_net                           
MUX2S       [17 15 7]    0.00  2921.66          C37R16_ble1_mux_dx0/in1 [C37R16]                 ii0498|dx_net                           
MUX2S       [17 15 7]   38.00  2959.66       3  C37R16_ble1_mux_dx0/out [C37R16]                 C37R16_mux0_ble1_out_0                  
LUT4        [17 18 3]  404.67  3364.33          ii0507/f0 [C37R19]                               C37R16_mux0_ble1_out_0                  
LUT4        [17 18 3]   62.00  3426.33       1  ii0507/dx [C37R19]                               ii0507|dx_net                           
REGS        [17 18 3]   60.20  3486.53          u_sdram_to_RGB_addr_cnt__reg[7]/di [C37R19]      ii0507|dx_net                           

#### Path 259 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2935p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        744
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2482

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 16 -1]  589.91  2481.92          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 260 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[7]/sclk
Path slack  2936p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1745
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3483

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  416.12  2308.13          ii0554/f2 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  137.00  2445.13       4  ii0554/dx [C35R17]                                  ii0554|dx_net                              
LUT4        [16 15 9]  382.86  2827.98          ii0558/f1 [C35R16]                                  ii0554|dx_net                              
LUT4        [16 15 9]   78.00  2905.98       2  ii0558/dx [C35R16]                                  ii0558|dx_net                              
LUT4        [16 15 2]  368.60  3274.59          ii0559/f2 [C35R16]                                  ii0558|dx_net                              
LUT4        [16 15 2]  137.00  3411.59       1  ii0559/dx [C35R16]                                  ii0559|dx_net                              
MUX2S       [16 15 4]    0.00  3411.59          C35R16_ble0_mux_dx0/in1 [C35R16]                    ii0559|dx_net                              
MUX2S       [16 15 4]   38.00  3449.59       1  C35R16_ble0_mux_dx0/out [C35R16]                    C35R16_mux0_ble0_out_0                     
REGS        [16 15 0]   33.20  3482.79          u_sdram_to_RGB_emb_addr_wr__reg[7]/di [C35R16]      C35R16_mux0_ble0_out_0                     

#### Path 261 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2941p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -847
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5370

Starting arrival time                                                   1738
+ Data path delay                                                        691
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2429

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [15 14 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b [C33R15]    u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out 
REGS        [15 14 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  537.22  2429.22          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 262 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/sclk
Path slack  2947p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1733
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3471

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 13 6]  949.30  2841.31          ii0727/f3 [C27R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [12 13 6]  142.00  2983.31       1  ii0727/dx [C27R14]                                        ii0727|dx_net                              
REGS        [15 13 6]  487.63  3470.94          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[28]/di [C33R14]  ii0727|dx_net                              

#### Path 263 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2951p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        728
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2466

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 16 -1]  573.87  2465.88          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 264 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2960p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        719
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2457

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 16 -1]  565.17  2457.17          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 265 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  2973p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        707
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2445

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 16 -1]  552.66  2444.67          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 266 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  2973p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        706
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2444

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 12 -1]  552.25  2444.25          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 267 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/sclk
Path slack  2980p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1700
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3438

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [16 10 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out      
REGS        [16 10 0]  154.00  1892.01       8  u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]/qx [C35R11]      u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   597.89  2489.90          ii0579/f3 [C33R10]                                          u_sdram_to_RGB_u_ahb_master_ahb_cs__reg[1]|qx_net
LUT4        [15 9 4]   142.00  2631.90       1  ii0579/dx [C33R10]                                          ii0579|dx_net                                    
MUX2S       [15 9 7]     0.00  2631.90          C33R10_ble1_mux_dx0/in0 [C33R10]                            ii0579|dx_net                                    
MUX2S       [15 9 7]    40.00  2671.90      49  C33R10_ble1_mux_dx0/out [C33R10]                            C33R10_mux0_ble1_out_0                           
LUT4        [18 8 6]   628.06  3299.96          ii0667/f1 [C39R9]                                           C33R10_mux0_ble1_out_0                           
LUT4        [18 8 6]    78.00  3377.96       1  ii0667/dx [C39R9]                                           ii0667|dx_net                                    
REGS        [18 8 6]    60.20  3438.16          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/di [C39R9]     ii0667|dx_net                                    

#### Path 268 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3000p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6067

Starting arrival time                                                   1738
+ Data path delay                                                       1330
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3068

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 16 -1]  1175.81  3067.82          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[6] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 269 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3014p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -772
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5445

Starting arrival time                                                   1738
+ Data path delay                                                        694
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2432

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [15 14 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b [C33R15]    u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out 
REGS        [15 14 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  539.83  2431.84          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 270 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[0]/sclk
Path slack  3015p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1665
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3403

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  -------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]     0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]   154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 0]  1031.41  2923.42          ii0513/f1 [C37R23]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 22 0]    78.00  3001.42       1  ii0513/dx [C37R23]                                      ii0513|dx_net                                
REGS        [17 22 3]   401.92  3403.34          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/di [C37R23]          ii0513|dx_net                                

#### Path 271 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/sclk
Path slack  3018p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1663
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3401

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [16 13 0]  532.61  2424.62          ii0738/f2 [C35R14]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [16 13 0]  137.00  2561.62       1  ii0738/dx [C35R14]                                       ii0738|dx_net                              
REGS        [13 11 3]  839.07  3400.68          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[9]/di [C29R12]  ii0738|dx_net                              

#### Path 272 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/sclk
Path slack  3027p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1654
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3392

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 17 3]  735.80  2627.81          ii0724/f2 [C37R18]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 17 3]  137.00  2764.81       1  ii0724/dx [C37R18]                                        ii0724|dx_net                              
REGS        [20 14 3]  626.81  3391.62          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[25]/di [C43R15]  ii0724|dx_net                              

#### Path 273 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/sclk
Path slack  3040p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1640
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3378

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 14 6]  729.83  2621.84          ii0726/f2 [C33R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 14 6]  137.00  2758.84       1  ii0726/dx [C33R15]                                        ii0726|dx_net                              
REGS        [20 14 6]  619.06  3377.90          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[27]/di [C43R15]  ii0726|dx_net                              

#### Path 274 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[5]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[5]/sclk
Path slack  3057p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1624
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3362

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 2]  383.04  2859.66          ii0505/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 2]   62.00  2921.66       1  ii0505/dx [C37R16]                               ii0505|dx_net                           
MUX2S       [17 15 4]    0.00  2921.66          C37R16_ble0_mux_dx0/in1 [C37R16]                 ii0505|dx_net                           
MUX2S       [17 15 4]   38.00  2959.66       1  C37R16_ble0_mux_dx0/out [C37R16]                 C37R16_mux0_ble0_out_0                  
REGS        [17 15 9]  401.92  3361.57          u_sdram_to_RGB_addr_cnt__reg[5]/di [C37R16]      C37R16_mux0_ble0_out_0                  

#### Path 275 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[6]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[6]/sclk
Path slack  3071p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1610
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3348

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 9]  383.04  2859.66          ii0506/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 9]   62.00  2921.66       1  ii0506/dx [C37R16]                               ii0506|dx_net                           
REGS        [17 15 4]  425.94  3347.60          u_sdram_to_RGB_addr_cnt__reg[6]/di [C37R16]      ii0506|dx_net                           

#### Path 276 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3079p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5788

Starting arrival time                                                   1738
+ Data path delay                                                        972
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2710

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 16 -1]  817.84  2709.85          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 277 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[6]/sclk
Path slack  3089p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1591
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3329

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]   154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]   416.12  2308.13          ii0554/f2 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]   137.00  2445.13       4  ii0554/dx [C35R17]                                  ii0554|dx_net                              
LUT4        [16 15 8]   382.31  2827.44          ii0557/f0 [C35R16]                                  ii0554|dx_net                              
LUT4        [16 15 8]    62.00  2889.44       1  ii0557/dx [C35R16]                                  ii0557|dx_net                              
MUX2S       [16 15 10]    0.00  2889.44          C35R16_ble2_mux_dx0/in1 [C35R16]                    ii0557|dx_net                              
MUX2S       [16 15 10]   38.00  2927.44       1  C35R16_ble2_mux_dx0/out [C35R16]                    C35R16_mux0_ble2_out_0                     
REGS        [16 15 9]   401.82  3329.26          u_sdram_to_RGB_emb_addr_wr__reg[6]/di [C35R16]      C35R16_mux0_ble2_out_0                     

#### Path 278 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[24]/di
Reference   u_sdram_to_RGB_dma_addr__reg[24]/sclk
Path slack  3090p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1590
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3328

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 22 6]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/mclk_b [C37R23]  u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
REGS        [17 22 6]  154.00  1892.01       2  u_sdram_to_RGB_bmp_fig_cnt__reg[3]/qx [C37R23]      u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  
LUT4        [17 29 0]  658.78  2550.78          ii0533/f2 [C37R30]                                  u_sdram_to_RGB_bmp_fig_cnt__reg[3]|qx_net  
LUT4        [17 29 0]  137.00  2687.78       1  ii0533/dx [C37R30]                                  ii0533|dx_net                              
REGS        [16 22 0]  640.41  3328.20          u_sdram_to_RGB_dma_addr__reg[24]/di [C35R23]        ii0533|dx_net                              

#### Path 279 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3092p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6124

Starting arrival time                                                   1738
+ Data path delay                                                       1295
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3033

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 16 -1]  1140.63  3032.64          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 280 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3096p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6127

Starting arrival time                                                   1738
+ Data path delay                                                       1293
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3031

Data path   XY                                    instance/pin name                                                                                        
model name  location      delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  -------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]      0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]    154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 16 -1]  1139.12  3031.13          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 281 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[9]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[19]/di
Reference   u_sdram_to_RGB_dma_addr__reg[19]/sclk
Path slack  3105p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1575
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3313

Data path   XY                                  instance/pin name                                                                         
model name  location    delay       AT  fanout  [CR location]                                    net name                                 
----------  ---------  ------  -------  ------  -----------------------------------------------  -----------------------------------------
REGS        [18 19 6]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[9]/mclk_b [C39R20]  u_sdram_to_RGB_addr_cnt__reg[10].mclk_out
REGS        [18 19 6]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[9]/qx [C39R20]      u_sdram_to_RGB_addr_cnt__reg[9]|qx_net   
LUT4        [18 25 0]  617.72  2509.73          ii0528/f2 [C39R26]                               u_sdram_to_RGB_addr_cnt__reg[9]|qx_net   
LUT4        [18 25 0]  137.00  2646.73       1  ii0528/dx [C39R26]                               ii0528|dx_net                            
REGS        [18 18 0]  666.65  3313.38          u_sdram_to_RGB_dma_addr__reg[19]/di [C39R19]     ii0528|dx_net                            

#### Path 282 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/sclk
Path slack  3119p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1562
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3300

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 1]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 1]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  
LUT4        [15 14 3]  839.22  2731.23          ii0719/f3 [C33R15]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[10]|qx_net  
LUT4        [15 14 3]  142.00  2873.23       1  ii0719/dx [C33R15]                                             ii0719|dx_net                                         
REGS        [15 13 4]  426.35  3299.58          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[20]/di [C33R14]       ii0719|dx_net                                         

#### Path 283 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3126p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -829
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5388

Starting arrival time                                                   1738
+ Data path delay                                                        525
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2263

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [15 14 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b [C33R15]    u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out 
REGS        [15 14 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  370.58  2262.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 284 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf/en
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf/clk
Path slack  3142p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1366
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3104

Data path   XY                                   instance/pin name                                                                                    
model name  location     delay       AT  fanout  [CR location]                                           net name                                     
----------  ----------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]     0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]   154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 20 0]   722.51  2614.52          ii0514/f2 [C39R21]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 20 0]   137.00  2751.52       2  ii0514/dx [C39R21]                                      ii0514|dx_net                                
LBUF        [17 21 -1]  352.02  3103.54          u_sdram_to_RGB_bmp_fig_cnt__reg[1].lbuf/en [C37R22]     ii0514|dx_net                                

#### Path 285 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3149p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -800
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5417

Starting arrival time                                                   1738
+ Data path delay                                                        530
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2268

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 16 -1]  376.43  2268.44          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 286 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3151p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -806
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5411

Starting arrival time                                                   1738
+ Data path delay                                                        522
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2260

Data path   XY                                   instance/pin name                                                                                      
model name  location     delay       AT  fanout  [CR location]                                             net name                                     
----------  ----------  ------  -------  ------  --------------------------------------------------------  ---------------------------------------------
REGS        [15 14 3]     0.00  1738.01          u_sdram_to_RGB_ahm_rdata_push_wr1__reg/mclk_b [C33R15]    u_sdram_to_RGB_ahm_rdata_r__reg[29].mclk_out 
REGS        [15 14 3]   154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_push_wr1__reg/qx [C33R15]        u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net
M7S_EMB18K  [14 12 -1]  367.96  2259.97          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ceb [C31R13]  u_sdram_to_RGB_ahm_rdata_push_wr1__reg|qx_net

#### Path 287 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3183p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6066

Starting arrival time                                                   1738
+ Data path delay                                                       1146
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2884

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 16 -1]  991.79  2883.79          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 288 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[6]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[16]/di
Reference   u_sdram_to_RGB_dma_addr__reg[16]/sclk
Path slack  3186p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1495
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3233

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [17 15 4]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[6]/mclk_b [C37R16]  u_sdram_to_RGB_addr_cnt__reg[6].mclk_out
REGS        [17 15 4]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[6]/qx [C37R16]      u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  
LUT4        [17 20 0]  632.85  2524.85          ii0525/f2 [C37R21]                               u_sdram_to_RGB_addr_cnt__reg[6]|qx_net  
LUT4        [17 20 0]  137.00  2661.85       1  ii0525/dx [C37R21]                               ii0525|dx_net                           
REGS        [18 18 6]  570.71  3232.57          u_sdram_to_RGB_dma_addr__reg[16]/di [C39R19]     ii0525|dx_net                           

#### Path 289 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3188p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1738
+ Data path delay                                                       1004
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2742

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 16 -1]  850.03  2742.04          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 290 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/sclk
Path slack  3200p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1480
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3218

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 13 0]  735.33  2627.33          ii0733/f2 [C29R14]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 13 0]  137.00  2764.33       1  ii0733/dx [C29R14]                                       ii0733|dx_net                              
REGS        [13 12 1]  453.94  3218.28          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[4]/di [C29R13]  ii0733|dx_net                              

#### Path 291 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[25]/di
Reference   u_sdram_to_RGB_dma_addr__reg[25]/sclk
Path slack  3204p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1476
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3214

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]    0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]  154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 21 3]  645.57  2537.58          ii0534/f0 [C39R22]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 21 3]   62.00  2599.58       1  ii0534/dx [C39R22]                                      ii0534|dx_net                                
REGS        [17 19 3]  614.66  3214.24          u_sdram_to_RGB_dma_addr__reg[25]/di [C37R20]            ii0534|dx_net                                

#### Path 292 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/sclk
Path slack  3215p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1465
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3203

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 11 9]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/mclk_b [C39R12]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[7].mclk_out
REGS        [18 11 9]  154.00  1892.01       7  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]/qx [C39R12]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  
LUT4        [17 13 6]  591.61  2483.62          ii0708/f2 [C37R14]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[0]|qx_net  
LUT4        [17 13 6]  137.00  2620.62       1  ii0708/dx [C37R14]                                            ii0708|dx_net                                        
REGS        [15 13 9]  582.68  3203.30          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[10]/di [C33R14]      ii0708|dx_net                                        

#### Path 293 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/sclk
Path slack  3219p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1461
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3199

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 13 2]  677.40  2569.41          ii0721/f3 [C37R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 13 2]  142.00  2711.41       1  ii0721/dx [C37R14]                                        ii0721|dx_net                              
MUX2S       [17 13 4]    0.00  2711.41          C37R14_ble0_mux_dx0/in1 [C37R14]                          ii0721|dx_net                              
MUX2S       [17 13 4]   38.00  2749.41       1  C37R14_ble0_mux_dx0/out [C37R14]                          C37R14_mux0_ble0_out_0                     
REGS        [20 13 0]  449.56  3198.97          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[22]/di [C43R14]  C37R14_mux0_ble0_out_0                     

#### Path 294 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[3].lbuf/en
Reference   u_sdram_to_RGB_addr_cnt__reg[3].lbuf/clk
Path slack  3225p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1283
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3021

Data path   XY                                    instance/pin name                                                                              
model name  location      delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  -------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 10 6]      0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]    154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LBUF        [18 15 -1]  1128.67  3020.68          u_sdram_to_RGB_addr_cnt__reg[3].lbuf/en [C39R16]    u_sdram_to_RGB_dma_start_xfer__reg|qx_net  

#### Path 295 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3227p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -150
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6067

Starting arrival time                                                   1738
+ Data path delay                                                       1102
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2840

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 12 -1]  948.01  2840.01          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 296 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3228p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6216

Starting arrival time                                                   1738
+ Data path delay                                                       1250
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2988

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [13 7 9]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[13]/mclk_b [C29R8]                  u_sdram_to_RGB_ahm_rdata_r__reg[9].mclk_out          
REGS        [13 7 9]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[13]/qx [C29R8]                      u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net           
EMBMUX6S5   [14 16 -1]  985.88  2877.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11/in1 [C31R17]  u_sdram_to_RGB_ahm_rdata_r__reg[13]|qx_net           
EMBMUX6S5   [14 16 -1]  110.00  2987.89       1  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_mux_db_11/out [C31R17]  u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [11]
M7S_EMB18K  [14 16 -1]    0.00  2987.89          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_db[11] [C31R17]         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new.c1r2_db_1 [11]

#### Path 297 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3230p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5905

Starting arrival time                                                   1738
+ Data path delay                                                        937
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2675

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 16 -1]  783.14  2675.15          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[11] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 298 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3233p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5772

Starting arrival time                                                   1738
+ Data path delay                                                        801
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2539

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 16 -1]  646.96  2538.96          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 299 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3241p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -445
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5772

Starting arrival time                                                   1738
+ Data path delay                                                        793
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2531

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 12 -1]  638.95  2530.96          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 300 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3249p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -140
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6077

Starting arrival time                                                   1738
+ Data path delay                                                       1091
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2829

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 12 -1]  936.70  2828.71          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 301 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3249p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -137
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6080

Starting arrival time                                                   1738
+ Data path delay                                                       1093
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2831

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 6]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 6]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[3]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  
M7S_EMB18K  [14 12 -1]  939.06  2831.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[6] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[3]|qx_net  

#### Path 302 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3262p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6118

Starting arrival time                                                   1738
+ Data path delay                                                       1119
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2857

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 16 -1]  964.74  2856.74          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[7] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 303 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3266p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6083

Starting arrival time                                                   1738
+ Data path delay                                                       1079
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2817

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 12 -1]  925.48  2817.49          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 304 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3267p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5781

Starting arrival time                                                   1738
+ Data path delay                                                        776
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2514

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 16 -1]  622.28  2514.29          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 305 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3268p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -99
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6118

Starting arrival time                                                   1738
+ Data path delay                                                       1113
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2851

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 12 -1]  958.66  2850.67          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 306 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3273p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -436
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5781

Starting arrival time                                                   1738
+ Data path delay                                                        771
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2509

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 12 -1]  616.51  2508.52          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 307 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3275p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5956

Starting arrival time                                                   1738
+ Data path delay                                                        943
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2681

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 12 -1]  789.46  2681.47          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 308 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/sclk
Path slack  3294p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1387
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3125

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [17 12 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/mclk_b [C37R13]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14].mclk_out
REGS        [17 12 0]  154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]/qx [C37R13]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  
LUT4        [15 14 0]  636.76  2528.77          ii0723/f3 [C33R15]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[14]|qx_net  
LUT4        [15 14 0]  142.00  2670.77       1  ii0723/dx [C33R15]                                             ii0723|dx_net                                         
REGS        [15 13 1]  453.94  3124.71          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[24]/di [C33R14]       ii0723|dx_net                                         

#### Path 309 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/sclk
Path slack  3301p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1380
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3118

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 17 0]  706.80  2598.81          ii0730/f1 [C37R18]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 17 0]   78.00  2676.81       1  ii0730/dx [C37R18]                                        ii0730|dx_net                              
REGS        [17 14 0]  441.01  3117.82          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[30]/di [C37R15]  ii0730|dx_net                              

#### Path 310 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/sclk
Path slack  3317p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1364
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3102

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 1]  807.23  2699.24          ii0725/f1 [C37R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 1]   78.00  2777.24       1  ii0725/dx [C37R15]                                        ii0725|dx_net                              
MUX2S       [17 14 4]    0.00  2777.24          C37R15_ble0_mux_dx0/in0 [C37R15]                          ii0725|dx_net                              
MUX2S       [17 14 4]   40.00  2817.24       1  C37R15_ble0_mux_dx0/out [C37R15]                          C37R15_mux0_ble0_out_0                     
REGS        [17 14 1]  284.52  3101.76          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[26]/di [C37R15]  C37R15_mux0_ble0_out_0                     

#### Path 311 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3317p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -429
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5788

Starting arrival time                                                   1738
+ Data path delay                                                        734
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2472

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 12 -1]  579.57  2471.58          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 312 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/mclk_b
End         u_sdram_to_RGB_dma_start_xfer_prev__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer_prev__reg/sclk
Path slack  3323p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1358
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3096

Data path   XY                                  instance/pin name                                                                                        
model name  location    delay       AT  fanout  [CR location]                                             net name                                       
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------------
REGS        [21 13 6]    0.00  1738.01          u_sdram_to_RGB_display_period_align__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  
REGS        [21 13 6]  154.00  1892.01       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 13 3]  408.58  2300.58          ii0535/f2 [C45R14]                                        u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 13 3]  137.00  2437.58       1  ii0535/dx [C45R14]                                        ii0535|dx_net                                  
REGS        [21 10 6]  658.13  3095.72          u_sdram_to_RGB_dma_start_xfer_prev__reg/di [C45R11]       ii0535|dx_net                                  

#### Path 313 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[16]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[16]/sclk
Path slack  3330p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1350
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3088

Data path   XY                                   instance/pin name                                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  -------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 7]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 7]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net  
REGS        [11 13 0]  1196.03  3088.04          u_sdram_to_RGB_ahm_rdata_r__reg[16]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[16]|qx_net  

#### Path 314 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[1]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[22]/di
Reference   u_sdram_to_RGB_dma_addr__reg[22]/sclk
Path slack  3334p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1346
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3084

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 21 0]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/mclk_b [C37R22]  u_sdram_to_RGB_bmp_fig_cnt__reg[1].mclk_out
REGS        [17 21 0]  154.00  1892.01       4  u_sdram_to_RGB_bmp_fig_cnt__reg[1]/qx [C37R22]      u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  
LUT4        [17 25 0]  469.08  2361.09          ii0531/f0 [C37R26]                                  u_sdram_to_RGB_bmp_fig_cnt__reg[1]|qx_net  
LUT4        [17 25 0]   62.00  2423.09       1  ii0531/dx [C37R26]                                  ii0531|dx_net                              
REGS        [17 20 0]  661.20  3084.29          u_sdram_to_RGB_dma_addr__reg[22]/di [C37R21]        ii0531|dx_net                              

#### Path 315 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[12]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[12]/sclk
Path slack  3354p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1327
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3065

Data path   XY                                   instance/pin name                                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  -------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 10]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 10]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net  
REGS        [11 13 3]  1172.58  3064.58          u_sdram_to_RGB_ahm_rdata_r__reg[12]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[12]|qx_net  

#### Path 316 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[3]/sclk
Path slack  3361p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1319
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3057

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 22 0]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/mclk_b [C37R23]  u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
REGS        [17 22 0]  154.00  1892.01       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R23]      u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  
LUT4        [17 21 0]  434.95  2326.96          ii0517/f3 [C37R22]                                  u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  
LUT4        [17 21 0]  142.00  2468.96       1  ii0517/dx [C37R22]                                  ii0517|dx_net                              
LUT4        [17 22 6]  391.03  2859.99          ii0518/f2 [C37R23]                                  ii0517|dx_net                              
LUT4        [17 22 6]  137.00  2996.99       1  ii0518/dx [C37R23]                                  ii0518|dx_net                              
REGS        [17 22 6]   60.20  3057.19          u_sdram_to_RGB_bmp_fig_cnt__reg[3]/di [C37R23]      ii0518|dx_net                              

#### Path 317 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[5]/sclk
Path slack  3368p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1312
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3050

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]   154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]   416.12  2308.13          ii0554/f2 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]   137.00  2445.13       4  ii0554/dx [C35R17]                                  ii0554|dx_net                              
LUT4        [16 15 11]  382.31  2827.44          ii0556/f2 [C35R16]                                  ii0554|dx_net                              
LUT4        [16 15 11]  137.00  2964.44       1  ii0556/dx [C35R16]                                  ii0556|dx_net                              
MUX2S       [16 15 13]    0.00  2964.44          C35R16_ble3_mux_dx1/in0 [C35R16]                    ii0556|dx_net                              
MUX2S       [16 15 13]   40.00  3004.44       1  C35R16_ble3_mux_dx1/out [C35R16]                    C35R16_mux0_ble3_out_1                     
REGS        [16 15 10]   46.00  3050.44          u_sdram_to_RGB_emb_addr_wr__reg[5]/di [C35R16]      C35R16_mux0_ble3_out_1                     

#### Path 318 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/sclk
Path slack  3378p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1302
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           3040

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [20 14 0]  956.28  2848.29          ii0718/f2 [C43R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [20 14 0]  137.00  2985.29       1  ii0718/dx [C43R15]                                        ii0718|dx_net                              
REGS        [20 14 1]   55.20  3040.49          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[19]/di [C43R15]  ii0718|dx_net                              

#### Path 319 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3384p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5877

Starting arrival time                                                   1738
+ Data path delay                                                        756
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2494

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 12 -1]  601.76  2493.76          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 320 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3398p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5861

Starting arrival time                                                   1738
+ Data path delay                                                        725
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2463

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 16 -1]  571.12  2463.13          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 321 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3404p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6075

Starting arrival time                                                   1738
+ Data path delay                                                        933
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2671

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 16 -1]  779.26  2671.27          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 322 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3408p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -134
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6083

Starting arrival time                                                   1738
+ Data path delay                                                        938
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2676

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 16 -1]  783.65  2675.66          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[8] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 323 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3414p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6133

Starting arrival time                                                   1738
+ Data path delay                                                        982
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2720

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 16 -1]  827.51  2719.52          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[3] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 324 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[4]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[4]/sclk
Path slack  3420p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1261
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2999

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                   net name                                                 
----------  ---------  -------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 9]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 9]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net   
REGS        [11 13 1]  1106.83  2998.84          u_sdram_to_RGB_ahm_rdata_r__reg[4]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[4]|qx_net   

#### Path 325 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf/en
Reference   u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf/clk
Path slack  3420p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1087
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2825

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                    net name                                              
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  ------------------------------------------------------
REGS        [18 14 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b [C39R15]  u_sdram_to_RGB_v_valid_r__reg[0].mclk_out             
REGS        [18 14 0]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/qx [C39R15]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net
LBUF        [16 16 -1]  933.13  2825.14          u_sdram_to_RGB_emb_addr_wr__reg[3].lbuf/en [C35R17]              u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net

#### Path 326 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_cnt__reg[1]/sclk
Path slack  3423p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1257
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2995

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]    0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]  154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 21 6]  623.33  2515.34          ii0515/f1 [C37R22]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [17 21 6]   78.00  2593.34       1  ii0515/dx [C37R22]                                      ii0515|dx_net                                
REGS        [17 21 0]  401.92  2995.25          u_sdram_to_RGB_bmp_fig_cnt__reg[1]/di [C37R22]          ii0515|dx_net                                

#### Path 327 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_display_before_bmp__reg/di
Reference   u_sdram_to_RGB_display_before_bmp__reg/sclk
Path slack  3423p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1257
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2995

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]    0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]  154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 5]  555.17  2447.17          ii0523/f1 [C39R15]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 5]   78.00  2525.17       1  ii0523/dx [C39R15]                                      ii0523|dx_net                                
MUX2S       [18 14 7]    0.00  2525.17          C39R15_ble1_mux_dx0/in1 [C39R15]                        ii0523|dx_net                                
MUX2S       [18 14 7]   38.00  2563.17       1  C39R15_ble1_mux_dx0/out [C39R15]                        C39R15_mux0_ble1_out_0                       
REGS        [18 16 3]  431.94  2995.12          u_sdram_to_RGB_display_before_bmp__reg/di [C39R17]      C39R15_mux0_ble1_out_0                       

#### Path 328 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3424p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -340
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5877

Starting arrival time                                                   1738
+ Data path delay                                                        715
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2453

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 16 -1]  561.45  2453.46          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 329 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3428p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1738
+ Data path delay                                                        714
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2452

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 12 -1]  559.97  2451.98          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 330 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[7]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[17]/di
Reference   u_sdram_to_RGB_dma_addr__reg[17]/sclk
Path slack  3432p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1248
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2986

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [17 18 3]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[7]/mclk_b [C37R19]  u_sdram_to_RGB_addr_cnt__reg[8].mclk_out
REGS        [17 18 3]  154.00  1892.01       4  u_sdram_to_RGB_addr_cnt__reg[7]/qx [C37R19]      u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  
LUT4        [17 20 3]  409.70  2301.71          ii0526/f0 [C37R21]                               u_sdram_to_RGB_addr_cnt__reg[7]|qx_net  
LUT4        [17 20 3]   62.00  2363.71       1  ii0526/dx [C37R21]                               ii0526|dx_net                           
REGS        [17 19 0]  622.71  2986.42          u_sdram_to_RGB_dma_addr__reg[17]/di [C37R20]     ii0526|dx_net                           

#### Path 331 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[6].lbuf/en
Reference   u_sdram_to_RGB_addr_cnt__reg[6].lbuf/clk
Path slack  3436p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1072
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2810

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 10 6]     0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]   154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LBUF        [17 15 -1]  917.61  2809.62          u_sdram_to_RGB_addr_cnt__reg[6].lbuf/en [C37R16]    u_sdram_to_RGB_dma_start_xfer__reg|qx_net  

#### Path 332 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/sclk
Path slack  3437p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1244
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2982

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 14 0]  892.38  2784.38          ii0728/f2 [C29R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 14 0]  137.00  2921.38       1  ii0728/dx [C29R15]                                        ii0728|dx_net                              
REGS        [13 14 0]   60.20  2981.58          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[29]/di [C29R15]  ii0728|dx_net                              

#### Path 333 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3440p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -337
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5880

Starting arrival time                                                   1738
+ Data path delay                                                        702
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2440

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 16 -1]  548.43  2440.44          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 334 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[10].lbuf/en
Reference   u_sdram_to_RGB_addr_cnt__reg[10].lbuf/clk
Path slack  3441p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                       1067
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2805

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 10 6]     0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]   154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LBUF        [18 19 -1]  912.71  2804.71          u_sdram_to_RGB_addr_cnt__reg[10].lbuf/en [C39R20]   u_sdram_to_RGB_dma_start_xfer__reg|qx_net  

#### Path 335 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[4]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[4]/sclk
Path slack  3445p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1235
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2973

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  404.60  2296.61          ii0497/f3 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
LUT4        [18 15 2]  142.00  2438.61       1  ii0497/dx [C39R16]                               ii0497|dx_net                           
MUX2S       [18 15 4]    0.00  2438.61          C39R16_ble0_mux_dx0/in1 [C39R16]                 ii0497|dx_net                           
MUX2S       [18 15 4]   38.00  2476.61       4  C39R16_ble0_mux_dx0/out [C39R16]                 C39R16_mux0_ble0_out_0                  
LUT4        [17 15 0]  379.25  2855.86          ii0504/f0 [C37R16]                               C39R16_mux0_ble0_out_0                  
LUT4        [17 15 0]   62.00  2917.86       1  ii0504/dx [C37R16]                               ii0504|dx_net                           
REGS        [17 15 1]   55.20  2973.06          u_sdram_to_RGB_addr_cnt__reg[4]/di [C37R16]      ii0504|dx_net                           

#### Path 336 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3452p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -312
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5905

Starting arrival time                                                   1738
+ Data path delay                                                        716
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2454

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 9]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 9]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[8]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  
M7S_EMB18K  [14 12 -1]  561.50  2453.51          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[11] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[8]|qx_net  

#### Path 337 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[10]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[20]/di
Reference   u_sdram_to_RGB_dma_addr__reg[20]/sclk
Path slack  3454p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1226
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2964

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REGS        [18 19 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[10]/mclk_b [C39R20]  u_sdram_to_RGB_addr_cnt__reg[10].mclk_out
REGS        [18 19 9]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[10]/qx [C39R20]      u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  
LUT4        [16 22 0]  592.23  2484.24          ii0529/f1 [C35R23]                                u_sdram_to_RGB_addr_cnt__reg[10]|qx_net  
LUT4        [16 22 0]   78.00  2562.24       1  ii0529/dx [C35R23]                                ii0529|dx_net                            
REGS        [16 22 3]  401.82  2964.06          u_sdram_to_RGB_dma_addr__reg[20]/di [C35R23]      ii0529|dx_net                            

#### Path 338 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3456p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -287
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5930

Starting arrival time                                                   1738
+ Data path delay                                                        737
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2475

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 12 -1]  582.71  2474.72          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 339 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3457p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1738
+ Data path delay                                                        763
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2501

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 16 -1]  609.29  2501.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 340 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[4]/sclk
Path slack  3458p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1223
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2961

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  416.12  2308.13          ii0554/f2 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 6]  137.00  2445.13       4  ii0554/dx [C35R17]                                  ii0554|dx_net                              
LUT4        [16 15 6]  382.31  2827.44          ii0555/f1 [C35R16]                                  ii0554|dx_net                              
LUT4        [16 15 6]   78.00  2905.44       1  ii0555/dx [C35R16]                                  ii0555|dx_net                              
REGS        [16 15 7]   55.20  2960.64          u_sdram_to_RGB_emb_addr_wr__reg[4]/di [C35R16]      ii0555|dx_net                              

#### Path 341 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[0]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[21]/di
Reference   u_sdram_to_RGB_dma_addr__reg[21]/sclk
Path slack  3463p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1218
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2956

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 22 3]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_cnt__reg[0]/mclk_b [C37R23]  u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
REGS        [17 22 3]  154.00  1892.01       5  u_sdram_to_RGB_bmp_fig_cnt__reg[0]/qx [C37R23]      u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  
LUT4        [17 22 9]  277.35  2169.36          ii0530/f2 [C37R23]                                  u_sdram_to_RGB_bmp_fig_cnt__reg[0]|qx_net  
LUT4        [17 22 9]  137.00  2306.36       1  ii0530/dx [C37R23]                                  ii0530|dx_net                              
REGS        [17 20 3]  649.30  2955.66          u_sdram_to_RGB_dma_addr__reg[21]/di [C37R21]        ii0530|dx_net                              

#### Path 342 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3463p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -261
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5956

Starting arrival time                                                   1738
+ Data path delay                                                        755
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2493

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 16 -1]  601.29  2493.30          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[4] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 343 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[8]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[8]/sclk
Path slack  3466p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1214
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2952

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                   net name                                                 
----------  ---------  -------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 4]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 4]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net   
REGS        [11 13 7]  1059.95  2951.96          u_sdram_to_RGB_ahm_rdata_r__reg[8]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[8]|qx_net   

#### Path 344 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/sclk
Path slack  3484p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1196
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2934

Data path   XY                                  instance/pin name                                                                                            
model name  location    delay       AT  fanout  [CR location]                                               net name                                         
----------  ---------  ------  -------  ------  ----------------------------------------------------------  -------------------------------------------------
REGS        [17 13 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/mclk_b [C37R14]  u_sdram_to_RGB_ahm_rdata_r__reg[7].mclk_out      
REGS        [17 13 6]  154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]/qx [C37R14]      u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [17 11 0]  541.03  2433.03          ii0638/f1 [C37R12]                                          u_sdram_to_RGB_u_ahb_master_dma_cs__reg[1]|qx_net
LUT4        [17 11 0]   78.00  2511.03       1  ii0638/dx [C37R12]                                          ii0638|dx_net                                    
REGS        [17 11 7]  422.92  2933.95          u_sdram_to_RGB_u_ahb_master_dma_eof_get__reg/di [C37R12]    ii0638|dx_net                                    

#### Path 345 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3488p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6150

Starting arrival time                                                   1738
+ Data path delay                                                        924
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2662

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 12 -1]  770.30  2662.31          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 346 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[24]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[24]/sclk
Path slack  3488p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1192
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2930

Data path   XY                                   instance/pin name                                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  -------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 7]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 7]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net  
REGS        [11 13 6]  1038.17  2930.18          u_sdram_to_RGB_ahm_rdata_r__reg[24]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[24]|qx_net  

#### Path 347 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[30]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[30]/sclk
Path slack  3488p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1192
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2930

Data path   XY                                   instance/pin name                                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  -------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 9]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 9]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net  
REGS        [11 13 9]  1037.92  2929.93          u_sdram_to_RGB_ahm_rdata_r__reg[30]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30]|qx_net  

#### Path 348 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3492p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -259
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5958

Starting arrival time                                                   1738
+ Data path delay                                                        728
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2466

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[1]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  
M7S_EMB18K  [14 12 -1]  573.87  2465.88          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[4] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[1]|qx_net  

#### Path 349 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3497p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6158

Starting arrival time                                                   1738
+ Data path delay                                                        924
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2662

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 12 -1]  769.63  2661.64          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 350 ########################################################

Start       u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3497p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                              -1
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6216

Starting arrival time                                                   1738
+ Data path delay                                                        981
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2719

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                       net name                                             
----------  ----------  ------  -------  ------  ------------------------------------------------------------------  -----------------------------------------------------
REGS        [16 9 1]      0.00  1738.01          u_sdram_to_RGB_ahm_rdata_r__reg[14]/mclk_b [C35R10]                 u_sdram_to_RGB_ahm_rdata_r__reg[5].mclk_out          
REGS        [16 9 1]    154.00  1892.01       4  u_sdram_to_RGB_ahm_rdata_r__reg[14]/qx [C35R10]                     u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net           
EMBMUX6S5   [14 12 -1]  717.06  2609.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11/in1 [C31R13]  u_sdram_to_RGB_ahm_rdata_r__reg[14]|qx_net           
EMBMUX6S5   [14 12 -1]  110.00  2719.07       1  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_mux_db_11/out [C31R13]  u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [11]
M7S_EMB18K  [14 12 -1]    0.00  2719.07          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_db[11] [C31R13]         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new.c1r2_db_1 [11]

#### Path 351 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/sclk
Path slack  3511p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1169
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2907

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [21 11 0]  813.20  2705.21          ii0716/f3 [C45R12]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [21 11 0]  142.00  2847.21       1  ii0716/dx [C45R12]                                        ii0716|dx_net                              
REGS        [21 11 0]   60.20  2907.41          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[17]/di [C45R12]  ii0716|dx_net                              

#### Path 352 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3519p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -93
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6124

Starting arrival time                                                   1738
+ Data path delay                                                        868
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2606

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 12 -1]  713.54  2605.55          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 353 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[10]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[10]/sclk
Path slack  3527p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1154
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2892

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 3]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net  
REGS        [11 13 4]  999.67  2891.68          u_sdram_to_RGB_ahm_rdata_r__reg[10]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[10]|qx_net  

#### Path 354 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/sclk
Path slack  3535p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1145
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2883

Data path   XY                                  instance/pin name                                                                                                   
model name  location    delay       AT  fanout  [CR location]                                                 net name                                              
----------  ---------  ------  -------  ------  ------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 9]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [15 13 0]  869.14  2761.14          ii0711/f0 [C33R14]                                            u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[2]|qx_net   
LUT4        [15 13 0]   62.00  2823.14       1  ii0711/dx [C33R14]                                            ii0711|dx_net                                         
REGS        [15 13 0]   60.20  2883.34          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[12]/di [C33R14]      ii0711|dx_net                                         

#### Path 355 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/sclk
Path slack  3540p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1140
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2878

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 4]  776.23  2668.24          ii0713/f2 [C37R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 4]  137.00  2805.24       1  ii0713/dx [C37R15]                                        ii0713|dx_net                              
MUX2S       [17 14 7]    0.00  2805.24          C37R15_ble1_mux_dx0/in0 [C37R15]                          ii0713|dx_net                              
MUX2S       [17 14 7]   40.00  2845.24       1  C37R15_ble1_mux_dx0/out [C37R15]                          C37R15_mux0_ble1_out_0                     
REGS        [17 14 3]   33.20  2878.44          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[14]/di [C37R15]  C37R15_mux0_ble1_out_0                     

#### Path 356 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/sclk
Path slack  3540p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1140
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2878

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [18 9 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/mclk_b [C39R10]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21].mclk_out
REGS        [18 9 0]   154.00  1892.01       3  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]/qx [C39R10]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  
LUT4        [15 13 6]  868.87  2760.87          ii0731/f0 [C33R14]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[21]|qx_net  
LUT4        [15 13 6]   62.00  2822.87       1  ii0731/dx [C33R14]                                             ii0731|dx_net                                         
REGS        [15 13 7]   55.20  2878.07          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[31]/di [C33R14]       ii0731|dx_net                                         

#### Path 357 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[3]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[3]/sclk
Path slack  3572p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1109
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2847

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 3]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 3]  154.00  1892.01       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  
LUT4        [18 15 0]  415.74  2307.75          ii0503/f2 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  
LUT4        [18 15 0]  137.00  2444.75       1  ii0503/dx [C39R16]                               ii0503|dx_net                           
REGS        [18 15 9]  401.92  2846.67          u_sdram_to_RGB_addr_cnt__reg[3]/di [C39R16]      ii0503|dx_net                           

#### Path 358 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/mclk_b
End         u_sdram_to_RGB_display_period_align__reg/di
Reference   u_sdram_to_RGB_display_period_align__reg/sclk
Path slack  3572p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1108
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2846

Data path   XY                                  instance/pin name                                                                                        
model name  location    delay       AT  fanout  [CR location]                                             net name                                       
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------------
REGS        [21 13 6]    0.00  1738.01          u_sdram_to_RGB_display_period_align__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  
REGS        [21 13 6]  154.00  1892.01       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 14 6]  412.11  2304.12          ii0524/f2 [C45R15]                                        u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [21 14 6]  137.00  2441.12       1  ii0524/dx [C45R15]                                        ii0524|dx_net                                  
REGS        [21 13 6]  405.35  2846.48          u_sdram_to_RGB_display_period_align__reg/di [C45R14]      ii0524|dx_net                                  

#### Path 359 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3580p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -356
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          5861

Starting arrival time                                                   1738
+ Data path delay                                                        543
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2281

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 12 -1]  389.09  2281.10          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 360 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf/en
Reference   u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf/clk
Path slack  3589p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                        918
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2656

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                    net name                                              
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  ------------------------------------------------------
REGS        [18 14 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b [C39R15]  u_sdram_to_RGB_v_valid_r__reg[0].mclk_out             
REGS        [18 14 0]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/qx [C39R15]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net
LBUF        [16 15 -1]  764.34  2656.35          u_sdram_to_RGB_emb_addr_wr__reg[8].lbuf/en [C35R16]              u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net

#### Path 361 ########################################################

Start       u_sdram_to_RGB_display_before_bmp__reg/mclk_b
End         u_sdram_to_RGB_bmp_fig_chg__reg[0]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[0]/sclk
Path slack  3599p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1082
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2820

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                           net name                                     
----------  ---------  ------  -------  ------  ------------------------------------------------------  ---------------------------------------------
REGS        [18 16 3]    0.00  1738.01          u_sdram_to_RGB_display_before_bmp__reg/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out  
REGS        [18 16 3]  154.00  1892.01       8  u_sdram_to_RGB_display_before_bmp__reg/qx [C39R17]      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 6]  417.60  2309.61          ii0512/f1 [C39R15]                                      u_sdram_to_RGB_display_before_bmp__reg|qx_net
LUT4        [18 14 6]   78.00  2387.61       1  ii0512/dx [C39R15]                                      ii0512|dx_net                                
REGS        [18 16 6]  431.94  2819.55          u_sdram_to_RGB_bmp_fig_chg__reg[0]/di [C39R17]          ii0512|dx_net                                

#### Path 362 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3601p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -142
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6075

Starting arrival time                                                   1738
+ Data path delay                                                        737
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2475

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 12 -1]  582.68  2474.68          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 363 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di
Reference   u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/sclk
Path slack  3602p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1079
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2817

Data path   XY                                  instance/pin name                                                                                 
model name  location    delay       AT  fanout  [CR location]                                          net name                                   
----------  ---------  ------  -------  ------  -----------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]     u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]         u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [21 10 3]  786.58  2678.58          ii0707/f1 [C45R11]                                     u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [21 10 3]   78.00  2756.58       1  ii0707/dx [C45R11]                                     ii0707|dx_net                              
REGS        [21 10 3]   60.20  2816.78          u_sdram_to_RGB_u_ahb_master_hwrite_o__reg/di [C45R11]  ii0707|dx_net                              

#### Path 364 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3602p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6139

Starting arrival time                                                   1738
+ Data path delay                                                        800
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2538

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 16 -1]  645.70  2537.71          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 365 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf/en
Reference   u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf/clk
Path slack  3610p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                        897
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2635

Data path   XY                                   instance/pin name                                                                                                      
model name  location     delay       AT  fanout  [CR location]                                                    net name                                              
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  ------------------------------------------------------
REGS        [18 14 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/mclk_b [C39R15]  u_sdram_to_RGB_v_valid_r__reg[0].mclk_out             
REGS        [18 14 0]   154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg/qx [C39R15]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net
LBUF        [17 16 -1]  743.36  2635.37          u_sdram_to_RGB_emb_addr_wr__reg[2].lbuf/en [C37R17]              u_sdram_to_RGB_u_ahb_master_ahm_rdata_push__reg|qx_net

#### Path 366 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[0]/sclk
Path slack  3614p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1067
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2805

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 16 6]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out
REGS        [16 16 6]  154.00  1892.01       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]      u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  
REGS        [15 11 7]  912.61  2804.61          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/di [C33R12]    u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  

#### Path 367 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/sclk
Path slack  3614p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1066
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2804

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                  net name                                              
----------  ---------  ------  -------  ------  -------------------------------------------------------------  ------------------------------------------------------
REGS        [13 10 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/mclk_b [C29R11]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[19].mclk_out
REGS        [13 10 6]  154.00  1892.01       5  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]/qx [C29R11]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 14 3]  779.01  2671.01          ii0720/f1 [C37R15]                                             u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[11]|qx_net  
LUT4        [17 14 3]   78.00  2749.01       1  ii0720/dx [C37R15]                                             ii0720|dx_net                                         
REGS        [17 14 4]   55.20  2804.21          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[21]/di [C37R15]       ii0720|dx_net                                         

#### Path 368 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[8].lbuf/en
Reference   u_sdram_to_RGB_addr_cnt__reg[8].lbuf/clk
Path slack  3620p

Reference arrival time                                                  1446
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -65
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6245

Starting arrival time                                                   1738
+ Data path delay                                                        887
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2625

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 10 6]     0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]  u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]   154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]      u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LBUF        [17 18 -1]  733.01  2625.01          u_sdram_to_RGB_addr_cnt__reg[8].lbuf/en [C37R19]    u_sdram_to_RGB_dma_start_xfer__reg|qx_net  

#### Path 369 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_clkb
Path slack  3625p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6078

Starting arrival time                                                   1738
+ Data path delay                                                        715
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2453

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 16 -1]  561.03  2453.04          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r4_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 370 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[0]/mclk_b
End         u_sdram_to_RGB_de_i_start_pulse__reg/di
Reference   u_sdram_to_RGB_de_i_start_pulse__reg/sclk
Path slack  3626p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1054
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2792

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REGS        [18 14 1]    0.00  1738.01          u_sdram_to_RGB_de_i_r__reg[0]/mclk_b [C39R15]     u_sdram_to_RGB_v_valid_r__reg[0].mclk_out
REGS        [18 14 1]  154.00  1892.01       2  u_sdram_to_RGB_de_i_r__reg[0]/qx [C39R15]         u_sdram_to_RGB_de_i_r__reg[0]|qx_net     
LUT4        [21 14 3]  416.63  2308.64          ii0522/f1 [C45R15]                                u_sdram_to_RGB_de_i_r__reg[0]|qx_net     
LUT4        [21 14 3]   78.00  2386.64       1  ii0522/dx [C45R15]                                ii0522|dx_net                            
REGS        [21 13 3]  405.35  2792.00          u_sdram_to_RGB_de_i_start_pulse__reg/di [C45R14]  ii0522|dx_net                            

#### Path 371 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[8]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[18]/di
Reference   u_sdram_to_RGB_dma_addr__reg[18]/sclk
Path slack  3632p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1049
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2787

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [17 18 0]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[8]/mclk_b [C37R19]  u_sdram_to_RGB_addr_cnt__reg[8].mclk_out
REGS        [17 18 0]  154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[8]/qx [C37R19]      u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  
LUT4        [17 21 3]  411.46  2303.47          ii0527/f1 [C37R22]                               u_sdram_to_RGB_addr_cnt__reg[8]|qx_net  
LUT4        [17 21 3]   78.00  2381.47       1  ii0527/dx [C37R22]                               ii0527|dx_net                           
REGS        [17 20 6]  405.35  2786.83          u_sdram_to_RGB_dma_addr__reg[18]/di [C37R21]     ii0527|dx_net                           

#### Path 372 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[6]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[6]/sclk
Path slack  3637p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1043
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2781

Data path   XY                                  instance/pin name                                                                                                       
model name  location    delay       AT  fanout  [CR location]                                                   net name                                                
----------  ---------  ------  -------  ------  --------------------------------------------------------------  --------------------------------------------------------
REGS        [17 7 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/mclk_b [C37R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6].mclk_out
REGS        [17 7 0]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]/qx [C37R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net  
REGS        [15 11 6]  889.32  2781.33          u_sdram_to_RGB_ahm_rdata_r__reg[6]/di [C33R12]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[6]|qx_net  

#### Path 373 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[20]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[20]/sclk
Path slack  3638p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1043
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2781

Data path   XY                                   instance/pin name                                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ----------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 0]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 0]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net  
REGS        [11 13 10]  888.52  2780.52          u_sdram_to_RGB_ahm_rdata_r__reg[20]/di [C25R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20]|qx_net  

#### Path 374 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/sclk
Path slack  3643p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1038
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2776

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 11 0]  686.45  2578.46          ii0735/f2 [C29R12]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 11 0]  137.00  2715.46       1  ii0735/dx [C29R12]                                       ii0735|dx_net                              
REGS        [13 11 0]   60.20  2775.66          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[6]/di [C29R12]  ii0735|dx_net                              

#### Path 375 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/sclk
Path slack  3644p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1036
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2774

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 9]  684.96  2576.97          ii0717/f2 [C37R15]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [17 14 9]  137.00  2713.97       1  ii0717/dx [C37R15]                                        ii0717|dx_net                              
REGS        [17 14 9]   60.20  2774.17          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[18]/di [C37R15]  ii0717|dx_net                              

#### Path 376 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/sclk
Path slack  3646p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 13 3]  682.90  2574.91          ii0714/f2 [C33R14]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 13 3]  137.00  2711.91       1  ii0714/dx [C33R14]                                        ii0714|dx_net                              
REGS        [15 13 3]   60.20  2772.11          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[15]/di [C33R14]  ii0714|dx_net                              

#### Path 377 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/sclk
Path slack  3646p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1034
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2772

Data path   XY                                  instance/pin name                                                                                                 
model name  location    delay       AT  fanout  [CR location]                                                net name                                             
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [18 8 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/mclk_b [C39R9]  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1].mclk_out
REGS        [18 8 6]   154.00  1892.01       6  u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]/qx [C39R9]      u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  
LUT4        [15 12 0]  687.85  2579.85          ii0710/f2 [C33R13]                                           u_sdram_to_RGB_u_ahb_master_haddr_hi__reg[1]|qx_net  
LUT4        [15 12 0]  137.00  2716.85       1  ii0710/dx [C33R13]                                           ii0710|dx_net                                        
REGS        [15 12 1]   55.20  2772.05          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[11]/di [C33R13]     ii0710|dx_net                                        

#### Path 378 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3653p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6097

Starting arrival time                                                   1738
+ Data path delay                                                        706
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2444

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 16 -1]  552.32  2444.33          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 379 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3661p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6103

Starting arrival time                                                   1738
+ Data path delay                                                        705
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2443

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 16 -1]  550.81  2442.82          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[5] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 380 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/sclk
Path slack  3663p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1018
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2756

Data path   XY                                  instance/pin name                                                                                    
model name  location    delay       AT  fanout  [CR location]                                             net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]        u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]            u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 12 3]  671.55  2563.55          ii0712/f2 [C33R13]                                        u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [15 12 3]  137.00  2700.55       1  ii0712/dx [C33R13]                                        ii0712|dx_net                              
REGS        [15 12 4]   55.20  2755.75          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[13]/di [C33R13]  ii0712|dx_net                              

#### Path 381 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_clkb
Path slack  3663p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -67
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6150

Starting arrival time                                                   1738
+ Data path delay                                                        749
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2487

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 16 -1]  595.39  2487.40          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r3_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 382 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3663p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -120
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6097

Starting arrival time                                                   1738
+ Data path delay                                                        696
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2434

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 12 -1]  542.03  2434.03          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 383 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[0]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[0]/sclk
Path slack  3666p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1015
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2753

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 16 6]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out
REGS        [16 16 6]  154.00  1892.01       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]      u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  
LUT4        [16 16 3]  393.71  2285.72          ii0550/f0 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  
LUT4        [16 16 3]   62.00  2347.72       1  ii0550/dx [C35R17]                                  ii0550|dx_net                              
REGS        [16 16 6]  404.94  2752.66          u_sdram_to_RGB_emb_addr_wr__reg[0]/di [C35R17]      ii0550|dx_net                              

#### Path 384 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_clkb
Path slack  3668p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -114
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6103

Starting arrival time                                                   1738
+ Data path delay                                                        698
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2436

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 12 -1]  543.54  2435.54          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r2_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 385 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[25]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[25]/sclk
Path slack  3669p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1011
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2749

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [18 6 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/mclk_b [C39R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25].mclk_out
REGS        [18 6 0]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]/qx [C39R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net  
REGS        [17 13 0]  857.15  2749.16          u_sdram_to_RGB_ahm_rdata_r__reg[25]/di [C37R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[25]|qx_net  

#### Path 386 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[3]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[3]/sclk
Path slack  3671p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                       1009
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2747

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[3]/mclk_b [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out
REGS        [16 16 0]  154.00  1892.01       3  u_sdram_to_RGB_emb_addr_wr__reg[3]/qx [C35R17]      u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  
REGS        [15 15 6]  855.37  2747.37          u_sdram_to_RGB_emb_addr_wr_r__reg[3]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[3]|qx_net  

#### Path 387 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_clkb
Path slack  3679p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -59
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6158

Starting arrival time                                                   1738
+ Data path delay                                                        741
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2479

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 16 -1]  587.15  2479.16          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r2_ab[10] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 388 ########################################################

Start       u_sdram_to_RGB_de_i_start_pulse__reg/mclk_b
End         u_sdram_to_RGB_other_1_beat_valid__reg/di
Reference   u_sdram_to_RGB_other_1_beat_valid__reg/sclk
Path slack  3686p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        994
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2732

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REGS        [21 13 3]    0.00  1738.01          u_sdram_to_RGB_de_i_start_pulse__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out
REGS        [21 13 3]  154.00  1892.01       3  u_sdram_to_RGB_de_i_start_pulse__reg/qx [C45R14]      u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  
LUT4        [21 12 6]  376.04  2268.05          ii0578/f0 [C45R13]                                    u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  
LUT4        [21 12 6]   62.00  2330.05       1  ii0578/dx [C45R13]                                    ii0578|dx_net                                
REGS        [21 12 3]  401.82  2731.87          u_sdram_to_RGB_other_1_beat_valid__reg/di [C45R13]    ii0578|dx_net                                

#### Path 389 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3688p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -84
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6133

Starting arrival time                                                   1738
+ Data path delay                                                        707
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2445

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 11 7]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[0]/mclk_b [C33R12]        u_sdram_to_RGB_emb_addr_wr_r__reg[0].mclk_out
REGS        [15 11 7]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[0]/qx [C33R12]            u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  
M7S_EMB18K  [14 12 -1]  552.98  2444.99          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[3] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[0]|qx_net  

#### Path 390 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_clkb
Path slack  3694p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -90
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6127

Starting arrival time                                                   1738
+ Data path delay                                                        696
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2434

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 3]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 3]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[4]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  
M7S_EMB18K  [14 12 -1]  541.66  2433.67          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r3_ab[7] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[4]|qx_net  

#### Path 391 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer__reg/mclk_b
End         u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/sclk
Path slack  3694p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        986
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2724

Data path   XY                                  instance/pin name                                                                                   
model name  location    delay       AT  fanout  [CR location]                                            net name                                   
----------  ---------  ------  -------  ------  -------------------------------------------------------  -------------------------------------------
REGS        [16 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer__reg/mclk_b [C35R11]       u_sdram_to_RGB_dma_start_xfer__reg.mclk_out
REGS        [16 10 6]  154.00  1892.01      47  u_sdram_to_RGB_dma_start_xfer__reg/qx [C35R11]           u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 12 9]  694.12  2586.13          ii0737/f1 [C29R13]                                       u_sdram_to_RGB_dma_start_xfer__reg|qx_net  
LUT4        [13 12 9]   78.00  2664.13       1  ii0737/dx [C29R13]                                       ii0737|dx_net                              
REGS        [13 12 9]   60.20  2724.33          u_sdram_to_RGB_u_ahb_master_mx_addr__reg[8]/di [C29R13]  ii0737|dx_net                              

#### Path 392 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[2]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[2]/sclk
Path slack  3701p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        979
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2717

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 3]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[2]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 3]  154.00  1892.01       4  u_sdram_to_RGB_emb_addr_wr__reg[2]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  
REGS        [15 15 0]  825.29  2717.30          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[2]|qx_net  

#### Path 393 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[2]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[12]/di
Reference   u_sdram_to_RGB_dma_addr__reg[12]/sclk
Path slack  3714p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        966
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2704

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 6]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[2]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 6]  154.00  1892.01       4  u_sdram_to_RGB_addr_cnt__reg[2]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  
REGS        [17 13 7]  812.11  2704.12          u_sdram_to_RGB_dma_addr__reg[12]/di [C37R14]     u_sdram_to_RGB_addr_cnt__reg[2]|qx_net  

#### Path 394 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_clkb
Path slack  3734p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6195

Starting arrival time                                                   1738
+ Data path delay                                                        724
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2462

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 12 -1]  569.64  2461.65          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r1_ab[9] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 395 ########################################################

Start       u_sdram_to_RGB_display_period_align__reg/mclk_b
End         u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di
Reference   u_sdram_to_RGB_ahm_rdata_push_wr0__reg/sclk
Path slack  3739p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        941
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2679

Data path   XY                                  instance/pin name                                                                                        
model name  location    delay       AT  fanout  [CR location]                                             net name                                       
----------  ---------  ------  -------  ------  --------------------------------------------------------  -----------------------------------------------
REGS        [21 13 6]    0.00  1738.01          u_sdram_to_RGB_display_period_align__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out  
REGS        [21 13 6]  154.00  1892.01       4  u_sdram_to_RGB_display_period_align__reg/qx [C45R14]      u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 3]  585.14  2477.15          ii0510/f3 [C39R15]                                        u_sdram_to_RGB_display_period_align__reg|qx_net
LUT4        [18 14 3]  142.00  2619.15       1  ii0510/dx [C39R15]                                        ii0510|dx_net                                  
REGS        [18 14 3]   60.20  2679.35          u_sdram_to_RGB_ahm_rdata_push_wr0__reg/di [C39R15]        ii0510|dx_net                                  

#### Path 396 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[13]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[13]/sclk
Path slack  3759p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        921
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2659

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 1]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net  
REGS        [13 7 9]  766.91  2658.92          u_sdram_to_RGB_ahm_rdata_r__reg[13]/di [C29R8]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[13]|qx_net  

#### Path 397 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3764p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -151
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6066

Starting arrival time                                                   1738
+ Data path delay                                                        565
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2303

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 4]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 4]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[5]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  
M7S_EMB18K  [14 12 -1]  410.83  2302.84          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[8] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[5]|qx_net  

#### Path 398 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[11]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[11]/sclk
Path slack  3797p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        884
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2622

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 10]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net  
REGS        [15 11 4]  729.55  2621.56          u_sdram_to_RGB_ahm_rdata_r__reg[11]/di [C33R12]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[11]|qx_net  

#### Path 399 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[1]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[1]/sclk
Path slack  3798p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        882
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2620

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 0]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 0]  154.00  1892.01       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  
LUT4        [18 15 3]  248.35  2140.36          ii0501/f1 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  
LUT4        [18 15 3]   78.00  2218.36       1  ii0501/dx [C39R16]                               ii0501|dx_net                           
REGS        [18 15 0]  401.92  2620.27          u_sdram_to_RGB_addr_cnt__reg[1]/di [C39R16]      ii0501|dx_net                           

#### Path 400 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[31]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[31]/sclk
Path slack  3818p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        863
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2601

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 7]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 7]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net  
REGS        [15 11 3]  708.55  2600.56          u_sdram_to_RGB_ahm_rdata_r__reg[31]/di [C33R12]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31]|qx_net  

#### Path 401 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3819p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -139
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6078

Starting arrival time                                                   1738
+ Data path delay                                                        522
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2260

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 0]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[2]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 0]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[2]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  
M7S_EMB18K  [14 12 -1]  367.64  2259.65          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[5] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[2]|qx_net  

#### Path 402 ########################################################

Start       u_sdram_to_RGB_bmp_fig_cnt__reg[2]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[23]/di
Reference   u_sdram_to_RGB_dma_addr__reg[23]/sclk
Path slack  3820p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        861
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2599

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 22 0]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_cnt__reg[2]/mclk_b [C37R23]  u_sdram_to_RGB_bmp_fig_cnt__reg[3].mclk_out
REGS        [17 22 0]  154.00  1892.01       3  u_sdram_to_RGB_bmp_fig_cnt__reg[2]/qx [C37R23]      u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  
LUT4        [15 23 0]  584.40  2476.41          ii0532/f0 [C33R24]                                  u_sdram_to_RGB_bmp_fig_cnt__reg[2]|qx_net  
LUT4        [15 23 0]   62.00  2538.41       1  ii0532/dx [C33R24]                                  ii0532|dx_net                              
REGS        [15 23 0]   60.20  2598.61          u_sdram_to_RGB_dma_addr__reg[23]/di [C33R24]        ii0532|dx_net                              

#### Path 403 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b
End         u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10]
Reference   u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_clkb
Path slack  3827p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -78
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6139

Starting arrival time                                                   1738
+ Data path delay                                                        574
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2312

Data path   XY                                   instance/pin name                                                                                         
model name  location     delay       AT  fanout  [CR location]                                                net name                                     
----------  ----------  ------  -------  ------  -----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 1]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/mclk_b [C33R16]         u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 1]   154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[7]/qx [C33R16]             u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  
M7S_EMB18K  [14 12 -1]  420.49  2312.50          u_sdram_to_RGB_u_1kx16_1_u_emb5k_0_new/c1r4_ab[10] [C31R13]  u_sdram_to_RGB_emb_addr_wr_r__reg[7]|qx_net  

#### Path 404 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[15]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[15]/sclk
Path slack  3839p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        841
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2579

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 6]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net  
REGS        [15 14 7]  687.03  2579.03          u_sdram_to_RGB_ahm_rdata_r__reg[15]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[15]|qx_net  

#### Path 405 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[23]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[23]/sclk
Path slack  3839p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        841
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2579

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 0]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 0]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net  
REGS        [15 14 1]  687.03  2579.03          u_sdram_to_RGB_ahm_rdata_r__reg[23]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[23]|qx_net  

#### Path 406 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[29]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[29]/sclk
Path slack  3839p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        841
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2579

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 4]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 4]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net  
REGS        [15 14 4]  687.03  2579.03          u_sdram_to_RGB_ahm_rdata_r__reg[29]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[29]|qx_net  

#### Path 407 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[22]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[22]/sclk
Path slack  3847p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        833
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2571

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 4]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 4]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net  
REGS        [16 9 10]  679.00  2571.01          u_sdram_to_RGB_ahm_rdata_r__reg[22]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[22]|qx_net  

#### Path 408 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[18]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[18]/sclk
Path slack  3849p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        831
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2569

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 6 6]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/mclk_b [C37R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out
REGS        [17 6 6]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]/qx [C37R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net  
REGS        [15 14 6]  677.37  2569.38          u_sdram_to_RGB_ahm_rdata_r__reg[18]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18]|qx_net  

#### Path 409 ########################################################

Start       u_sdram_to_RGB_de_i_r__reg[0]/mclk_b
End         u_sdram_to_RGB_de_i_r__reg[1]/di
Reference   u_sdram_to_RGB_de_i_r__reg[1]/sclk
Path slack  3852p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        828
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2566

Data path   XY                                  instance/pin name                                                                       
model name  location    delay       AT  fanout  [CR location]                                  net name                                 
----------  ---------  ------  -------  ------  ---------------------------------------------  -----------------------------------------
REGS        [18 14 1]    0.00  1738.01          u_sdram_to_RGB_de_i_r__reg[0]/mclk_b [C39R15]  u_sdram_to_RGB_v_valid_r__reg[0].mclk_out
REGS        [18 14 1]  154.00  1892.01       2  u_sdram_to_RGB_de_i_r__reg[0]/qx [C39R15]      u_sdram_to_RGB_de_i_r__reg[0]|qx_net     
REGS        [21 14 3]  673.86  2565.87          u_sdram_to_RGB_de_i_r__reg[1]/di [C45R15]      u_sdram_to_RGB_de_i_r__reg[0]|qx_net     

#### Path 410 ########################################################

Start       u_sdram_to_RGB_v_valid_r__reg[0]/mclk_b
End         u_sdram_to_RGB_v_valid_r__reg[1]/di
Reference   u_sdram_to_RGB_v_valid_r__reg[1]/sclk
Path slack  3852p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        828
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2566

Data path   XY                                  instance/pin name                                                                          
model name  location    delay       AT  fanout  [CR location]                                     net name                                 
----------  ---------  ------  -------  ------  ------------------------------------------------  -----------------------------------------
REGS        [18 14 4]    0.00  1738.01          u_sdram_to_RGB_v_valid_r__reg[0]/mclk_b [C39R15]  u_sdram_to_RGB_v_valid_r__reg[0].mclk_out
REGS        [18 14 4]  154.00  1892.01       3  u_sdram_to_RGB_v_valid_r__reg[0]/qx [C39R15]      u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  
REGS        [21 14 6]  673.86  2565.87          u_sdram_to_RGB_v_valid_r__reg[1]/di [C45R15]      u_sdram_to_RGB_v_valid_r__reg[0]|qx_net  

#### Path 411 ########################################################

Start       u_sdram_to_RGB_dma_start_xfer_prev__reg/mclk_b
End         u_sdram_to_RGB_dma_start_xfer__reg/di
Reference   u_sdram_to_RGB_dma_start_xfer__reg/sclk
Path slack  3853p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        828
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2566

Data path   XY                                  instance/pin name                                                                                          
model name  location    delay       AT  fanout  [CR location]                                            net name                                          
----------  ---------  ------  -------  ------  -------------------------------------------------------  --------------------------------------------------
REGS        [21 10 6]    0.00  1738.01          u_sdram_to_RGB_dma_start_xfer_prev__reg/mclk_b [C45R11]  u_sdram_to_RGB_u_ahb_master_hwrite_o__reg.mclk_out
REGS        [21 10 6]  154.00  1892.01       1  u_sdram_to_RGB_dma_start_xfer_prev__reg/qx [C45R11]      u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net    
REGS        [16 10 6]  673.63  2565.64          u_sdram_to_RGB_dma_start_xfer__reg/di [C35R11]           u_sdram_to_RGB_dma_start_xfer_prev__reg|qx_net    

#### Path 412 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[19]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[19]/sclk
Path slack  3860p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        820
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2558

Data path   XY                                  instance/pin name                                                                                                         
model name  location    delay       AT  fanout  [CR location]                                                    net name                                                 
----------  ---------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 9]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 9]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net  
REGS        [15 14 9]  666.03  2558.03          u_sdram_to_RGB_ahm_rdata_r__reg[19]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[19]|qx_net  

#### Path 413 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[7]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[7]/sclk
Path slack  3860p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        820
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2558

Data path   XY                                  instance/pin name                                                                                                        
model name  location    delay       AT  fanout  [CR location]                                                   net name                                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 6 3]     0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/mclk_b [C37R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out
REGS        [17 6 3]   154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]/qx [C37R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net   
REGS        [17 13 3]  666.03  2558.03          u_sdram_to_RGB_ahm_rdata_r__reg[7]/di [C37R14]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[7]|qx_net   

#### Path 414 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[3]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[3]/sclk
Path slack  3870p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        810
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2548

Data path   XY                                   instance/pin name                                                                                                        
model name  location     delay       AT  fanout  [CR location]                                                   net name                                                 
----------  ----------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 1]      0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 1]    154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net   
REGS        [15 14 10]  656.34  2548.34          u_sdram_to_RGB_ahm_rdata_r__reg[3]/di [C33R15]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[3]|qx_net   

#### Path 415 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[11]/di
Reference   u_sdram_to_RGB_dma_addr__reg[11]/sclk
Path slack  3877p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        804
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2542

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 0]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 0]  154.00  1892.01       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  
REGS        [20 12 0]  649.69  2541.70          u_sdram_to_RGB_dma_addr__reg[11]/di [C43R13]     u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  

#### Path 416 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[5]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[15]/di
Reference   u_sdram_to_RGB_dma_addr__reg[15]/sclk
Path slack  3881p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        799
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2537

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [17 15 9]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[5]/mclk_b [C37R16]  u_sdram_to_RGB_addr_cnt__reg[6].mclk_out
REGS        [17 15 9]  154.00  1892.01       4  u_sdram_to_RGB_addr_cnt__reg[5]/qx [C37R16]      u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  
REGS        [16 14 3]  645.15  2537.15          u_sdram_to_RGB_dma_addr__reg[15]/di [C35R15]     u_sdram_to_RGB_addr_cnt__reg[5]|qx_net  

#### Path 417 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[1]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[1]/sclk
Path slack  3883p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        797
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2535

Data path   XY                                 instance/pin name                                                                                                        
model name  location   delay       AT  fanout  [CR location]                                                   net name                                                 
----------  --------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 0]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net   
REGS        [13 7 1]  643.31  2535.31          u_sdram_to_RGB_ahm_rdata_r__reg[1]/di [C29R8]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[1]|qx_net   

#### Path 418 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[1]/sclk
Path slack  3890p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        790
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2528

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
REGS        [15 15 7]  636.00  2528.01          u_sdram_to_RGB_emb_addr_wr_r__reg[1]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  

#### Path 419 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[1]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[1]/sclk
Path slack  3906p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        774
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2512

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 16 6]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[0]/mclk_b [C35R17]  u_sdram_to_RGB_emb_addr_wr__reg[3].mclk_out
REGS        [16 16 6]  154.00  1892.01       6  u_sdram_to_RGB_emb_addr_wr__reg[0]/qx [C35R17]      u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  
LUT4        [17 16 0]  423.15  2315.16          ii0551/f2 [C37R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[0]|qx_net  
LUT4        [17 16 0]  137.00  2452.16       1  ii0551/dx [C37R17]                                  ii0551|dx_net                              
REGS        [17 16 0]   60.20  2512.36          u_sdram_to_RGB_emb_addr_wr__reg[1]/di [C37R17]      ii0551|dx_net                              

#### Path 420 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b
End         u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9]
Reference   u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_clkb
Path slack  3913p

Reference arrival time                                                  1353
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                             -22
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6195

Starting arrival time                                                   1738
+ Data path delay                                                        545
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2283

Data path   XY                                   instance/pin name                                                                                        
model name  location     delay       AT  fanout  [CR location]                                               net name                                     
----------  ----------  ------  -------  ------  ----------------------------------------------------------  ---------------------------------------------
REGS        [15 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/mclk_b [C33R16]        u_sdram_to_RGB_emb_addr_wr_r__reg[8].mclk_out
REGS        [15 15 10]  154.00  1892.01       8  u_sdram_to_RGB_emb_addr_wr_r__reg[6]/qx [C33R16]            u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  
M7S_EMB18K  [14 16 -1]  390.57  2282.57          u_sdram_to_RGB_u_1kx16_0_u_emb5k_0_new/c1r1_ab[9] [C31R17]  u_sdram_to_RGB_emb_addr_wr_r__reg[6]|qx_net  

#### Path 421 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[2]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[2]/sclk
Path slack  3913p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        767
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2505

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [17 16 3]  415.74  2307.75          ii0552/f2 [C37R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [17 16 3]  137.00  2444.75       1  ii0552/dx [C37R17]                                  ii0552|dx_net                              
REGS        [17 16 3]   60.20  2504.95          u_sdram_to_RGB_emb_addr_wr__reg[2]/di [C37R17]      ii0552|dx_net                              

#### Path 422 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[26]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[26]/sclk
Path slack  3914p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        767
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2505

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 8 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/mclk_b [C37R9]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out
REGS        [17 8 6]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]/qx [C37R9]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net  
REGS        [13 8 1]  612.65  2504.66          u_sdram_to_RGB_ahm_rdata_r__reg[26]/di [C29R9]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26]|qx_net  

#### Path 423 ########################################################

Start       u_sdram_to_RGB_bmp_fig_chg__reg[0]/mclk_b
End         u_sdram_to_RGB_bmp_fig_chg__reg[1]/di
Reference   u_sdram_to_RGB_bmp_fig_chg__reg[1]/sclk
Path slack  3919p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        761
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2499

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [18 16 6]    0.00  1738.01          u_sdram_to_RGB_bmp_fig_chg__reg[0]/mclk_b [C39R17]  u_sdram_to_RGB_bmp_fig_chg__reg[0].mclk_out
REGS        [18 16 6]  154.00  1892.01       2  u_sdram_to_RGB_bmp_fig_chg__reg[0]/qx [C39R17]      u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  
REGS        [18 20 6]  607.30  2499.31          u_sdram_to_RGB_bmp_fig_chg__reg[1]/di [C39R21]      u_sdram_to_RGB_bmp_fig_chg__reg[0]|qx_net  

#### Path 424 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[13]/di
Reference   u_sdram_to_RGB_dma_addr__reg[13]/sclk
Path slack  3921p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        760
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2498

Data path   XY                                   instance/pin name                                                                        
model name  location     delay       AT  fanout  [CR location]                                    net name                                
----------  ----------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 9]     0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[3]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 9]   154.00  1892.01       3  u_sdram_to_RGB_addr_cnt__reg[3]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  
REGS        [17 13 10]  605.72  2497.73          u_sdram_to_RGB_dma_addr__reg[13]/di [C37R14]     u_sdram_to_RGB_addr_cnt__reg[3]|qx_net  

#### Path 425 ########################################################

Start       u_sdram_to_RGB_de_i_start_pulse__reg/mclk_b
End         u_sdram_to_RGB_buffer_wr_sel__reg/di
Reference   u_sdram_to_RGB_buffer_wr_sel__reg/sclk
Path slack  3924p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        756
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2494

Data path   XY                                  instance/pin name                                                                                  
model name  location    delay       AT  fanout  [CR location]                                         net name                                     
----------  ---------  ------  -------  ------  ----------------------------------------------------  ---------------------------------------------
REGS        [21 13 3]    0.00  1738.01          u_sdram_to_RGB_de_i_start_pulse__reg/mclk_b [C45R14]  u_sdram_to_RGB_de_i_start_pulse__reg.mclk_out
REGS        [21 13 3]  154.00  1892.01       3  u_sdram_to_RGB_de_i_start_pulse__reg/qx [C45R14]      u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  
LUT4        [21 14 0]  405.04  2297.05          ii0520/f2 [C45R15]                                    u_sdram_to_RGB_de_i_start_pulse__reg|qx_net  
LUT4        [21 14 0]  137.00  2434.05       1  ii0520/dx [C45R15]                                    ii0520|dx_net                                
REGS        [21 14 0]   60.20  2494.25          u_sdram_to_RGB_buffer_wr_sel__reg/di [C45R15]         ii0520|dx_net                                

#### Path 426 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[0]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[0]/sclk
Path slack  3924p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        756
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2494

Data path   XY                                 instance/pin name                                                                                                        
model name  location   delay       AT  fanout  [CR location]                                                   net name                                                 
----------  --------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 6 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/mclk_b [C33R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[20].mclk_out
REGS        [15 6 6]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]/qx [C33R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net   
REGS        [13 7 6]  602.24  2494.25          u_sdram_to_RGB_ahm_rdata_r__reg[0]/di [C29R8]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[0]|qx_net   

#### Path 427 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[14]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[14]/sclk
Path slack  3930p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        751
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2489

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 6 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/mclk_b [C37R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[18].mclk_out
REGS        [17 6 0]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]/qx [C37R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net  
REGS        [16 9 1]  596.83  2488.84          u_sdram_to_RGB_ahm_rdata_r__reg[14]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[14]|qx_net  

#### Path 428 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/mclk_b
End         u_sdram_to_RGB_other_1_beat_start_pulse__reg/di
Reference   u_sdram_to_RGB_other_1_beat_start_pulse__reg/sclk
Path slack  3931p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        749
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2487

Data path   XY                                  instance/pin name                                                                                                    
model name  location    delay       AT  fanout  [CR location]                                                   net name                                             
----------  ---------  ------  -------  ------  --------------------------------------------------------------  -----------------------------------------------------
REGS        [21 12 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/mclk_b [C45R13]  u_sdram_to_RGB_other_1_beat_valid__reg.mclk_out      
REGS        [21 12 6]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg/qx [C45R13]      u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [21 13 0]  397.97  2289.98          ii0577/f2 [C45R14]                                              u_sdram_to_RGB_u_ahb_master_ahm_xfer_done__reg|qx_net
LUT4        [21 13 0]  137.00  2426.98       1  ii0577/dx [C45R14]                                              ii0577|dx_net                                        
REGS        [21 13 0]   60.20  2487.18          u_sdram_to_RGB_other_1_beat_start_pulse__reg/di [C45R14]        ii0577|dx_net                                        

#### Path 429 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[27]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[27]/sclk
Path slack  3950p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        730
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2468

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 6]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net  
REGS        [13 7 3]  575.93  2467.94          u_sdram_to_RGB_ahm_rdata_r__reg[27]/di [C29R8]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[27]|qx_net  

#### Path 430 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr__reg[3]/di
Reference   u_sdram_to_RGB_emb_addr_wr__reg[3]/sclk
Path slack  4001p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        679
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2417

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [17 16 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[1]/mclk_b [C37R17]  u_sdram_to_RGB_emb_addr_wr__reg[2].mclk_out
REGS        [17 16 0]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[1]/qx [C37R17]      u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 0]  387.12  2279.13          ii0553/f1 [C35R17]                                  u_sdram_to_RGB_emb_addr_wr__reg[1]|qx_net  
LUT4        [16 16 0]   78.00  2357.13       1  ii0553/dx [C35R17]                                  ii0553|dx_net                              
REGS        [16 16 0]   60.20  2417.33          u_sdram_to_RGB_emb_addr_wr__reg[3]/di [C35R17]      ii0553|dx_net                              

#### Path 431 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[4]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[14]/di
Reference   u_sdram_to_RGB_dma_addr__reg[14]/sclk
Path slack  4045p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        635
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2373

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [17 15 1]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[4]/mclk_b [C37R16]  u_sdram_to_RGB_addr_cnt__reg[6].mclk_out
REGS        [17 15 1]  154.00  1892.01       5  u_sdram_to_RGB_addr_cnt__reg[4]/qx [C37R16]      u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  
REGS        [17 13 1]  481.09  2373.10          u_sdram_to_RGB_dma_addr__reg[14]/di [C37R14]     u_sdram_to_RGB_addr_cnt__reg[4]|qx_net  

#### Path 432 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[2]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[2]/sclk
Path slack  4052p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        629
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2367

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 0]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[1]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 0]  154.00  1892.01       5  u_sdram_to_RGB_addr_cnt__reg[1]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  
LUT4        [18 15 6]  277.35  2169.36          ii0502/f2 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[1]|qx_net  
LUT4        [18 15 6]  137.00  2306.36       1  ii0502/dx [C39R16]                               ii0502|dx_net                           
REGS        [18 15 6]   60.20  2366.56          u_sdram_to_RGB_addr_cnt__reg[2]/di [C39R16]      ii0502|dx_net                           

#### Path 433 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[2]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[2]/sclk
Path slack  4064p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        616
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2354

Data path   XY                                 instance/pin name                                                                                                        
model name  location   delay       AT  fanout  [CR location]                                                   net name                                                 
----------  --------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 3]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net   
REGS        [16 9 4]  461.88  2353.89          u_sdram_to_RGB_ahm_rdata_r__reg[2]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[2]|qx_net   

#### Path 434 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[5]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[5]/sclk
Path slack  4082p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        598
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2336

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 15 10]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[5]/mclk_b [C35R16]  u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
REGS        [16 15 10]  154.00  1892.01       4  u_sdram_to_RGB_emb_addr_wr__reg[5]/qx [C35R16]      u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  
REGS        [15 15 4]   444.33  2336.34          u_sdram_to_RGB_emb_addr_wr_r__reg[5]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[5]|qx_net  

#### Path 435 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[5]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[5]/sclk
Path slack  4085p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        595
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2333

Data path   XY                                  instance/pin name                                                                                                        
model name  location    delay       AT  fanout  [CR location]                                                   net name                                                 
----------  ---------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [16 6 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/mclk_b [C35R7]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[30].mclk_out
REGS        [16 6 10]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]/qx [C35R7]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net   
REGS        [16 9 9]   440.88  2332.89          u_sdram_to_RGB_ahm_rdata_r__reg[5]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[5]|qx_net   

#### Path 436 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[6]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[6]/sclk
Path slack  4089p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        591
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2329

Data path   XY                                   instance/pin name                                                                              
model name  location     delay       AT  fanout  [CR location]                                       net name                                   
----------  ----------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 15 9]     0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[6]/mclk_b [C35R16]  u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
REGS        [16 15 9]   154.00  1892.01       3  u_sdram_to_RGB_emb_addr_wr__reg[6]/qx [C35R16]      u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  
REGS        [15 15 10]  437.26  2329.27          u_sdram_to_RGB_emb_addr_wr_r__reg[6]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[6]|qx_net  

#### Path 437 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[7]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[7]/sclk
Path slack  4089p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        591
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2329

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 15 0]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[7]/mclk_b [C35R16]  u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
REGS        [16 15 0]  154.00  1892.01       3  u_sdram_to_RGB_emb_addr_wr__reg[7]/qx [C35R16]      u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  
REGS        [15 15 1]  437.26  2329.27          u_sdram_to_RGB_emb_addr_wr_r__reg[7]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[7]|qx_net  

#### Path 438 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[4]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[4]/sclk
Path slack  4092p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        588
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2326

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 15 7]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[4]/mclk_b [C35R16]  u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
REGS        [16 15 7]  154.00  1892.01       5  u_sdram_to_RGB_emb_addr_wr__reg[4]/qx [C35R16]      u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  
REGS        [15 15 3]  434.05  2326.05          u_sdram_to_RGB_emb_addr_wr_r__reg[4]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[4]|qx_net  

#### Path 439 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b
End         u_sdram_to_RGB_dma_addr__reg[10]/di
Reference   u_sdram_to_RGB_dma_addr__reg[10]/sclk
Path slack  4093p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        588
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2326

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 3]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 3]  154.00  1892.01       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  
REGS        [18 14 6]  433.50  2325.51          u_sdram_to_RGB_dma_addr__reg[10]/di [C39R15]     u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  

#### Path 440 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[9]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[9]/sclk
Path slack  4094p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        586
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2324

Data path   XY                                 instance/pin name                                                                                                        
model name  location   delay       AT  fanout  [CR location]                                                   net name                                                 
----------  --------  ------  -------  ------  --------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 1]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net   
REGS        [13 7 0]  431.94  2323.95          u_sdram_to_RGB_ahm_rdata_r__reg[9]/di [C29R8]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[9]|qx_net   

#### Path 441 ########################################################

Start       u_sdram_to_RGB_emb_addr_wr__reg[8]/mclk_b
End         u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di
Reference   u_sdram_to_RGB_emb_addr_wr_r__reg[8]/sclk
Path slack  4114p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        567
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2305

Data path   XY                                  instance/pin name                                                                              
model name  location    delay       AT  fanout  [CR location]                                       net name                                   
----------  ---------  ------  -------  ------  --------------------------------------------------  -------------------------------------------
REGS        [16 15 4]    0.00  1738.01          u_sdram_to_RGB_emb_addr_wr__reg[8]/mclk_b [C35R16]  u_sdram_to_RGB_emb_addr_wr__reg[8].mclk_out
REGS        [16 15 4]  154.00  1892.01       2  u_sdram_to_RGB_emb_addr_wr__reg[8]/qx [C35R16]      u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  
REGS        [15 15 9]  412.84  2304.84          u_sdram_to_RGB_emb_addr_wr_r__reg[8]/di [C33R16]    u_sdram_to_RGB_emb_addr_wr__reg[8]|qx_net  

#### Path 442 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/sclk
Path slack  4114p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        566
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2304

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net  
REGS        [18 3 0]  411.88  2303.89          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0]|qx_net  

#### Path 443 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/sclk
Path slack  4114p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        566
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2304

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net  
REGS        [22 3 0]  411.88  2303.89          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[6]|qx_net  

#### Path 444 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[17]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[17]/sclk
Path slack  4120p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        561
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2299

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 8 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/mclk_b [C37R9]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out
REGS        [17 8 0]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]/qx [C37R9]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net  
REGS        [16 9 0]  406.58  2298.58          u_sdram_to_RGB_ahm_rdata_r__reg[17]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[17]|qx_net  

#### Path 445 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[21]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[21]/sclk
Path slack  4120p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        561
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2299

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [17 8 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/mclk_b [C37R9]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[26].mclk_out
REGS        [17 8 3]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]/qx [C37R9]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net  
REGS        [16 9 3]  406.58  2298.58          u_sdram_to_RGB_ahm_rdata_r__reg[21]/di [C35R10]                  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[21]|qx_net  

#### Path 446 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/mclk_b
End         u_sdram_to_RGB_ahm_rdata_r__reg[28]/di
Reference   u_sdram_to_RGB_ahm_rdata_r__reg[28]/sclk
Path slack  4121p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        559
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2297

Data path   XY                                 instance/pin name                                                                                                         
model name  location   delay       AT  fanout  [CR location]                                                    net name                                                 
----------  --------  ------  -------  ------  ---------------------------------------------------------------  ---------------------------------------------------------
REGS        [15 7 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/mclk_b [C33R8]  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[31].mclk_out
REGS        [15 7 3]  154.00  1892.01       1  u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]/qx [C33R8]      u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net  
REGS        [15 8 3]  405.22  2297.23          u_sdram_to_RGB_ahm_rdata_r__reg[28]/di [C33R9]                   u_sdram_to_RGB_u_ahb_master_ahm_rdata_r__reg[28]|qx_net  

#### Path 447 ########################################################

Start       u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b
End         u_sdram_to_RGB_addr_cnt__reg[0]/di
Reference   u_sdram_to_RGB_addr_cnt__reg[0]/sclk
Path slack  4145p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        536
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2274

Data path   XY                                  instance/pin name                                                                        
model name  location    delay       AT  fanout  [CR location]                                    net name                                
----------  ---------  ------  -------  ------  -----------------------------------------------  ----------------------------------------
REGS        [18 15 3]    0.00  1738.01          u_sdram_to_RGB_addr_cnt__reg[0]/mclk_b [C39R16]  u_sdram_to_RGB_addr_cnt__reg[3].mclk_out
REGS        [18 15 3]  154.00  1892.01       6  u_sdram_to_RGB_addr_cnt__reg[0]/qx [C39R16]      u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  
LUT4        [18 15 5]  248.35  2140.36          ii0496/f0 [C39R16]                               u_sdram_to_RGB_addr_cnt__reg[0]|qx_net  
LUT4        [18 15 5]   62.00  2202.36       1  ii0496/dx [C39R16]                               ii0496|dx_net                           
MUX2S       [18 15 7]    0.00  2202.36          C39R16_ble1_mux_dx0/in1 [C39R16]                 ii0496|dx_net                           
MUX2S       [18 15 7]   38.00  2240.36       1  C39R16_ble1_mux_dx0/out [C39R16]                 C39R16_mux0_ble1_out_0                  
REGS        [18 15 3]   33.20  2273.56          u_sdram_to_RGB_addr_cnt__reg[0]/di [C39R16]      C39R16_mux0_ble1_out_0                  

#### Path 448 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 1]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net 
REGS        [18 3 1]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[13]|qx_net 

#### Path 449 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 1]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net 
REGS        [23 3 1]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[18]|qx_net 

#### Path 450 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 4]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 4]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net 
REGS        [23 3 4]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[19]|qx_net 

#### Path 451 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 7]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 7]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net  
REGS        [23 3 7]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1]|qx_net  

#### Path 452 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 10]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net 
REGS        [23 3 10]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[20]|qx_net 

#### Path 453 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 1]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net 
REGS        [22 3 1]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[27]|qx_net 

#### Path 454 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 4]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 4]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net 
REGS        [22 3 4]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[28]|qx_net 

#### Path 455 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 4]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 4]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net 
REGS        [18 3 4]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[29]|qx_net 

#### Path 456 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 1]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 1]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net  
REGS        [23 4 1]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[2]|qx_net  

#### Path 457 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 7]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 7]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net 
REGS        [18 3 7]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[30]|qx_net 

#### Path 458 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 4]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 4]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net  
REGS        [23 4 4]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[3]|qx_net  

#### Path 459 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 7]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 7]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net  
REGS        [23 4 7]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[4]|qx_net  

#### Path 460 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                  instance/pin name                                                                                                 
model name  location    delay       AT  fanout  [CR location]                                                net name                                             
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 10]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net  
REGS        [23 4 10]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5]|qx_net  

#### Path 461 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 7]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 7]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net  
REGS        [22 3 7]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[8]|qx_net  

#### Path 462 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/sclk
Path slack  4235p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        445
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2183

Data path   XY                                  instance/pin name                                                                                                 
model name  location    delay       AT  fanout  [CR location]                                                net name                                             
----------  ---------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 10]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net  
REGS        [22 3 10]  291.46  2183.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9]|qx_net  

#### Path 463 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/sclk
Path slack  4242p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        438
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2176

Data path   XY                                  instance/pin name                                                                                                  
model name  location    delay       AT  fanout  [CR location]                                                 net name                                             
----------  ---------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 10]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 10]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net 
REGS        [18 3 10]  284.39  2176.40          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[31]|qx_net 

#### Path 464 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 3]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net 
REGS        [18 3 3]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[10]|qx_net 

#### Path 465 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 6]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net 
REGS        [18 3 6]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[11]|qx_net 

#### Path 466 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [18 3 9]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/mclk_b [C39R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[0].mclk_out
REGS        [18 3 9]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/qx [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net 
REGS        [18 3 9]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]/di [C39R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[12]|qx_net 

#### Path 467 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net 
REGS        [23 3 0]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[14]|qx_net 

#### Path 468 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 3]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net 
REGS        [23 3 3]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[15]|qx_net 

#### Path 469 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 6]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net 
REGS        [23 3 6]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[16]|qx_net 

#### Path 470 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 3 9]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/mclk_b [C49R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[1].mclk_out
REGS        [23 3 9]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/qx [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net 
REGS        [23 3 9]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]/di [C49R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[17]|qx_net 

#### Path 471 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 0]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 0]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net 
REGS        [23 4 0]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[21]|qx_net 

#### Path 472 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 3]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net 
REGS        [23 4 3]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[22]|qx_net 

#### Path 473 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 6]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net 
REGS        [23 4 6]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[23]|qx_net 

#### Path 474 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [23 4 9]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/mclk_b [C49R5]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[5].mclk_out
REGS        [23 4 9]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/qx [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net 
REGS        [23 4 9]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]/di [C49R5]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[24]|qx_net 

#### Path 475 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 6]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 6]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net 
REGS        [22 3 6]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[25]|qx_net 

#### Path 476 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                  
model name  location   delay       AT  fanout  [CR location]                                                 net name                                             
----------  --------  ------  -------  ------  ------------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 9]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 9]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net 
REGS        [22 3 9]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[26]|qx_net 

#### Path 477 ########################################################

Start       u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/mclk_b
End         u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di
Reference   u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/sclk
Path slack  4256p

Reference arrival time                                                  1738
+ Cycle adjust (u_pll_pll_u0/clkout1:R#1 vs. u_pll_pll_u0/clkout1:R#2)  4864
- Setup time                                                            -183
----------------------------------------------------------------------  ----
End-of-path required time (ps)                                          6419

Starting arrival time                                                   1738
+ Data path delay                                                        424
----------------------------------------------------------------------  ----
End-of-path arrival time (ps)                                           2162

Data path   XY                                 instance/pin name                                                                                                 
model name  location   delay       AT  fanout  [CR location]                                                net name                                             
----------  --------  ------  -------  ------  -----------------------------------------------------------  -----------------------------------------------------
REGS        [22 3 3]    0.00  1738.01          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/mclk_b [C47R4]  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[9].mclk_out
REGS        [22 3 3]  154.00  1892.01       2  u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/qx [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net  
REGS        [22 3 3]  270.46  2162.47          u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]/di [C47R4]      u_sdram_to_RGB_u_ahb_master_hwdata_o__reg[7]|qx_net  

============ Timing Summary ================
WNS= 171.5 ps  TNS= 0.000 ns  N_nodes__neg_slack= 58  N_neg_endpoints= 0  N_endpoints= 880

outfile_name = outputs/demo_sd_to_lcd.ara 

All nets = 1577  and cnt = 1577


Reading file f:/capital_micro/primace7.3/andara/csdata/M7S/arch/general/AndaraToM5CRMap.txt

 Mux nets = 1367

PlainFileAccess::read outputs/demo_sd_to_lcd.ara
PlainFileAccess::write outputs/demo_sd_to_lcd.araI/08033: Dumping .ara format output data Succeeded.
I/08037: Net u_pll_pll_u0|clkout1_net is routed by global clock resource.
I/08037: Net u_lvds_pll_u0|clkout0_net is routed by global clock resource.
I/08037: Net u_pll_pll_u0|clkout0_net is routed by global clock resource.
I/08037: Net u_lvds_pll_u0|clkout1_net is routed by global clock resource.
outfile_name = outputs/demo_sd_to_lcd.arv step = route

In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.arv

I/08047: Dumping .apv format output data Succeeded.
outfile_name = outputs/demo_sd_to_lcd.apa step = route
I/08048: In plc_dump_apa_data...In file outputs/demo_sd_to_lcd.apa.
PlainFileAccess::read outputs/demo_sd_to_lcd.apa
PlainFileAccess::write outputs/demo_sd_to_lcd.apaI/05011: Generating outputs/demo_sd_to_lcd.apa file...
I/08034: Dumping .rpt format output data Succeeded.
ANDARA: ###############################
ANDARA: # Ending step: route 
ANDARA: ###############################
Total cputime=cputime = 6.52(sec)  used memory=114.078(MB) peak memory=119.623(MB)
