// Generated by CIRCT 42e53322a
module ct_ciu_snb_dp_sel_8(	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:3
  input  [23:0] entry16_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:37
                entry17_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:65
                entry18_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:93
                entry19_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:121
                entry20_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:149
                entry21_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:177
                entry22_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:205
                entry23_age_vect,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:233
  input  [7:0]  req_vld,	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:261
  output [7:0]  sel	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:2:280
);

  assign sel =
    {req_vld[7] & (req_vld & entry23_age_vect[23:16]) == 8'h0,
     req_vld[6] & (req_vld & entry22_age_vect[23:16]) == 8'h0,
     req_vld[5] & (req_vld & entry21_age_vect[23:16]) == 8'h0,
     req_vld[4] & (req_vld & entry20_age_vect[23:16]) == 8'h0,
     req_vld[3] & (req_vld & entry19_age_vect[23:16]) == 8'h0,
     req_vld[2] & (req_vld & entry18_age_vect[23:16]) == 8'h0,
     req_vld[1] & (req_vld & entry17_age_vect[23:16]) == 8'h0,
     req_vld[0] & (req_vld & entry16_age_vect[23:16]) == 8'h0};	// /tmp/tmp.mV6U51F5yk/39440_openc910_C910_RTL_FACTORY_gen_rtl_ciu_rtl_ct_ciu_snb_dp_sel_8.cleaned.mlir:3:14, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:5
endmodule

