library ieee;
use ieee.std_logic_1164.all;
entity alu_beh is
port (
A: in std_logic_vector(3 downto 0);
B: in std_logic_vector(3 downto 0);
sel: in std_logic_vector(1 downto 0);
op: out std_logic_vector(7 downto 0)
) ;
end alu_beh;
architecture a1 of alu_beh is
function sub(A: in std_logic_vector(3 downto 0); B: in std_logic_vector(3 downto 0))
return std_logic_vector is
-- declaring and initializing variables using aggregates
variable diff : std_logic_vector(.....):=(others =>'0');
variable carry: std_logic_vector(.....):=(others =>'0');
begin
-- Hint: Use for loop to calculate value of "diff" and "carry" variable
-- Use aggregates to assign values to multiple bits
return diff;
end sub;
begin
alu : process( A, B, sel )
begin
-- complete VHDL code for various outputs of ALU based on select lines
-- Hint: use if/else statement
--
-- sub function usage :
-- signal_name <= sub(A,B)
-- variable_name := sub(A,B)
--
-- concatenate operator usage:
-- "0000" & A
end process ; --alu
end a1 ; -- a1
