
*** Running vivado
    with args -log SI_CH_XADC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SI_CH_XADC.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SI_CH_XADC.tcl -notrace
Command: synth_design -top SI_CH_XADC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 708.789 ; gain = 177.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SI_CH_XADC' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:30]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.runs/synth_1/.Xil/Vivado-5528-DESKTOP-COH2PDD/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'ADC' of component 'xadc_wiz_0' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:99]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.runs/synth_1/.Xil/Vivado-5528-DESKTOP-COH2PDD/realtime/xadc_wiz_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'XADC_CONT' declared at 'C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_CONT.vhd:19' bound to instance 'CONT' of component 'XADC_CONT' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:120]
INFO: [Synth 8-638] synthesizing module 'XADC_CONT' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_CONT.vhd:32]
WARNING: [Synth 8-614] signal 'reg_a_val_p' is read in the process but is not in the sensitivity list [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_CONT.vhd:62]
WARNING: [Synth 8-614] signal 'do_bus' is read in the process but is not in the sensitivity list [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_CONT.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'XADC_CONT' (1#1) [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/XADC_CONT.vhd:32]
INFO: [Synth 8-3491] module 'Clk_d_500kHz' declared at 'C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/Clk_d_500kHz.vhd:20' bound to instance 'C500KHz' of component 'Clk_d_500kHz' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:131]
INFO: [Synth 8-638] synthesizing module 'Clk_d_500kHz' [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/Clk_d_500kHz.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Clk_d_500kHz' (2#1) [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/Clk_d_500kHz.vhd:28]
WARNING: [Synth 8-3848] Net vp_sig in module/entity SI_CH_XADC does not have driver. [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'SI_CH_XADC' (3#1) [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/new/SI_CH_XADC.vhd:30]
WARNING: [Synth 8-3331] design XADC_CONT has unconnected port do_bus[3]
WARNING: [Synth 8-3331] design XADC_CONT has unconnected port do_bus[2]
WARNING: [Synth 8-3331] design XADC_CONT has unconnected port do_bus[1]
WARNING: [Synth 8-3331] design XADC_CONT has unconnected port do_bus[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 772.980 ; gain = 241.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 772.980 ; gain = 241.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 772.980 ; gain = 241.676
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC'
Finished Parsing XDC File [c:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'ADC'
Parsing XDC File [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/constrs_1/new/C.xdc]
WARNING: [Vivado 12-584] No ports matched 'sign'. [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/constrs_1/new/C.xdc:45]
Finished Parsing XDC File [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/constrs_1/new/C.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/constrs_1/new/C.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SI_CH_XADC_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.srcs/constrs_1/new/C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SI_CH_XADC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SI_CH_XADC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 874.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 874.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ADC. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'XADC_CONT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                init_seq |                              000 |                              000
                wait_bsy |                              001 |                              001
               read_init |                              010 |                              010
                wait_eoc |                              011 |                              011
                read_reg |                              100 |                              100
               new_value |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'XADC_CONT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADC_CONT 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
Module Clk_d_500kHz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 874.586 ; gain = 343.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 875.828 ; gain = 344.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 876.332 ; gain = 345.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |xadc_wiz_0_bbox_0 |     1|
|2     |BUFG              |     1|
|3     |LUT3              |     4|
|4     |LUT4              |     2|
|5     |LUT5              |     5|
|6     |LUT6              |     6|
|7     |FDCE              |    23|
|8     |FDRE              |     1|
|9     |IBUF              |     4|
|10    |OBUF              |    13|
+------+------------------+------+

Report Instance Areas: 
+------+----------+-------------+------+
|      |Instance  |Module       |Cells |
+------+----------+-------------+------+
|1     |top       |             |    85|
|2     |  C500KHz |Clk_d_500kHz |    21|
|3     |  CONT    |XADC_CONT    |    20|
+------+----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 892.141 ; gain = 259.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 892.141 ; gain = 360.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 911.844 ; gain = 615.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 911.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/marcs/OneDrive/Escritorio/Codes/vhd/XADC_demo/XADC_demo.runs/synth_1/SI_CH_XADC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SI_CH_XADC_utilization_synth.rpt -pb SI_CH_XADC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 09:56:55 2020...
