# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:17 on Jan 13,2020
# vcom -reportprogress 300 -93 -work work G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity led
# -- Compiling architecture blinking of led
# End time: 13:57:18 on Jan 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:18 on Jan 13,2020
# vcom -reportprogress 300 -93 -work work G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity led_tb
# -- Compiling architecture led_arch of led_tb
# ** Warning: G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht(74): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht(76): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: G:/Meu Drive/FPGA/MAX10/Ejercicios/1/led_tb.vht(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 13:57:18 on Jan 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  led_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" led_tb 
# Start time: 13:57:19 on Jan 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.led_tb(led_arch)
# Loading work.led(blinking)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 14:25:11 on Jan 13,2020, Elapsed time: 0:27:52
# Errors: 0, Warnings: 0
