/**
 *
 * Copyright (C) 2011 AppliedMicro Confidential Information
 * All Rights Reserved.
 *
 * THIS WORK CONTAINS PROPRIETARY INFORMATION WHICH IS THE PROPERTY OF
 * AppliedMicro AND IS SUBJECT TO THE TERMS OF NON-DISCLOSURE AGREEMENT
 * BETWEEN AppliedMicro AND THE COMPANY USING THIS FILE.
 *
 * WARNING !!!
 * This is an auto-generated C header file for register definitions 
 * PLEASE DON'T MANUALLY MODIFY IN THIS FILE AS CHANGES WILL BE LOST
 */
#ifndef _APM_QM_CSR_H__
#define _APM_QM_CSR_H__

/*	Global Base Address	*/
#define QM_CSR_BASE_ADDR			0x01f600000ULL

/*    Address QM_CSR  Registers */
#define CSR_IPBRR_ADDR                                               0x00000000
#define CSR_IPBRR_DEFAULT                                            0x00000070
#define CSR_QM_CONFIG_ADDR                                           0x00000004
#define CSR_QM_CONFIG_DEFAULT                                        0x00000000
#define CSR_PBM_ADDR                                                 0x00000008
#define CSR_PBM_DEFAULT                                              0x00000000
#define CSR_PBM_BUF_WR_ADDR                                          0x0000000c
#define CSR_PBM_BUF_WR_DEFAULT                                       0x00000000
#define CSR_PBM_BUF_RD_ADDR                                          0x00000010
#define CSR_PBM_BUF_RD_DEFAULT                                       0x00000000
#define CSR_PBM_COAL_ADDR                                            0x00000014
#define CSR_PBM_COAL_DEFAULT                                         0x00000109
#define CSR_CTICK0_ADDR                                              0x00000018
#define CSR_CTICK0_DEFAULT                                           0x00000000
#define CSR_CTICK1_ADDR                                              0x0000001c
#define CSR_CTICK1_DEFAULT                                           0x00000000
#define CSR_CTICK2_ADDR                                              0x00000020
#define CSR_CTICK2_DEFAULT                                           0x00000000
#define CSR_CTICK3_ADDR                                              0x00000024
#define CSR_CTICK3_DEFAULT                                           0x00000000
#define CSR_THRESHOLD0_SET0_ADDR                                     0x00000028
#define CSR_THRESHOLD0_SET0_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET0_ADDR                                     0x0000002c
#define CSR_THRESHOLD1_SET0_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET1_ADDR                                     0x00000030
#define CSR_THRESHOLD0_SET1_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET1_ADDR                                     0x00000034
#define CSR_THRESHOLD1_SET1_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET2_ADDR                                     0x00000038
#define CSR_THRESHOLD0_SET2_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET2_ADDR                                     0x0000003c
#define CSR_THRESHOLD1_SET2_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET3_ADDR                                     0x00000040
#define CSR_THRESHOLD0_SET3_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET3_ADDR                                     0x00000044
#define CSR_THRESHOLD1_SET3_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET4_ADDR                                     0x00000048
#define CSR_THRESHOLD0_SET4_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET4_ADDR                                     0x0000004c
#define CSR_THRESHOLD1_SET4_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET5_ADDR                                     0x00000050
#define CSR_THRESHOLD0_SET5_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET5_ADDR                                     0x00000054
#define CSR_THRESHOLD1_SET5_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET6_ADDR                                     0x00000058
#define CSR_THRESHOLD0_SET6_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET6_ADDR                                     0x0000005c
#define CSR_THRESHOLD1_SET6_DEFAULT                                  0x00000000
#define CSR_THRESHOLD0_SET7_ADDR                                     0x00000060
#define CSR_THRESHOLD0_SET7_DEFAULT                                  0x00000000
#define CSR_THRESHOLD1_SET7_ADDR                                     0x00000064
#define CSR_THRESHOLD1_SET7_DEFAULT                                  0x00000000
#define CSR_HYSTERESIS_ADDR                                          0x00000068
#define CSR_HYSTERESIS_DEFAULT                                       0x00000000
#define CSR_QSTATE_ADDR                                              0x0000006c
#define CSR_QSTATE_DEFAULT                                           0x00000000
#define CSR_QSTATE_WR_0_ADDR                                         0x00000070
#define CSR_QSTATE_WR_0_DEFAULT                                      0x00000000
#define CSR_QSTATE_WR_1_ADDR                                         0x00000074
#define CSR_QSTATE_WR_1_DEFAULT                                      0x00000000
#define CSR_QSTATE_WR_2_ADDR                                         0x00000078
#define CSR_QSTATE_WR_2_DEFAULT                                      0x00000000
#define CSR_QSTATE_WR_3_ADDR                                         0x0000007c
#define CSR_QSTATE_WR_3_DEFAULT                                      0x00000000
#define CSR_QSTATE_WR_4_ADDR                                         0x00000080
#define CSR_QSTATE_WR_4_DEFAULT                                      0x00000000
#define CSR_QSTATE_WR_5_ADDR                                         0x00000084
#define CSR_QSTATE_WR_5_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_0_ADDR                                         0x00000088
#define CSR_QSTATE_RD_0_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_1_ADDR                                         0x0000008c
#define CSR_QSTATE_RD_1_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_2_ADDR                                         0x00000090
#define CSR_QSTATE_RD_2_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_3_ADDR                                         0x00000094
#define CSR_QSTATE_RD_3_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_4_ADDR                                         0x00000098
#define CSR_QSTATE_RD_4_DEFAULT                                      0x00000000
#define CSR_QSTATE_RD_5_ADDR                                         0x0000009c
#define CSR_QSTATE_RD_5_DEFAULT                                      0x00000000
#define CSR_CSTATE_WR_0_ADDR                                         0x000000a0
#define CSR_CSTATE_WR_0_DEFAULT                                      0x00000000
#define CSR_CSTATE_WR_1_ADDR                                         0x000000a4
#define CSR_CSTATE_WR_1_DEFAULT                                      0x00000000
#define CSR_CSTATE_RD_0_ADDR                                         0x000000a8
#define CSR_CSTATE_RD_0_DEFAULT                                      0x00000000
#define CSR_CSTATE_RD_1_ADDR                                         0x000000ac
#define CSR_CSTATE_RD_1_DEFAULT                                      0x00000000
#define CSR_CU_TIMER_ADDR                                            0x000000b0
#define CSR_CU_TIMER_DEFAULT                                         0x00000000
#define CSR_ENQ_STATUS_0_ADDR                                        0x000000e4
#define CSR_ENQ_STATUS_0_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_1_ADDR                                        0x000000e8
#define CSR_ENQ_STATUS_1_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_2_ADDR                                        0x000000ec
#define CSR_ENQ_STATUS_2_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_3_ADDR                                        0x000000f0
#define CSR_ENQ_STATUS_3_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_4_ADDR                                        0x000000f4
#define CSR_ENQ_STATUS_4_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_5_ADDR                                        0x000000f8
#define CSR_ENQ_STATUS_5_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_6_ADDR                                        0x000000fc
#define CSR_ENQ_STATUS_6_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_7_ADDR                                        0x00000100
#define CSR_ENQ_STATUS_7_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_8_ADDR                                        0x00000104
#define CSR_ENQ_STATUS_8_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_9_ADDR                                        0x00000108
#define CSR_ENQ_STATUS_9_DEFAULT                                     0x00000000
#define CSR_ENQ_STATUS_10_ADDR                                       0x0000010c
#define CSR_ENQ_STATUS_10_DEFAULT                                    0x00000000
#define CSR_ENQ_STATUS_11_ADDR                                       0x00000110
#define CSR_ENQ_STATUS_11_DEFAULT                                    0x00000000
#define CSR_ENQ_STATUS_12_ADDR                                       0x00000114
#define CSR_ENQ_STATUS_12_DEFAULT                                    0x00000000
#define CSR_ENQ_STATUS_13_ADDR                                       0x00000118
#define CSR_ENQ_STATUS_13_DEFAULT                                    0x00000000
#define CSR_ENQ_STATUS_14_ADDR                                       0x0000011c
#define CSR_ENQ_STATUS_14_DEFAULT                                    0x00000000
#define CSR_ENQ_STATUS_15_ADDR                                       0x00000120
#define CSR_ENQ_STATUS_15_DEFAULT                                    0x00000000
#define QM_INTERRUPT_ADDR                                            0x00000124
#define QM_INTERRUPT_DEFAULT                                         0x00000000
#define QM_INTERRUPTMASK_ADDR                                        0x00000128
#define CSR_PBM_ERRINF_ADDR                                          0x00000134
#define CSR_PBM_ERRINF_DEFAULT                                       0x00000000
#define CSR_MSGRD_ERRINF_ADDR                                        0x00000138
#define CSR_MSGRD_ERRINF_DEFAULT                                     0x00000000
#define CSR_QM_SAB_CRITICAL_STS_ADDR                                 0x0000013c
#define CSR_QM_SAB_CRITICAL_STS_DEFAULT                              0x00000000
#define CSR_QPCORE_ERRINF_ADDR                                       0x00000140
#define CSR_QPCORE_ERRINF_DEFAULT                                    0x00000000
#define CSR_QM_MBOX_NE_INT_MODE_ADDR                                 0x0000017c
#define CSR_QM_MBOX_NE_INT_MODE_DEFAULT                              0x00000000
#define CSR_QM_MBOX_NE_ADDR                                          0x00000180
#define CSR_QM_MBOX_NE_DEFAULT                                       0x00000000
#define CSR_PROC_SAB0_ADDR                                           0x00000184
#define CSR_PROC_SAB0_DEFAULT                                        0x00000000
#define CSR_PROC_SAB1_ADDR                                           0x00000188
#define CSR_PROC_SAB1_DEFAULT                                        0x00000000
#define CSR_PROC_SAB2_ADDR                                           0x0000018c
#define CSR_PROC_SAB2_DEFAULT                                        0x00000000
#define CSR_PROC_SAB3_ADDR                                           0x00000190
#define CSR_PROC_SAB3_DEFAULT                                        0x00000000
#define CSR_PROC_SAB4_ADDR                                           0x00000194
#define CSR_PROC_SAB4_DEFAULT                                        0x00000000
#define CSR_PROC_SAB5_ADDR                                           0x00000198
#define CSR_PROC_SAB5_DEFAULT                                        0x00000000
#define CSR_PROC_SAB6_ADDR                                           0x0000019c
#define CSR_PROC_SAB6_DEFAULT                                        0x00000000
#define CSR_PROC_SAB7_ADDR                                           0x000001a0
#define CSR_PROC_SAB7_DEFAULT                                        0x00000000
#define CSR_PROC_SAB8_ADDR                                           0x000001a4
#define CSR_PROC_SAB8_DEFAULT                                        0x00000000
#define CSR_PROC_SAB9_ADDR                                           0x000001a8
#define CSR_PROC_SAB9_DEFAULT                                        0x00000000
#define CSR_PROC_SAB10_ADDR                                          0x000001ac
#define CSR_PROC_SAB10_DEFAULT                                       0x00000000
#define CSR_PROC_SAB11_ADDR                                          0x000001b0
#define CSR_PROC_SAB11_DEFAULT                                       0x00000000
#define CSR_PROC_SAB12_ADDR                                          0x000001b4
#define CSR_PROC_SAB12_DEFAULT                                       0x00000000
#define CSR_PROC_SAB13_ADDR                                          0x000001b8
#define CSR_PROC_SAB13_DEFAULT                                       0x00000000
#define CSR_PROC_SAB14_ADDR                                          0x000001bc
#define CSR_PROC_SAB14_DEFAULT                                       0x00000000
#define CSR_PROC_SAB15_ADDR                                          0x000001c0
#define CSR_PROC_SAB15_DEFAULT                                       0x00000000
#define CSR_PROC_SAB16_ADDR                                          0x000001c4
#define CSR_PROC_SAB16_DEFAULT                                       0x00000000
#define CSR_PROC_SAB17_ADDR                                          0x000001c8
#define CSR_PROC_SAB17_DEFAULT                                       0x00000000
#define CSR_PROC_SAB18_ADDR                                          0x000001cc
#define CSR_PROC_SAB18_DEFAULT                                       0x00000000
#define CSR_PROC_SAB19_ADDR                                          0x000001d0
#define CSR_PROC_SAB19_DEFAULT                                       0x00000000
#define CSR_PROC_SAB20_ADDR                                          0x000001d4
#define CSR_PROC_SAB20_DEFAULT                                       0x00000000
#define CSR_PROC_SAB21_ADDR                                          0x000001d8
#define CSR_PROC_SAB21_DEFAULT                                       0x00000000
#define CSR_PROC_SAB22_ADDR                                          0x000001dc
#define CSR_PROC_SAB22_DEFAULT                                       0x00000000
#define CSR_PROC_SAB23_ADDR                                          0x000001e0
#define CSR_PROC_SAB23_DEFAULT                                       0x00000000
#define CSR_PROC_SAB24_ADDR                                          0x000001e4
#define CSR_PROC_SAB24_DEFAULT                                       0x00000000
#define CSR_PROC_SAB25_ADDR                                          0x000001e8
#define CSR_PROC_SAB25_DEFAULT                                       0x00000000
#define CSR_PROC_SAB26_ADDR                                          0x000001ec
#define CSR_PROC_SAB26_DEFAULT                                       0x00000000
#define CSR_PROC_SAB27_ADDR                                          0x000001f0
#define CSR_PROC_SAB27_DEFAULT                                       0x00000000
#define CSR_PROC_SAB28_ADDR                                          0x000001f4
#define CSR_PROC_SAB28_DEFAULT                                       0x00000000
#define CSR_PROC_SAB29_ADDR                                          0x000001f8
#define CSR_PROC_SAB29_DEFAULT                                       0x00000000
#define CSR_PROC_SAB30_ADDR                                          0x000001fc
#define CSR_PROC_SAB30_DEFAULT                                       0x00000000
#define CSR_PROC_SAB31_ADDR                                          0x00000200
#define CSR_PROC_SAB31_DEFAULT                                       0x00000000
#define CSR_QM_STATS_CFG_ADDR                                        0x00000204
#define CSR_QM_STATS_CFG_DEFAULT                                     0x00000000
#define CSR_ENQ_STATISTICS_ADDR                                      0x00000208
#define CSR_ENQ_STATISTICS_DEFAULT                                   0x00000000
#define CSR_DEQ_STATISTICS_ADDR                                      0x0000020c
#define CSR_DEQ_STATISTICS_DEFAULT                                   0x00000000
#define CSR_FIFO_STATUS_ADDR                                         0x00000210
#define CSR_FIFO_STATUS_DEFAULT                                      0x00000000
#define CSR_ACR_FIFO_CTRL_ADDR                                       0x00000214
#define CSR_ACR_FIFO_CTRL_DEFAULT                                    0xc0e08020
#define CSR_QM_RAM_MARGIN_ADDR                                       0x0000021c
#define CSR_QM_RAM_MARGIN_DEFAULT                                    0x00000000
#define CSR_QM_TESTINT0_ADDR                                         0x00000220
#define CSR_QM_TESTINT0_DEFAULT                                      0x00000000
#define CSR_QM_TESTINT1_ADDR                                         0x00000224
#define CSR_QM_TESTINT1_DEFAULT                                      0x00000000
#define CSR_QMLITE_PBN_MAP_0_ADDR                                    0x00000228
#define CSR_QMLITE_PBN_MAP_0_DEFAULT                                 0x00000000
#define CSR_QMLITE_PBN_MAP_1_ADDR                                    0x0000022c
#define CSR_QMLITE_PBN_MAP_1_DEFAULT                                 0x00000000
#define CSR_RECOMB_CTRL_0_ADDR                                       0x00000230
#define CSR_RECOMB_CTRL_0_DEFAULT                                    0x1ff00104
#define CSR_RECOMB_CTRL_1_ADDR                                       0x00000234
#define CSR_RECOMB_CTRL_1_DEFAULT                                    0x6e080208
#define CSR_RECOMB_CTRL_2_ADDR                                       0x00000238
#define CSR_RECOMB_CTRL_2_DEFAULT                                    0x80202020
#define CSR_QM_RECOMB_RAM_MARGIN_ADDR                                0x00000240
#define CSR_QM_RECOMB_RAM_MARGIN_DEFAULT                             0x00000000
#define CSR_RECOMB_STS_0_ADDR                                        0x00000244
#define CSR_RECOMB_STS_0_DEFAULT                                     0x000001ff
#define CSR_RECOMB_STS_1_ADDR                                        0x00000248
#define CSR_RECOMB_STS_1_DEFAULT                                     0xffffffff
#define CSR_RECOMB_STS_2_ADDR                                        0x0000024c
#define CSR_RECOMB_STS_2_DEFAULT                                     0xffffffff
#define CSR_RECOMB_STS_3_ADDR                                        0x00000250
#define CSR_RECOMB_STS_3_DEFAULT                                     0xffffffff
#define CSR_RECOMB_STS_4_ADDR                                        0x00000254
#define CSR_RECOMB_STS_4_DEFAULT                                     0xffffffff
#define RECOMB_INTERRUPT_ADDR                                        0x00000258
#define RECOMB_INTERRUPT_DEFAULT                                     0x00000000
#define RECOMB_INTERRUPTMASK_ADDR                                    0x0000025c
#define CSR_DEQ_CTRL_0_ADDR                                          0x00000260
#define CSR_DEQ_CTRL_0_DEFAULT                                       0x00000007
#define CSR_MPIC_CTRL_0_ADDR                                         0x00000264
#define CSR_MPIC_CTRL_0_DEFAULT                                      0x00000001
#define CSR_MISC_CTRL_0_ADDR                                         0x00000268
#define CSR_MISC_CTRL_0_DEFAULT                                      0x00000003
#define CSR_VMID0_INTR_MBOX_BASEADDR_ADDR                            0x00000270
#define CSR_VMID0_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID1_INTR_MBOX_BASEADDR_ADDR                            0x00000274
#define CSR_VMID1_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID2_INTR_MBOX_BASEADDR_ADDR                            0x00000278
#define CSR_VMID2_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID3_INTR_MBOX_BASEADDR_ADDR                            0x0000027c
#define CSR_VMID3_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID4_INTR_MBOX_BASEADDR_ADDR                            0x00000280
#define CSR_VMID4_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID5_INTR_MBOX_BASEADDR_ADDR                            0x00000284
#define CSR_VMID5_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID6_INTR_MBOX_BASEADDR_ADDR                            0x00000288
#define CSR_VMID6_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID7_INTR_MBOX_BASEADDR_ADDR                            0x0000028c
#define CSR_VMID7_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID8_INTR_MBOX_BASEADDR_ADDR                            0x00000290
#define CSR_VMID8_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID9_INTR_MBOX_BASEADDR_ADDR                            0x00000294
#define CSR_VMID9_INTR_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID10_INTR_MBOX_BASEADDR_ADDR                           0x00000298
#define CSR_VMID10_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID11_INTR_MBOX_BASEADDR_ADDR                           0x0000029c
#define CSR_VMID11_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID12_INTR_MBOX_BASEADDR_ADDR                           0x000002a0
#define CSR_VMID12_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID13_INTR_MBOX_BASEADDR_ADDR                           0x000002a4
#define CSR_VMID13_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID14_INTR_MBOX_BASEADDR_ADDR                           0x000002a8
#define CSR_VMID14_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID15_INTR_MBOX_BASEADDR_ADDR                           0x000002ac
#define CSR_VMID15_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID16_INTR_MBOX_BASEADDR_ADDR                           0x000002b0
#define CSR_VMID16_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID17_INTR_MBOX_BASEADDR_ADDR                           0x000002b4
#define CSR_VMID17_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID18_INTR_MBOX_BASEADDR_ADDR                           0x000002b8
#define CSR_VMID18_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID19_INTR_MBOX_BASEADDR_ADDR                           0x000002bc
#define CSR_VMID19_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID20_INTR_MBOX_BASEADDR_ADDR                           0x000002c0
#define CSR_VMID20_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID21_INTR_MBOX_BASEADDR_ADDR                           0x000002c4
#define CSR_VMID21_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID22_INTR_MBOX_BASEADDR_ADDR                           0x000002c8
#define CSR_VMID22_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID23_INTR_MBOX_BASEADDR_ADDR                           0x000002cc
#define CSR_VMID23_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID24_INTR_MBOX_BASEADDR_ADDR                           0x000002d0
#define CSR_VMID24_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID25_INTR_MBOX_BASEADDR_ADDR                           0x000002d4
#define CSR_VMID25_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID26_INTR_MBOX_BASEADDR_ADDR                           0x000002d8
#define CSR_VMID26_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID27_INTR_MBOX_BASEADDR_ADDR                           0x000002dc
#define CSR_VMID27_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID28_INTR_MBOX_BASEADDR_ADDR                           0x000002e0
#define CSR_VMID28_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID29_INTR_MBOX_BASEADDR_ADDR                           0x000002e4
#define CSR_VMID29_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID30_INTR_MBOX_BASEADDR_ADDR                           0x000002e8
#define CSR_VMID30_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID31_INTR_MBOX_BASEADDR_ADDR                           0x000002ec
#define CSR_VMID31_INTR_MBOX_BASEADDR_DEFAULT                        0x00000000
#define CSR_VMID0_INTR_MBOX_AXISB_ADDR                               0x000002f0
#define CSR_VMID0_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID1_INTR_MBOX_AXISB_ADDR                               0x000002f4
#define CSR_VMID1_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID2_INTR_MBOX_AXISB_ADDR                               0x000002f8
#define CSR_VMID2_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID3_INTR_MBOX_AXISB_ADDR                               0x000002fc
#define CSR_VMID3_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID4_INTR_MBOX_AXISB_ADDR                               0x00000300
#define CSR_VMID4_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID5_INTR_MBOX_AXISB_ADDR                               0x00000304
#define CSR_VMID5_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID6_INTR_MBOX_AXISB_ADDR                               0x00000308
#define CSR_VMID6_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID7_INTR_MBOX_AXISB_ADDR                               0x0000030c
#define CSR_VMID7_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID8_INTR_MBOX_AXISB_ADDR                               0x00000310
#define CSR_VMID8_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID9_INTR_MBOX_AXISB_ADDR                               0x00000314
#define CSR_VMID9_INTR_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID10_INTR_MBOX_AXISB_ADDR                              0x00000318
#define CSR_VMID10_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID11_INTR_MBOX_AXISB_ADDR                              0x0000031c
#define CSR_VMID11_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID12_INTR_MBOX_AXISB_ADDR                              0x00000320
#define CSR_VMID12_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID13_INTR_MBOX_AXISB_ADDR                              0x00000324
#define CSR_VMID13_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID14_INTR_MBOX_AXISB_ADDR                              0x00000328
#define CSR_VMID14_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID15_INTR_MBOX_AXISB_ADDR                              0x0000032c
#define CSR_VMID15_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID16_INTR_MBOX_AXISB_ADDR                              0x00000330
#define CSR_VMID16_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID17_INTR_MBOX_AXISB_ADDR                              0x00000334
#define CSR_VMID17_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID18_INTR_MBOX_AXISB_ADDR                              0x00000338
#define CSR_VMID18_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID19_INTR_MBOX_AXISB_ADDR                              0x0000033c
#define CSR_VMID19_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID20_INTR_MBOX_AXISB_ADDR                              0x00000340
#define CSR_VMID20_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID21_INTR_MBOX_AXISB_ADDR                              0x00000344
#define CSR_VMID21_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID22_INTR_MBOX_AXISB_ADDR                              0x00000348
#define CSR_VMID22_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID23_INTR_MBOX_AXISB_ADDR                              0x0000034c
#define CSR_VMID23_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID24_INTR_MBOX_AXISB_ADDR                              0x00000350
#define CSR_VMID24_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID25_INTR_MBOX_AXISB_ADDR                              0x00000354
#define CSR_VMID25_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID26_INTR_MBOX_AXISB_ADDR                              0x00000358
#define CSR_VMID26_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID27_INTR_MBOX_AXISB_ADDR                              0x0000035c
#define CSR_VMID27_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID28_INTR_MBOX_AXISB_ADDR                              0x00000360
#define CSR_VMID28_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID29_INTR_MBOX_AXISB_ADDR                              0x00000364
#define CSR_VMID29_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID30_INTR_MBOX_AXISB_ADDR                              0x00000368
#define CSR_VMID30_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_VMID31_INTR_MBOX_AXISB_ADDR                              0x0000036c
#define CSR_VMID31_INTR_MBOX_AXISB_DEFAULT                           0x00000000
#define CSR_INTR_MBOX_RECOMBINATION_ADDR                             0x00000370
#define CSR_INTR_MBOX_RECOMBINATION_DEFAULT                          0x00000080
#define CSR_VMID0_DEQ_MBOX_BASEADDR_ADDR                             0x00000380
#define CSR_VMID0_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID1_DEQ_MBOX_BASEADDR_ADDR                             0x00000384
#define CSR_VMID1_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID2_DEQ_MBOX_BASEADDR_ADDR                             0x00000388
#define CSR_VMID2_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID3_DEQ_MBOX_BASEADDR_ADDR                             0x0000038c
#define CSR_VMID3_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID4_DEQ_MBOX_BASEADDR_ADDR                             0x00000390
#define CSR_VMID4_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID5_DEQ_MBOX_BASEADDR_ADDR                             0x00000394
#define CSR_VMID5_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID6_DEQ_MBOX_BASEADDR_ADDR                             0x00000398
#define CSR_VMID6_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID7_DEQ_MBOX_BASEADDR_ADDR                             0x0000039c
#define CSR_VMID7_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID8_DEQ_MBOX_BASEADDR_ADDR                             0x000003a0
#define CSR_VMID8_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID9_DEQ_MBOX_BASEADDR_ADDR                             0x000003a4
#define CSR_VMID9_DEQ_MBOX_BASEADDR_DEFAULT                          0x00000000
#define CSR_VMID10_DEQ_MBOX_BASEADDR_ADDR                            0x000003a8
#define CSR_VMID10_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID11_DEQ_MBOX_BASEADDR_ADDR                            0x000003ac
#define CSR_VMID11_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID12_DEQ_MBOX_BASEADDR_ADDR                            0x000003b0
#define CSR_VMID12_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID13_DEQ_MBOX_BASEADDR_ADDR                            0x000003b4
#define CSR_VMID13_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID14_DEQ_MBOX_BASEADDR_ADDR                            0x000003b8
#define CSR_VMID14_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID15_DEQ_MBOX_BASEADDR_ADDR                            0x000003bc
#define CSR_VMID15_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID16_DEQ_MBOX_BASEADDR_ADDR                            0x000003c0
#define CSR_VMID16_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID17_DEQ_MBOX_BASEADDR_ADDR                            0x000003c4
#define CSR_VMID17_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID18_DEQ_MBOX_BASEADDR_ADDR                            0x000003c8
#define CSR_VMID18_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID19_DEQ_MBOX_BASEADDR_ADDR                            0x000003cc
#define CSR_VMID19_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID20_DEQ_MBOX_BASEADDR_ADDR                            0x000003d0
#define CSR_VMID20_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID21_DEQ_MBOX_BASEADDR_ADDR                            0x000003d4
#define CSR_VMID21_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID22_DEQ_MBOX_BASEADDR_ADDR                            0x000003d8
#define CSR_VMID22_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID23_DEQ_MBOX_BASEADDR_ADDR                            0x000003dc
#define CSR_VMID23_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID24_DEQ_MBOX_BASEADDR_ADDR                            0x000003e0
#define CSR_VMID24_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID25_DEQ_MBOX_BASEADDR_ADDR                            0x000003e4
#define CSR_VMID25_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID26_DEQ_MBOX_BASEADDR_ADDR                            0x000003e8
#define CSR_VMID26_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID27_DEQ_MBOX_BASEADDR_ADDR                            0x000003ec
#define CSR_VMID27_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID28_DEQ_MBOX_BASEADDR_ADDR                            0x000003f0
#define CSR_VMID28_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID29_DEQ_MBOX_BASEADDR_ADDR                            0x000003f4
#define CSR_VMID29_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID30_DEQ_MBOX_BASEADDR_ADDR                            0x000003f8
#define CSR_VMID30_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID31_DEQ_MBOX_BASEADDR_ADDR                            0x000003fc
#define CSR_VMID31_DEQ_MBOX_BASEADDR_DEFAULT                         0x00000000
#define CSR_VMID0_DEQ_MBOX_AXISB_ADDR                                0x00000400
#define CSR_VMID0_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID1_DEQ_MBOX_AXISB_ADDR                                0x00000404
#define CSR_VMID1_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID2_DEQ_MBOX_AXISB_ADDR                                0x00000408
#define CSR_VMID2_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID3_DEQ_MBOX_AXISB_ADDR                                0x0000040c
#define CSR_VMID3_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID4_DEQ_MBOX_AXISB_ADDR                                0x00000410
#define CSR_VMID4_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID5_DEQ_MBOX_AXISB_ADDR                                0x00000414
#define CSR_VMID5_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID6_DEQ_MBOX_AXISB_ADDR                                0x00000418
#define CSR_VMID6_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID7_DEQ_MBOX_AXISB_ADDR                                0x0000041c
#define CSR_VMID7_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID8_DEQ_MBOX_AXISB_ADDR                                0x00000420
#define CSR_VMID8_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID9_DEQ_MBOX_AXISB_ADDR                                0x00000424
#define CSR_VMID9_DEQ_MBOX_AXISB_DEFAULT                             0x00000000
#define CSR_VMID10_DEQ_MBOX_AXISB_ADDR                               0x00000428
#define CSR_VMID10_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID11_DEQ_MBOX_AXISB_ADDR                               0x0000042c
#define CSR_VMID11_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID12_DEQ_MBOX_AXISB_ADDR                               0x00000430
#define CSR_VMID12_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID13_DEQ_MBOX_AXISB_ADDR                               0x00000434
#define CSR_VMID13_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID14_DEQ_MBOX_AXISB_ADDR                               0x00000438
#define CSR_VMID14_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID15_DEQ_MBOX_AXISB_ADDR                               0x0000043c
#define CSR_VMID15_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID16_DEQ_MBOX_AXISB_ADDR                               0x00000440
#define CSR_VMID16_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID17_DEQ_MBOX_AXISB_ADDR                               0x00000444
#define CSR_VMID17_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID18_DEQ_MBOX_AXISB_ADDR                               0x00000448
#define CSR_VMID18_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID19_DEQ_MBOX_AXISB_ADDR                               0x0000044c
#define CSR_VMID19_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID20_DEQ_MBOX_AXISB_ADDR                               0x00000450
#define CSR_VMID20_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID21_DEQ_MBOX_AXISB_ADDR                               0x00000454
#define CSR_VMID21_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID22_DEQ_MBOX_AXISB_ADDR                               0x00000458
#define CSR_VMID22_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID23_DEQ_MBOX_AXISB_ADDR                               0x0000045c
#define CSR_VMID23_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID24_DEQ_MBOX_AXISB_ADDR                               0x00000460
#define CSR_VMID24_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID25_DEQ_MBOX_AXISB_ADDR                               0x00000464
#define CSR_VMID25_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID26_DEQ_MBOX_AXISB_ADDR                               0x00000468
#define CSR_VMID26_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID27_DEQ_MBOX_AXISB_ADDR                               0x0000046c
#define CSR_VMID27_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID28_DEQ_MBOX_AXISB_ADDR                               0x00000470
#define CSR_VMID28_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID29_DEQ_MBOX_AXISB_ADDR                               0x00000474
#define CSR_VMID29_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID30_DEQ_MBOX_AXISB_ADDR                               0x00000478
#define CSR_VMID30_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_VMID31_DEQ_MBOX_AXISB_ADDR                               0x0000047c
#define CSR_VMID31_DEQ_MBOX_AXISB_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_0_ADDR                               0x00000490
#define CSR_PROC_FPOOL_BASEADDR_0_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_1_ADDR                               0x00000494
#define CSR_PROC_FPOOL_BASEADDR_1_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_2_ADDR                               0x00000498
#define CSR_PROC_FPOOL_BASEADDR_2_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_3_ADDR                               0x0000049c
#define CSR_PROC_FPOOL_BASEADDR_3_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_4_ADDR                               0x000004a0
#define CSR_PROC_FPOOL_BASEADDR_4_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_5_ADDR                               0x000004a4
#define CSR_PROC_FPOOL_BASEADDR_5_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_6_ADDR                               0x000004a8
#define CSR_PROC_FPOOL_BASEADDR_6_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_7_ADDR                               0x000004ac
#define CSR_PROC_FPOOL_BASEADDR_7_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_8_ADDR                               0x000004b0
#define CSR_PROC_FPOOL_BASEADDR_8_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_9_ADDR                               0x000004b4
#define CSR_PROC_FPOOL_BASEADDR_9_DEFAULT                            0x00000000
#define CSR_PROC_FPOOL_BASEADDR_10_ADDR                              0x000004b8
#define CSR_PROC_FPOOL_BASEADDR_10_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_11_ADDR                              0x000004bc
#define CSR_PROC_FPOOL_BASEADDR_11_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_12_ADDR                              0x000004c0
#define CSR_PROC_FPOOL_BASEADDR_12_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_13_ADDR                              0x000004c4
#define CSR_PROC_FPOOL_BASEADDR_13_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_14_ADDR                              0x000004c8
#define CSR_PROC_FPOOL_BASEADDR_14_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_15_ADDR                              0x000004cc
#define CSR_PROC_FPOOL_BASEADDR_15_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_16_ADDR                              0x000004d0
#define CSR_PROC_FPOOL_BASEADDR_16_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_17_ADDR                              0x000004d4
#define CSR_PROC_FPOOL_BASEADDR_17_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_18_ADDR                              0x000004d8
#define CSR_PROC_FPOOL_BASEADDR_18_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_19_ADDR                              0x000004dc
#define CSR_PROC_FPOOL_BASEADDR_19_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_20_ADDR                              0x000004e0
#define CSR_PROC_FPOOL_BASEADDR_20_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_21_ADDR                              0x000004e4
#define CSR_PROC_FPOOL_BASEADDR_21_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_22_ADDR                              0x000004e8
#define CSR_PROC_FPOOL_BASEADDR_22_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_23_ADDR                              0x000004ec
#define CSR_PROC_FPOOL_BASEADDR_23_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_24_ADDR                              0x000004f0
#define CSR_PROC_FPOOL_BASEADDR_24_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_25_ADDR                              0x000004f4
#define CSR_PROC_FPOOL_BASEADDR_25_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_26_ADDR                              0x000004f8
#define CSR_PROC_FPOOL_BASEADDR_26_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_27_ADDR                              0x000004fc
#define CSR_PROC_FPOOL_BASEADDR_27_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_28_ADDR                              0x00000500
#define CSR_PROC_FPOOL_BASEADDR_28_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_29_ADDR                              0x00000504
#define CSR_PROC_FPOOL_BASEADDR_29_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_30_ADDR                              0x00000508
#define CSR_PROC_FPOOL_BASEADDR_30_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_BASEADDR_31_ADDR                              0x0000050c
#define CSR_PROC_FPOOL_BASEADDR_31_DEFAULT                           0x00000000
#define CSR_PROC_FPOOL_AXISB_0_ADDR                                  0x00000520
#define CSR_PROC_FPOOL_AXISB_0_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_1_ADDR                                  0x00000524
#define CSR_PROC_FPOOL_AXISB_1_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_2_ADDR                                  0x00000528
#define CSR_PROC_FPOOL_AXISB_2_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_3_ADDR                                  0x0000052c
#define CSR_PROC_FPOOL_AXISB_3_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_4_ADDR                                  0x00000530
#define CSR_PROC_FPOOL_AXISB_4_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_5_ADDR                                  0x00000534
#define CSR_PROC_FPOOL_AXISB_5_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_6_ADDR                                  0x00000538
#define CSR_PROC_FPOOL_AXISB_6_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_7_ADDR                                  0x0000053c
#define CSR_PROC_FPOOL_AXISB_7_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_8_ADDR                                  0x00000540
#define CSR_PROC_FPOOL_AXISB_8_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_9_ADDR                                  0x00000544
#define CSR_PROC_FPOOL_AXISB_9_DEFAULT                               0x00000000
#define CSR_PROC_FPOOL_AXISB_10_ADDR                                 0x00000548
#define CSR_PROC_FPOOL_AXISB_10_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_11_ADDR                                 0x0000054c
#define CSR_PROC_FPOOL_AXISB_11_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_12_ADDR                                 0x00000550
#define CSR_PROC_FPOOL_AXISB_12_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_13_ADDR                                 0x00000554
#define CSR_PROC_FPOOL_AXISB_13_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_14_ADDR                                 0x00000558
#define CSR_PROC_FPOOL_AXISB_14_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_15_ADDR                                 0x0000055c
#define CSR_PROC_FPOOL_AXISB_15_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_16_ADDR                                 0x00000560
#define CSR_PROC_FPOOL_AXISB_16_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_17_ADDR                                 0x00000564
#define CSR_PROC_FPOOL_AXISB_17_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_18_ADDR                                 0x00000568
#define CSR_PROC_FPOOL_AXISB_18_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_19_ADDR                                 0x0000056c
#define CSR_PROC_FPOOL_AXISB_19_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_20_ADDR                                 0x00000570
#define CSR_PROC_FPOOL_AXISB_20_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_21_ADDR                                 0x00000574
#define CSR_PROC_FPOOL_AXISB_21_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_22_ADDR                                 0x00000578
#define CSR_PROC_FPOOL_AXISB_22_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_23_ADDR                                 0x0000057c
#define CSR_PROC_FPOOL_AXISB_23_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_24_ADDR                                 0x00000580
#define CSR_PROC_FPOOL_AXISB_24_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_25_ADDR                                 0x00000584
#define CSR_PROC_FPOOL_AXISB_25_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_26_ADDR                                 0x00000588
#define CSR_PROC_FPOOL_AXISB_26_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_27_ADDR                                 0x0000058c
#define CSR_PROC_FPOOL_AXISB_27_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_28_ADDR                                 0x00000590
#define CSR_PROC_FPOOL_AXISB_28_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_29_ADDR                                 0x00000594
#define CSR_PROC_FPOOL_AXISB_29_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_30_ADDR                                 0x00000598
#define CSR_PROC_FPOOL_AXISB_30_DEFAULT                              0x00000000
#define CSR_PROC_FPOOL_AXISB_31_ADDR                                 0x0000059c
#define CSR_PROC_FPOOL_AXISB_31_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_0_ADDR                                 0x000005a0
#define CSR_ENQ_MBOX_BASEADDR_0_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_1_ADDR                                 0x000005a4
#define CSR_ENQ_MBOX_BASEADDR_1_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_2_ADDR                                 0x000005a8
#define CSR_ENQ_MBOX_BASEADDR_2_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_3_ADDR                                 0x000005ac
#define CSR_ENQ_MBOX_BASEADDR_3_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_4_ADDR                                 0x000005b0
#define CSR_ENQ_MBOX_BASEADDR_4_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_5_ADDR                                 0x000005b4
#define CSR_ENQ_MBOX_BASEADDR_5_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_6_ADDR                                 0x000005b8
#define CSR_ENQ_MBOX_BASEADDR_6_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_7_ADDR                                 0x000005bc
#define CSR_ENQ_MBOX_BASEADDR_7_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_8_ADDR                                 0x000005c0
#define CSR_ENQ_MBOX_BASEADDR_8_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_9_ADDR                                 0x000005c4
#define CSR_ENQ_MBOX_BASEADDR_9_DEFAULT                              0x00000000
#define CSR_ENQ_MBOX_BASEADDR_10_ADDR                                0x000005c8
#define CSR_ENQ_MBOX_BASEADDR_10_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_11_ADDR                                0x000005cc
#define CSR_ENQ_MBOX_BASEADDR_11_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_12_ADDR                                0x000005d0
#define CSR_ENQ_MBOX_BASEADDR_12_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_13_ADDR                                0x000005d4
#define CSR_ENQ_MBOX_BASEADDR_13_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_14_ADDR                                0x000005d8
#define CSR_ENQ_MBOX_BASEADDR_14_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_15_ADDR                                0x000005dc
#define CSR_ENQ_MBOX_BASEADDR_15_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_16_ADDR                                0x000005e0
#define CSR_ENQ_MBOX_BASEADDR_16_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_17_ADDR                                0x000005e4
#define CSR_ENQ_MBOX_BASEADDR_17_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_18_ADDR                                0x000005e8
#define CSR_ENQ_MBOX_BASEADDR_18_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_19_ADDR                                0x000005ec
#define CSR_ENQ_MBOX_BASEADDR_19_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_20_ADDR                                0x000005f0
#define CSR_ENQ_MBOX_BASEADDR_20_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_21_ADDR                                0x000005f4
#define CSR_ENQ_MBOX_BASEADDR_21_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_22_ADDR                                0x000005f8
#define CSR_ENQ_MBOX_BASEADDR_22_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_23_ADDR                                0x000005fc
#define CSR_ENQ_MBOX_BASEADDR_23_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_24_ADDR                                0x00000600
#define CSR_ENQ_MBOX_BASEADDR_24_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_25_ADDR                                0x00000604
#define CSR_ENQ_MBOX_BASEADDR_25_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_26_ADDR                                0x00000608
#define CSR_ENQ_MBOX_BASEADDR_26_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_27_ADDR                                0x0000060c
#define CSR_ENQ_MBOX_BASEADDR_27_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_28_ADDR                                0x00000610
#define CSR_ENQ_MBOX_BASEADDR_28_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_29_ADDR                                0x00000614
#define CSR_ENQ_MBOX_BASEADDR_29_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_30_ADDR                                0x00000618
#define CSR_ENQ_MBOX_BASEADDR_30_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_BASEADDR_31_ADDR                                0x0000061c
#define CSR_ENQ_MBOX_BASEADDR_31_DEFAULT                             0x00000000
#define CSR_ENQ_MBOX_AXISB_0_ADDR                                    0x00000620
#define CSR_ENQ_MBOX_AXISB_0_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_1_ADDR                                    0x00000624
#define CSR_ENQ_MBOX_AXISB_1_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_2_ADDR                                    0x00000628
#define CSR_ENQ_MBOX_AXISB_2_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_3_ADDR                                    0x0000062c
#define CSR_ENQ_MBOX_AXISB_3_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_4_ADDR                                    0x00000630
#define CSR_ENQ_MBOX_AXISB_4_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_5_ADDR                                    0x00000634
#define CSR_ENQ_MBOX_AXISB_5_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_6_ADDR                                    0x00000638
#define CSR_ENQ_MBOX_AXISB_6_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_7_ADDR                                    0x0000063c
#define CSR_ENQ_MBOX_AXISB_7_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_8_ADDR                                    0x00000640
#define CSR_ENQ_MBOX_AXISB_8_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_9_ADDR                                    0x00000644
#define CSR_ENQ_MBOX_AXISB_9_DEFAULT                                 0x00000000
#define CSR_ENQ_MBOX_AXISB_10_ADDR                                   0x00000648
#define CSR_ENQ_MBOX_AXISB_10_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_11_ADDR                                   0x0000064c
#define CSR_ENQ_MBOX_AXISB_11_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_12_ADDR                                   0x00000650
#define CSR_ENQ_MBOX_AXISB_12_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_13_ADDR                                   0x00000654
#define CSR_ENQ_MBOX_AXISB_13_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_14_ADDR                                   0x00000658
#define CSR_ENQ_MBOX_AXISB_14_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_15_ADDR                                   0x0000065c
#define CSR_ENQ_MBOX_AXISB_15_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_16_ADDR                                   0x00000660
#define CSR_ENQ_MBOX_AXISB_16_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_17_ADDR                                   0x00000664
#define CSR_ENQ_MBOX_AXISB_17_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_18_ADDR                                   0x00000668
#define CSR_ENQ_MBOX_AXISB_18_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_19_ADDR                                   0x0000066c
#define CSR_ENQ_MBOX_AXISB_19_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_20_ADDR                                   0x00000670
#define CSR_ENQ_MBOX_AXISB_20_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_21_ADDR                                   0x00000674
#define CSR_ENQ_MBOX_AXISB_21_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_22_ADDR                                   0x00000678
#define CSR_ENQ_MBOX_AXISB_22_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_23_ADDR                                   0x0000067c
#define CSR_ENQ_MBOX_AXISB_23_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_24_ADDR                                   0x00000680
#define CSR_ENQ_MBOX_AXISB_24_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_25_ADDR                                   0x00000684
#define CSR_ENQ_MBOX_AXISB_25_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_26_ADDR                                   0x00000688
#define CSR_ENQ_MBOX_AXISB_26_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_27_ADDR                                   0x0000068c
#define CSR_ENQ_MBOX_AXISB_27_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_28_ADDR                                   0x00000690
#define CSR_ENQ_MBOX_AXISB_28_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_29_ADDR                                   0x00000694
#define CSR_ENQ_MBOX_AXISB_29_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_30_ADDR                                   0x00000698
#define CSR_ENQ_MBOX_AXISB_30_DEFAULT                                0x00000000
#define CSR_ENQ_MBOX_AXISB_31_ADDR                                   0x0000069c
#define CSR_ENQ_MBOX_AXISB_31_DEFAULT                                0x00000000
#define CSR_ERRQ_PTYPE0_ADDR                                         0x000006b0
#define CSR_ERRQ_PTYPE0_DEFAULT                                      0x00000000
#define CSR_ERRQ_PTYPE1_ADDR                                         0x000006b4
#define CSR_ERRQ_PTYPE1_DEFAULT                                      0x00000000
#define CSR_ERRQ_PTYPE2_ADDR                                         0x000006b8
#define CSR_ERRQ_PTYPE2_DEFAULT                                      0x00000000
#define CSR_ERRQ_PTYPE3_ADDR                                         0x000006bc
#define CSR_ERRQ_PTYPE3_DEFAULT                                      0x00000000
#define CSR_QM_MBOXINTR_FIFO_THRESHOLD_ADDR                          0x000006c0
#define CSR_QM_MBOXINTR_FIFO_THRESHOLD_DEFAULT                       0x440c0c28
#define CSR_SAB_INTR_MBOX_BASEADDR_ADDR                              0x000006c4
#define CSR_SAB_INTR_MBOX_BASEADDR_DEFAULT                           0x00000000
#define CSR_SAB_INTR_MBOX_ADDR                                       0x000006c8
#define CSR_SAB_INTR_MBOX_DEFAULT                                    0x00800000
#define CSR_MSGWR_ERRINF_ADDR                                        0x000006d0
#define CSR_MSGWR_ERRINF_DEFAULT                                     0x00000000
#define CSR_QM_MSGRD_FIFO_THRESHOLD0_ADDR                            0x000006d4
#define CSR_QM_MSGRD_FIFO_THRESHOLD0_DEFAULT                         0x00101010
#define CSR_QM_MSGRD_FIFO_THRESHOLD1_ADDR                            0x000006d8
#define CSR_QM_MSGRD_FIFO_THRESHOLD1_DEFAULT                         0x00101010
#define CSR_QM_MSGRD_FIFO_THRESHOLD2_ADDR                            0x000006dc
#define CSR_QM_MSGRD_FIFO_THRESHOLD2_DEFAULT                         0x40404040
#define CSR_QM_MSGRD_FIFO_STS_ADDR                                   0x000006e4
#define CSR_QM_MSGRD_FIFO_STS_DEFAULT                                0x000003ff
#define CSR_QM_MSGWR_FIFO_THRESHOLD0_ADDR                            0x000006e8
#define CSR_QM_MSGWR_FIFO_THRESHOLD0_DEFAULT                         0x00000804
#define CSR_QM_MSGWR_FIFO_STS_ADDR                                   0x000006ec
#define CSR_QM_MSGWR_FIFO_STS_DEFAULT                                0x00000003
#define CSR_MSG_INTR_TIMER_ADDR                                      0x000006f0
#define CSR_MSG_INTR_TIMER_DEFAULT                                   0x00000003
#define CSR_QM_PERVM_MBOX_TEMP_BUFFER_STS_ADDR                       0x000006f4
#define CSR_QM_PERVM_MBOX_TEMP_BUFFER_STS_DEFAULT                    0xffffffff
#define CSR_QM_SAB_INTR_MSG_FIFO_STS_ADDR                            0x000006f8
#define CSR_QM_SAB_INTR_MSG_FIFO_STS_DEFAULT                         0x00000001
#define CSR_SAB_INTR_FIFO_THRESHOLD_ADDR                             0x000006fc
#define CSR_SAB_INTR_FIFO_THRESHOLD_DEFAULT                          0x00002088
#define CSR_HIGH_THROUGHPUT_ADDR                                     0x00000700
#define CSR_HIGH_THROUGHPUT_DEFAULT                                  0x00000003
#define CSR_PBM_FIFO_THRESHOLD_ADDR                                  0x00000704
#define CSR_PBM_FIFO_THRESHOLD_DEFAULT                               0x00000010
#define CSR_MBOXINTR_ERRINF_ADDR                                     0x00000708
#define CSR_MBOXINTR_ERRINF_DEFAULT                                  0x00000000
#define CSR_MSGRD_ERRINF1_ADDR                                       0x00000710
#define CSR_MSGRD_ERRINF1_DEFAULT                                    0x00000000
#define CSR_ACR_ERRINF_ADDR                                          0x00000714
#define CSR_ACR_ERRINF_DEFAULT                                       0x00000000
#define CSR_PERVM_ERRINF_0_ADDR                                      0x00000720
#define CSR_PERVM_ERRINF_0_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_1_ADDR                                      0x00000724
#define CSR_PERVM_ERRINF_1_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_2_ADDR                                      0x00000728
#define CSR_PERVM_ERRINF_2_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_3_ADDR                                      0x0000072c
#define CSR_PERVM_ERRINF_3_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_4_ADDR                                      0x00000730
#define CSR_PERVM_ERRINF_4_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_5_ADDR                                      0x00000734
#define CSR_PERVM_ERRINF_5_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_6_ADDR                                      0x00000738
#define CSR_PERVM_ERRINF_6_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_7_ADDR                                      0x0000073c
#define CSR_PERVM_ERRINF_7_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_8_ADDR                                      0x00000740
#define CSR_PERVM_ERRINF_8_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_9_ADDR                                      0x00000744
#define CSR_PERVM_ERRINF_9_DEFAULT                                   0x00000000
#define CSR_PERVM_ERRINF_10_ADDR                                     0x00000748
#define CSR_PERVM_ERRINF_10_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_11_ADDR                                     0x0000074c
#define CSR_PERVM_ERRINF_11_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_12_ADDR                                     0x00000750
#define CSR_PERVM_ERRINF_12_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_13_ADDR                                     0x00000754
#define CSR_PERVM_ERRINF_13_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_14_ADDR                                     0x00000758
#define CSR_PERVM_ERRINF_14_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_15_ADDR                                     0x0000075c
#define CSR_PERVM_ERRINF_15_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_16_ADDR                                     0x00000760
#define CSR_PERVM_ERRINF_16_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_17_ADDR                                     0x00000764
#define CSR_PERVM_ERRINF_17_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_18_ADDR                                     0x00000768
#define CSR_PERVM_ERRINF_18_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_19_ADDR                                     0x0000076c
#define CSR_PERVM_ERRINF_19_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_20_ADDR                                     0x00000770
#define CSR_PERVM_ERRINF_20_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_21_ADDR                                     0x00000774
#define CSR_PERVM_ERRINF_21_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_22_ADDR                                     0x00000778
#define CSR_PERVM_ERRINF_22_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_23_ADDR                                     0x0000077c
#define CSR_PERVM_ERRINF_23_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_24_ADDR                                     0x00000780
#define CSR_PERVM_ERRINF_24_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_25_ADDR                                     0x00000784
#define CSR_PERVM_ERRINF_25_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_26_ADDR                                     0x00000788
#define CSR_PERVM_ERRINF_26_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_27_ADDR                                     0x0000078c
#define CSR_PERVM_ERRINF_27_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_28_ADDR                                     0x00000790
#define CSR_PERVM_ERRINF_28_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_29_ADDR                                     0x00000794
#define CSR_PERVM_ERRINF_29_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_30_ADDR                                     0x00000798
#define CSR_PERVM_ERRINF_30_DEFAULT                                  0x00000000
#define CSR_PERVM_ERRINF_31_ADDR                                     0x0000079c
#define CSR_PERVM_ERRINF_31_DEFAULT                                  0x00000000
#define CSR_PERVM_FAULTY_INTRCLR_ADDR                                0x000007a0
#define CSR_PERVM_FAULTY_INTRCLR_DEFAULT                             0x00000000
#define CSR_PERVM_FAULTY_INTRCLRMASK_ADDR                            0x000007a4
#define CSR_PERVM_FIFO_OVERFLOW_INTR_ADDR                            0x000007a8
#define CSR_PERVM_FIFO_OVERFLOW_INTR_DEFAULT                         0x00000000
#define CSR_PERVM_FIFO_OVERFLOW_INTRMASK_ADDR                        0x000007ac
#define CSR_PERVM_FIFO_UNDERFLOW_INTR_ADDR                           0x000007b0
#define CSR_PERVM_FIFO_UNDERFLOW_INTR_DEFAULT                        0x00000000
#define CSR_PERVM_FIFO_UNDERFLOW_INTRMASK_ADDR                       0x000007b4
#define CSR_MBOX_INTR_FIFO_OVERFLOW_INTR_ADDR                        0x000007b8
#define CSR_MBOX_INTR_FIFO_OVERFLOW_INTR_DEFAULT                     0x00000000
#define CSR_MBOX_INTR_FIFO_OVERFLOW_INTRMASK_ADDR                    0x000007bc
#define CSR_MBOX_INTR_FIFO_UNDERFLOW_INTR_ADDR                       0x000007c0
#define CSR_MBOX_INTR_FIFO_UNDERFLOW_INTR_DEFAULT                    0x00000000
#define CSR_MBOX_INTR_FIFO_UNDERFLOW_INTRMASK_ADDR                   0x000007c4
#define CSR_QM_PERVM_MBOX_TEMP_BUFFER_FULL_ADDR                      0x000007c8
#define CSR_QM_PERVM_MBOX_TEMP_BUFFER_FULL_DEFAULT                   0x00000000
#define CSR_TBU_SHIM_RAM_MARGIN_ADDR                                 0x000007cc
#define CSR_TBU_SHIM_RAM_MARGIN_DEFAULT                              0x00000000
#define CSR_MPIC_INTR_STATUS_ADDR                                    0x000007d0
#define CSR_MPIC_INTR_STATUS_DEFAULT                                 0x00000000
#define CSR_MPIC_SAB_INTR_STATUS_ADDR                                0x000007d4
#define CSR_MPIC_SAB_INTR_STATUS_DEFAULT                             0x00000000

/*	Register csr_ipbrr	*/ 
/*	 Fields revno	 */
#define REGSPEC_REVNO_WIDTH                                                   2
#define REGSPEC_REVNO_SHIFT                                                  14
#define REGSPEC_REVNO_MASK                                           0x0000c000
#define REGSPEC_REVNO_RD(src)                        (((src) & 0x0000c000)>>14)
#define REGSPEC_REVNO_SET(dst,src) \
                      (((dst) & ~0x0000c000) | (((u32)(src)<<14) & 0x0000c000))
/*	 Fields busid	 */
#define REGSPEC_BUSID_WIDTH                                                   2
#define REGSPEC_BUSID_SHIFT                                                  12
#define REGSPEC_BUSID_MASK                                           0x00003000
#define REGSPEC_BUSID_RD(src)                        (((src) & 0x00003000)>>12)
#define REGSPEC_BUSID_SET(dst,src) \
                      (((dst) & ~0x00003000) | (((u32)(src)<<12) & 0x00003000))
/*	 Fields deviceid	 */
#define REGSPEC_DEVICEID_WIDTH                                               12
#define REGSPEC_DEVICEID_SHIFT                                                0
#define REGSPEC_DEVICEID_MASK                                        0x00000fff
#define REGSPEC_DEVICEID_RD(src)                         (((src) & 0x00000fff))
#define REGSPEC_DEVICEID_SET(dst,src) \
                          (((dst) & ~0x00000fff) | (((u32)(src)) & 0x00000fff))

/*	Register csr_qm_config	*/ 
/*	 Fields enable	 */
#define REGSPEC_ENABLE_WIDTH                                                  1
#define REGSPEC_ENABLE_SHIFT                                                 31
#define REGSPEC_ENABLE_MASK                                          0x80000000
#define REGSPEC_ENABLE_RD(src)                       (((src) & 0x80000000)>>31)
#define REGSPEC_ENABLE_WR(src)                  (((u32)(src)<<31) & 0x80000000)
#define REGSPEC_ENABLE_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields erq_ovr_protect	 */
#define ERQ_OVR_PROTECT_WIDTH                                                 1
#define ERQ_OVR_PROTECT_SHIFT                                                30
#define ERQ_OVR_PROTECT_MASK                                         0x40000000
#define ERQ_OVR_PROTECT_RD(src)                      (((src) & 0x40000000)>>30)
#define ERQ_OVR_PROTECT_WR(src)                 (((u32)(src)<<30) & 0x40000000)
#define ERQ_OVR_PROTECT_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_enq_status_toggle_mode	 */
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_WIDTH                             1
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_SHIFT                            29
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_MASK                     0x20000000
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_RD(src)  (((src) & 0x20000000)>>29)
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_WR(src) \
                                                (((u32)(src)<<29) & 0x20000000)
#define REGSPEC_MBOX_ENQ_STATUS_TOGGLE_MODE_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))

/*	Register csr_pbm	*/ 
/*	 Fields overwrite	 */
#define OVERWRITE_WIDTH                                                       1
#define OVERWRITE_SHIFT                                                      31
#define OVERWRITE_MASK                                               0x80000000
#define OVERWRITE_RD(src)                            (((src) & 0x80000000)>>31)
#define OVERWRITE_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define OVERWRITE_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields slvid_pbn	 */
#define SLVID_PBN_WIDTH                                                      10
#define SLVID_PBN_SHIFT                                                       0
#define SLVID_PBN_MASK                                               0x000003ff
#define SLVID_PBN_RD(src)                                (((src) & 0x000003ff))
#define SLVID_PBN_WR(src)                           (((u32)(src)) & 0x000003ff)
#define SLVID_PBN_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pbm_buf_wr	*/ 
/*	 Fields pb_size	 */
#define PB_SIZE_WIDTH                                                         1
#define PB_SIZE_SHIFT                                                        31
#define PB_SIZE_MASK                                                 0x80000000
#define PB_SIZE_RD(src)                              (((src) & 0x80000000)>>31)
#define PB_SIZE_WR(src)                         (((u32)(src)<<31) & 0x80000000)
#define PB_SIZE_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields in_service_clr	 */
#define IN_SERVICE_CLR_WIDTH                                                  1
#define IN_SERVICE_CLR_SHIFT                                                 30
#define IN_SERVICE_CLR_MASK                                          0x40000000
#define IN_SERVICE_CLR_RD(src)                       (((src) & 0x40000000)>>30)
#define IN_SERVICE_CLR_WR(src)                  (((u32)(src)<<30) & 0x40000000)
#define IN_SERVICE_CLR_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields data	 */
#define DATA_WIDTH                                                           30
#define DATA_SHIFT                                                            0
#define DATA_MASK                                                    0x3fffffff
#define DATA_RD(src)                                     (((src) & 0x3fffffff))
#define DATA_WR(src)                                (((u32)(src)) & 0x3fffffff)
#define DATA_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_pbm_buf_rd	*/ 
/*	 Fields pb_size	 */
#define PB_SIZE_F1_WIDTH                                                      1
#define PB_SIZE_F1_SHIFT                                                     31
#define PB_SIZE_F1_MASK                                              0x80000000
#define PB_SIZE_F1_RD(src)                           (((src) & 0x80000000)>>31)
#define PB_SIZE_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields pb_in_service	 */
#define PB_IN_SERVICE_WIDTH                                                   1
#define PB_IN_SERVICE_SHIFT                                                  30
#define PB_IN_SERVICE_MASK                                           0x40000000
#define PB_IN_SERVICE_RD(src)                        (((src) & 0x40000000)>>30)
#define PB_IN_SERVICE_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields slot_num	 */
#define SLOT_NUM_WIDTH                                                        8
#define SLOT_NUM_SHIFT                                                       22
#define SLOT_NUM_MASK                                                0x3fc00000
#define SLOT_NUM_RD(src)                             (((src) & 0x3fc00000)>>22)
#define SLOT_NUM_SET(dst,src) \
                      (((dst) & ~0x3fc00000) | (((u32)(src)<<22) & 0x3fc00000))
/*	 Fields prefetch_buf_en	 */
#define PREFETCH_BUF_EN_WIDTH                                                 1
#define PREFETCH_BUF_EN_SHIFT                                                21
#define PREFETCH_BUF_EN_MASK                                         0x00200000
#define PREFETCH_BUF_EN_RD(src)                      (((src) & 0x00200000)>>21)
#define PREFETCH_BUF_EN_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields is_free_pool	 */
#define IS_FREE_POOL_WIDTH                                                    1
#define IS_FREE_POOL_SHIFT                                                   20
#define IS_FREE_POOL_MASK                                            0x00100000
#define IS_FREE_POOL_RD(src)                         (((src) & 0x00100000)>>20)
#define IS_FREE_POOL_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields tlvq	 */
#define TLVQ_WIDTH                                                            1
#define TLVQ_SHIFT                                                           19
#define TLVQ_MASK                                                    0x00080000
#define TLVQ_RD(src)                                 (((src) & 0x00080000)>>19)
#define TLVQ_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields corresponding_qnum	 */
#define CORRESPONDING_QNUM_WIDTH                                             10
#define CORRESPONDING_QNUM_SHIFT                                              9
#define CORRESPONDING_QNUM_MASK                                      0x0007fe00
#define CORRESPONDING_QNUM_RD(src)                    (((src) & 0x0007fe00)>>9)
#define CORRESPONDING_QNUM_SET(dst,src) \
                       (((dst) & ~0x0007fe00) | (((u32)(src)<<9) & 0x0007fe00))
/*	 Fields num_msgs_in_buf	 */
#define NUM_MSGS_IN_BUF_WIDTH                                                 9
#define NUM_MSGS_IN_BUF_SHIFT                                                 0
#define NUM_MSGS_IN_BUF_MASK                                         0x000001ff
#define NUM_MSGS_IN_BUF_RD(src)                          (((src) & 0x000001ff))
#define NUM_MSGS_IN_BUF_SET(dst,src) \
                          (((dst) & ~0x000001ff) | (((u32)(src)) & 0x000001ff))

/*	Register csr_pbm_coal	*/ 
/*	 Fields qne_ctick_sel	 */
#define QNE_CTICK_SEL_WIDTH                                                   3
#define QNE_CTICK_SEL_SHIFT                                                  28
#define QNE_CTICK_SEL_MASK                                           0x70000000
#define QNE_CTICK_SEL_RD(src)                        (((src) & 0x70000000)>>28)
#define QNE_CTICK_SEL_WR(src)                   (((u32)(src)<<28) & 0x70000000)
#define QNE_CTICK_SEL_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields observe_ctick_7	 */
#define OBSERVE_CTICK_7_WIDTH                                                 1
#define OBSERVE_CTICK_7_SHIFT                                                27
#define OBSERVE_CTICK_7_MASK                                         0x08000000
#define OBSERVE_CTICK_7_RD(src)                      (((src) & 0x08000000)>>27)
#define OBSERVE_CTICK_7_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields count_range	 */
#define COUNT_RANGE_WIDTH                                                    16
#define COUNT_RANGE_SHIFT                                                     0
#define COUNT_RANGE_MASK                                             0x0000ffff
#define COUNT_RANGE_RD(src)                              (((src) & 0x0000ffff))
#define COUNT_RANGE_WR(src)                         (((u32)(src)) & 0x0000ffff)
#define COUNT_RANGE_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register csr_ctick0	*/ 
/*	 Fields intrline0	 */
#define INTRLINE00_WIDTH                                                      3
#define INTRLINE00_SHIFT                                                     28
#define INTRLINE00_MASK                                              0x70000000
#define INTRLINE00_RD(src)                           (((src) & 0x70000000)>>28)
#define INTRLINE00_WR(src)                      (((u32)(src)<<28) & 0x70000000)
#define INTRLINE00_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields intrline1	 */
#define INTRLINE10_WIDTH                                                      3
#define INTRLINE10_SHIFT                                                     24
#define INTRLINE10_MASK                                              0x07000000
#define INTRLINE10_RD(src)                           (((src) & 0x07000000)>>24)
#define INTRLINE10_WR(src)                      (((u32)(src)<<24) & 0x07000000)
#define INTRLINE10_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields intrline2	 */
#define INTRLINE20_WIDTH                                                      3
#define INTRLINE20_SHIFT                                                     20
#define INTRLINE20_MASK                                              0x00700000
#define INTRLINE20_RD(src)                           (((src) & 0x00700000)>>20)
#define INTRLINE20_WR(src)                      (((u32)(src)<<20) & 0x00700000)
#define INTRLINE20_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields intrline3	 */
#define INTRLINE30_WIDTH                                                      3
#define INTRLINE30_SHIFT                                                     16
#define INTRLINE30_MASK                                              0x00070000
#define INTRLINE30_RD(src)                           (((src) & 0x00070000)>>16)
#define INTRLINE30_WR(src)                      (((u32)(src)<<16) & 0x00070000)
#define INTRLINE30_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields intrline4	 */
#define INTRLINE40_WIDTH                                                      3
#define INTRLINE40_SHIFT                                                     12
#define INTRLINE40_MASK                                              0x00007000
#define INTRLINE40_RD(src)                           (((src) & 0x00007000)>>12)
#define INTRLINE40_WR(src)                      (((u32)(src)<<12) & 0x00007000)
#define INTRLINE40_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields intrline5	 */
#define INTRLINE50_WIDTH                                                      3
#define INTRLINE50_SHIFT                                                      8
#define INTRLINE50_MASK                                              0x00000700
#define INTRLINE50_RD(src)                            (((src) & 0x00000700)>>8)
#define INTRLINE50_WR(src)                       (((u32)(src)<<8) & 0x00000700)
#define INTRLINE50_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields intrline6	 */
#define INTRLINE60_WIDTH                                                      3
#define INTRLINE60_SHIFT                                                      4
#define INTRLINE60_MASK                                              0x00000070
#define INTRLINE60_RD(src)                            (((src) & 0x00000070)>>4)
#define INTRLINE60_WR(src)                       (((u32)(src)<<4) & 0x00000070)
#define INTRLINE60_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields intrline7	 */
#define INTRLINE70_WIDTH                                                      3
#define INTRLINE70_SHIFT                                                      0
#define INTRLINE70_MASK                                              0x00000007
#define INTRLINE70_RD(src)                               (((src) & 0x00000007))
#define INTRLINE70_WR(src)                          (((u32)(src)) & 0x00000007)
#define INTRLINE70_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register csr_ctick1	*/ 
/*	 Fields intrline8	 */
#define INTRLINE81_WIDTH                                                      3
#define INTRLINE81_SHIFT                                                     28
#define INTRLINE81_MASK                                              0x70000000
#define INTRLINE81_RD(src)                           (((src) & 0x70000000)>>28)
#define INTRLINE81_WR(src)                      (((u32)(src)<<28) & 0x70000000)
#define INTRLINE81_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields intrline9	 */
#define INTRLINE91_WIDTH                                                      3
#define INTRLINE91_SHIFT                                                     24
#define INTRLINE91_MASK                                              0x07000000
#define INTRLINE91_RD(src)                           (((src) & 0x07000000)>>24)
#define INTRLINE91_WR(src)                      (((u32)(src)<<24) & 0x07000000)
#define INTRLINE91_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields intrline10	 */
#define INTRLINE101_WIDTH                                                     3
#define INTRLINE101_SHIFT                                                    20
#define INTRLINE101_MASK                                             0x00700000
#define INTRLINE101_RD(src)                          (((src) & 0x00700000)>>20)
#define INTRLINE101_WR(src)                     (((u32)(src)<<20) & 0x00700000)
#define INTRLINE101_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields intrline11	 */
#define INTRLINE111_WIDTH                                                     3
#define INTRLINE111_SHIFT                                                    16
#define INTRLINE111_MASK                                             0x00070000
#define INTRLINE111_RD(src)                          (((src) & 0x00070000)>>16)
#define INTRLINE111_WR(src)                     (((u32)(src)<<16) & 0x00070000)
#define INTRLINE111_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields intrline12	 */
#define INTRLINE121_WIDTH                                                     3
#define INTRLINE121_SHIFT                                                    12
#define INTRLINE121_MASK                                             0x00007000
#define INTRLINE121_RD(src)                          (((src) & 0x00007000)>>12)
#define INTRLINE121_WR(src)                     (((u32)(src)<<12) & 0x00007000)
#define INTRLINE121_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields intrline13	 */
#define INTRLINE131_WIDTH                                                     3
#define INTRLINE131_SHIFT                                                     8
#define INTRLINE131_MASK                                             0x00000700
#define INTRLINE131_RD(src)                           (((src) & 0x00000700)>>8)
#define INTRLINE131_WR(src)                      (((u32)(src)<<8) & 0x00000700)
#define INTRLINE131_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields intrline14	 */
#define INTRLINE141_WIDTH                                                     3
#define INTRLINE141_SHIFT                                                     4
#define INTRLINE141_MASK                                             0x00000070
#define INTRLINE141_RD(src)                           (((src) & 0x00000070)>>4)
#define INTRLINE141_WR(src)                      (((u32)(src)<<4) & 0x00000070)
#define INTRLINE141_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields intrline15	 */
#define INTRLINE151_WIDTH                                                     3
#define INTRLINE151_SHIFT                                                     0
#define INTRLINE151_MASK                                             0x00000007
#define INTRLINE151_RD(src)                              (((src) & 0x00000007))
#define INTRLINE151_WR(src)                         (((u32)(src)) & 0x00000007)
#define INTRLINE151_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register csr_ctick2	*/ 
/*	 Fields intrline16	 */
#define INTRLINE162_WIDTH                                                     3
#define INTRLINE162_SHIFT                                                    28
#define INTRLINE162_MASK                                             0x70000000
#define INTRLINE162_RD(src)                          (((src) & 0x70000000)>>28)
#define INTRLINE162_WR(src)                     (((u32)(src)<<28) & 0x70000000)
#define INTRLINE162_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields intrline17	 */
#define INTRLINE172_WIDTH                                                     3
#define INTRLINE172_SHIFT                                                    24
#define INTRLINE172_MASK                                             0x07000000
#define INTRLINE172_RD(src)                          (((src) & 0x07000000)>>24)
#define INTRLINE172_WR(src)                     (((u32)(src)<<24) & 0x07000000)
#define INTRLINE172_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields intrline18	 */
#define INTRLINE182_WIDTH                                                     3
#define INTRLINE182_SHIFT                                                    20
#define INTRLINE182_MASK                                             0x00700000
#define INTRLINE182_RD(src)                          (((src) & 0x00700000)>>20)
#define INTRLINE182_WR(src)                     (((u32)(src)<<20) & 0x00700000)
#define INTRLINE182_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields intrline19	 */
#define INTRLINE192_WIDTH                                                     3
#define INTRLINE192_SHIFT                                                    16
#define INTRLINE192_MASK                                             0x00070000
#define INTRLINE192_RD(src)                          (((src) & 0x00070000)>>16)
#define INTRLINE192_WR(src)                     (((u32)(src)<<16) & 0x00070000)
#define INTRLINE192_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields intrline20	 */
#define INTRLINE202_WIDTH                                                     3
#define INTRLINE202_SHIFT                                                    12
#define INTRLINE202_MASK                                             0x00007000
#define INTRLINE202_RD(src)                          (((src) & 0x00007000)>>12)
#define INTRLINE202_WR(src)                     (((u32)(src)<<12) & 0x00007000)
#define INTRLINE202_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields intrline21	 */
#define INTRLINE212_WIDTH                                                     3
#define INTRLINE212_SHIFT                                                     8
#define INTRLINE212_MASK                                             0x00000700
#define INTRLINE212_RD(src)                           (((src) & 0x00000700)>>8)
#define INTRLINE212_WR(src)                      (((u32)(src)<<8) & 0x00000700)
#define INTRLINE212_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields intrline22	 */
#define INTRLINE222_WIDTH                                                     3
#define INTRLINE222_SHIFT                                                     4
#define INTRLINE222_MASK                                             0x00000070
#define INTRLINE222_RD(src)                           (((src) & 0x00000070)>>4)
#define INTRLINE222_WR(src)                      (((u32)(src)<<4) & 0x00000070)
#define INTRLINE222_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields intrline23	 */
#define INTRLINE232_WIDTH                                                     3
#define INTRLINE232_SHIFT                                                     0
#define INTRLINE232_MASK                                             0x00000007
#define INTRLINE232_RD(src)                              (((src) & 0x00000007))
#define INTRLINE232_WR(src)                         (((u32)(src)) & 0x00000007)
#define INTRLINE232_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register csr_ctick3	*/ 
/*	 Fields intrline24	 */
#define INTRLINE243_WIDTH                                                     3
#define INTRLINE243_SHIFT                                                    28
#define INTRLINE243_MASK                                             0x70000000
#define INTRLINE243_RD(src)                          (((src) & 0x70000000)>>28)
#define INTRLINE243_WR(src)                     (((u32)(src)<<28) & 0x70000000)
#define INTRLINE243_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields intrline25	 */
#define INTRLINE253_WIDTH                                                     3
#define INTRLINE253_SHIFT                                                    24
#define INTRLINE253_MASK                                             0x07000000
#define INTRLINE253_RD(src)                          (((src) & 0x07000000)>>24)
#define INTRLINE253_WR(src)                     (((u32)(src)<<24) & 0x07000000)
#define INTRLINE253_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields intrline26	 */
#define INTRLINE263_WIDTH                                                     3
#define INTRLINE263_SHIFT                                                    20
#define INTRLINE263_MASK                                             0x00700000
#define INTRLINE263_RD(src)                          (((src) & 0x00700000)>>20)
#define INTRLINE263_WR(src)                     (((u32)(src)<<20) & 0x00700000)
#define INTRLINE263_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields intrline27	 */
#define INTRLINE273_WIDTH                                                     3
#define INTRLINE273_SHIFT                                                    16
#define INTRLINE273_MASK                                             0x00070000
#define INTRLINE273_RD(src)                          (((src) & 0x00070000)>>16)
#define INTRLINE273_WR(src)                     (((u32)(src)<<16) & 0x00070000)
#define INTRLINE273_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields intrline28	 */
#define INTRLINE283_WIDTH                                                     3
#define INTRLINE283_SHIFT                                                    12
#define INTRLINE283_MASK                                             0x00007000
#define INTRLINE283_RD(src)                          (((src) & 0x00007000)>>12)
#define INTRLINE283_WR(src)                     (((u32)(src)<<12) & 0x00007000)
#define INTRLINE283_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields intrline29	 */
#define INTRLINE293_WIDTH                                                     3
#define INTRLINE293_SHIFT                                                     8
#define INTRLINE293_MASK                                             0x00000700
#define INTRLINE293_RD(src)                           (((src) & 0x00000700)>>8)
#define INTRLINE293_WR(src)                      (((u32)(src)<<8) & 0x00000700)
#define INTRLINE293_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields intrline30	 */
#define INTRLINE303_WIDTH                                                     3
#define INTRLINE303_SHIFT                                                     4
#define INTRLINE303_MASK                                             0x00000070
#define INTRLINE303_RD(src)                           (((src) & 0x00000070)>>4)
#define INTRLINE303_WR(src)                      (((u32)(src)<<4) & 0x00000070)
#define INTRLINE303_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields intrline31	 */
#define INTRLINE313_WIDTH                                                     3
#define INTRLINE313_SHIFT                                                     0
#define INTRLINE313_MASK                                             0x00000007
#define INTRLINE313_RD(src)                              (((src) & 0x00000007))
#define INTRLINE313_WR(src)                         (((u32)(src)) & 0x00000007)
#define INTRLINE313_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register csr_threshold0_set0	*/ 
/*	 Fields thr0	 */
#define THR00_WIDTH                                                          18
#define THR00_SHIFT                                                           0
#define THR00_MASK                                                   0x0003ffff
#define THR00_RD(src)                                    (((src) & 0x0003ffff))
#define THR00_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR00_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set0	*/ 
/*	 Fields thr1	 */
#define THR10_WIDTH                                                          18
#define THR10_SHIFT                                                           0
#define THR10_MASK                                                   0x0003ffff
#define THR10_RD(src)                                    (((src) & 0x0003ffff))
#define THR10_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR10_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set1	*/ 
/*	 Fields thr0	 */
#define THR01_WIDTH                                                          18
#define THR01_SHIFT                                                           0
#define THR01_MASK                                                   0x0003ffff
#define THR01_RD(src)                                    (((src) & 0x0003ffff))
#define THR01_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR01_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set1	*/ 
/*	 Fields thr1	 */
#define THR11_WIDTH                                                          18
#define THR11_SHIFT                                                           0
#define THR11_MASK                                                   0x0003ffff
#define THR11_RD(src)                                    (((src) & 0x0003ffff))
#define THR11_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR11_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set2	*/ 
/*	 Fields thr0	 */
#define THR02_WIDTH                                                          18
#define THR02_SHIFT                                                           0
#define THR02_MASK                                                   0x0003ffff
#define THR02_RD(src)                                    (((src) & 0x0003ffff))
#define THR02_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR02_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set2	*/ 
/*	 Fields thr1	 */
#define THR12_WIDTH                                                          18
#define THR12_SHIFT                                                           0
#define THR12_MASK                                                   0x0003ffff
#define THR12_RD(src)                                    (((src) & 0x0003ffff))
#define THR12_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR12_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set3	*/ 
/*	 Fields thr0	 */
#define THR03_WIDTH                                                          18
#define THR03_SHIFT                                                           0
#define THR03_MASK                                                   0x0003ffff
#define THR03_RD(src)                                    (((src) & 0x0003ffff))
#define THR03_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR03_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set3	*/ 
/*	 Fields thr1	 */
#define THR13_WIDTH                                                          18
#define THR13_SHIFT                                                           0
#define THR13_MASK                                                   0x0003ffff
#define THR13_RD(src)                                    (((src) & 0x0003ffff))
#define THR13_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR13_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set4	*/ 
/*	 Fields thr0	 */
#define THR04_WIDTH                                                          18
#define THR04_SHIFT                                                           0
#define THR04_MASK                                                   0x0003ffff
#define THR04_RD(src)                                    (((src) & 0x0003ffff))
#define THR04_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR04_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set4	*/ 
/*	 Fields thr1	 */
#define THR14_WIDTH                                                          18
#define THR14_SHIFT                                                           0
#define THR14_MASK                                                   0x0003ffff
#define THR14_RD(src)                                    (((src) & 0x0003ffff))
#define THR14_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR14_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set5	*/ 
/*	 Fields thr0	 */
#define THR05_WIDTH                                                          18
#define THR05_SHIFT                                                           0
#define THR05_MASK                                                   0x0003ffff
#define THR05_RD(src)                                    (((src) & 0x0003ffff))
#define THR05_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR05_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set5	*/ 
/*	 Fields thr1	 */
#define THR15_WIDTH                                                          18
#define THR15_SHIFT                                                           0
#define THR15_MASK                                                   0x0003ffff
#define THR15_RD(src)                                    (((src) & 0x0003ffff))
#define THR15_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR15_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set6	*/ 
/*	 Fields thr0	 */
#define THR06_WIDTH                                                          18
#define THR06_SHIFT                                                           0
#define THR06_MASK                                                   0x0003ffff
#define THR06_RD(src)                                    (((src) & 0x0003ffff))
#define THR06_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR06_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set6	*/ 
/*	 Fields thr1	 */
#define THR16_WIDTH                                                          18
#define THR16_SHIFT                                                           0
#define THR16_MASK                                                   0x0003ffff
#define THR16_RD(src)                                    (((src) & 0x0003ffff))
#define THR16_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR16_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold0_set7	*/ 
/*	 Fields thr0	 */
#define THR07_WIDTH                                                          18
#define THR07_SHIFT                                                           0
#define THR07_MASK                                                   0x0003ffff
#define THR07_RD(src)                                    (((src) & 0x0003ffff))
#define THR07_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR07_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_threshold1_set7	*/ 
/*	 Fields thr1	 */
#define THR17_WIDTH                                                          18
#define THR17_SHIFT                                                           0
#define THR17_MASK                                                   0x0003ffff
#define THR17_RD(src)                                    (((src) & 0x0003ffff))
#define THR17_WR(src)                               (((u32)(src)) & 0x0003ffff)
#define THR17_SET(dst,src) \
                          (((dst) & ~0x0003ffff) | (((u32)(src)) & 0x0003ffff))

/*	Register csr_hysteresis	*/ 
/*	 Fields set0_hyst	 */
#define SET0_HYST_WIDTH                                                       4
#define SET0_HYST_SHIFT                                                      28
#define SET0_HYST_MASK                                               0xf0000000
#define SET0_HYST_RD(src)                            (((src) & 0xf0000000)>>28)
#define SET0_HYST_WR(src)                       (((u32)(src)<<28) & 0xf0000000)
#define SET0_HYST_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields set1_hyst	 */
#define SET1_HYST_WIDTH                                                       4
#define SET1_HYST_SHIFT                                                      24
#define SET1_HYST_MASK                                               0x0f000000
#define SET1_HYST_RD(src)                            (((src) & 0x0f000000)>>24)
#define SET1_HYST_WR(src)                       (((u32)(src)<<24) & 0x0f000000)
#define SET1_HYST_SET(dst,src) \
                      (((dst) & ~0x0f000000) | (((u32)(src)<<24) & 0x0f000000))
/*	 Fields set2_hyst	 */
#define SET2_HYST_WIDTH                                                       4
#define SET2_HYST_SHIFT                                                      20
#define SET2_HYST_MASK                                               0x00f00000
#define SET2_HYST_RD(src)                            (((src) & 0x00f00000)>>20)
#define SET2_HYST_WR(src)                       (((u32)(src)<<20) & 0x00f00000)
#define SET2_HYST_SET(dst,src) \
                      (((dst) & ~0x00f00000) | (((u32)(src)<<20) & 0x00f00000))
/*	 Fields set3_hyst	 */
#define SET3_HYST_WIDTH                                                       4
#define SET3_HYST_SHIFT                                                      16
#define SET3_HYST_MASK                                               0x000f0000
#define SET3_HYST_RD(src)                            (((src) & 0x000f0000)>>16)
#define SET3_HYST_WR(src)                       (((u32)(src)<<16) & 0x000f0000)
#define SET3_HYST_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields set4_hyst	 */
#define SET4_HYST_WIDTH                                                       4
#define SET4_HYST_SHIFT                                                      12
#define SET4_HYST_MASK                                               0x0000f000
#define SET4_HYST_RD(src)                            (((src) & 0x0000f000)>>12)
#define SET4_HYST_WR(src)                       (((u32)(src)<<12) & 0x0000f000)
#define SET4_HYST_SET(dst,src) \
                      (((dst) & ~0x0000f000) | (((u32)(src)<<12) & 0x0000f000))
/*	 Fields set5_hyst	 */
#define SET5_HYST_WIDTH                                                       4
#define SET5_HYST_SHIFT                                                       8
#define SET5_HYST_MASK                                               0x00000f00
#define SET5_HYST_RD(src)                             (((src) & 0x00000f00)>>8)
#define SET5_HYST_WR(src)                        (((u32)(src)<<8) & 0x00000f00)
#define SET5_HYST_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields set6_hyst	 */
#define SET6_HYST_WIDTH                                                       4
#define SET6_HYST_SHIFT                                                       4
#define SET6_HYST_MASK                                               0x000000f0
#define SET6_HYST_RD(src)                             (((src) & 0x000000f0)>>4)
#define SET6_HYST_WR(src)                        (((u32)(src)<<4) & 0x000000f0)
#define SET6_HYST_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields set7_hyst	 */
#define SET7_HYST_WIDTH                                                       4
#define SET7_HYST_SHIFT                                                       0
#define SET7_HYST_MASK                                               0x0000000f
#define SET7_HYST_RD(src)                                (((src) & 0x0000000f))
#define SET7_HYST_WR(src)                           (((u32)(src)) & 0x0000000f)
#define SET7_HYST_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_qstate	*/ 
/*	 Fields qnumber	 */
#define QNUMBER_WIDTH                                                        10
#define QNUMBER_SHIFT                                                         0
#define QNUMBER_MASK                                                 0x000003ff
#define QNUMBER_RD(src)                                  (((src) & 0x000003ff))
#define QNUMBER_WR(src)                             (((u32)(src)) & 0x000003ff)
#define QNUMBER_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_qstate_wr_0	*/ 
/*	 Fields data	 */
#define DATA0_WIDTH                                                          32
#define DATA0_SHIFT                                                           0
#define DATA0_MASK                                                   0xffffffff
#define DATA0_RD(src)                                    (((src) & 0xffffffff))
#define DATA0_WR(src)                               (((u32)(src)) & 0xffffffff)
#define DATA0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_wr_1	*/ 
/*	 Fields data	 */
#define DATA1_WIDTH                                                          32
#define DATA1_SHIFT                                                           0
#define DATA1_MASK                                                   0xffffffff
#define DATA1_RD(src)                                    (((src) & 0xffffffff))
#define DATA1_WR(src)                               (((u32)(src)) & 0xffffffff)
#define DATA1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_wr_2	*/ 
/*	 Fields data	 */
#define DATA2_WIDTH                                                          32
#define DATA2_SHIFT                                                           0
#define DATA2_MASK                                                   0xffffffff
#define DATA2_RD(src)                                    (((src) & 0xffffffff))
#define DATA2_WR(src)                               (((u32)(src)) & 0xffffffff)
#define DATA2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_wr_3	*/ 
/*	 Fields data	 */
#define DATA3_WIDTH                                                          32
#define DATA3_SHIFT                                                           0
#define DATA3_MASK                                                   0xffffffff
#define DATA3_RD(src)                                    (((src) & 0xffffffff))
#define DATA3_WR(src)                               (((u32)(src)) & 0xffffffff)
#define DATA3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_wr_4	*/ 
/*	 Fields data	 */
#define DATA4_WIDTH                                                          32
#define DATA4_SHIFT                                                           0
#define DATA4_MASK                                                   0xffffffff
#define DATA4_RD(src)                                    (((src) & 0xffffffff))
#define DATA4_WR(src)                               (((u32)(src)) & 0xffffffff)
#define DATA4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_wr_5	*/ 
/*	 Fields data	 */
#define DATA5_WIDTH                                                          19
#define DATA5_SHIFT                                                           0
#define DATA5_MASK                                                   0x0007ffff
#define DATA5_RD(src)                                    (((src) & 0x0007ffff))
#define DATA5_WR(src)                               (((u32)(src)) & 0x0007ffff)
#define DATA5_SET(dst,src) \
                          (((dst) & ~0x0007ffff) | (((u32)(src)) & 0x0007ffff))

/*	Register csr_qstate_rd_0	*/ 
/*	 Fields data	 */
#define DATA0_F1_WIDTH                                                       32
#define DATA0_F1_SHIFT                                                        0
#define DATA0_F1_MASK                                                0xffffffff
#define DATA0_F1_RD(src)                                 (((src) & 0xffffffff))
#define DATA0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_rd_1	*/ 
/*	 Fields data	 */
#define DATA1_F1_WIDTH                                                       32
#define DATA1_F1_SHIFT                                                        0
#define DATA1_F1_MASK                                                0xffffffff
#define DATA1_F1_RD(src)                                 (((src) & 0xffffffff))
#define DATA1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_rd_2	*/ 
/*	 Fields data	 */
#define DATA2_F1_WIDTH                                                       32
#define DATA2_F1_SHIFT                                                        0
#define DATA2_F1_MASK                                                0xffffffff
#define DATA2_F1_RD(src)                                 (((src) & 0xffffffff))
#define DATA2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_rd_3	*/ 
/*	 Fields data	 */
#define DATA3_F1_WIDTH                                                       32
#define DATA3_F1_SHIFT                                                        0
#define DATA3_F1_MASK                                                0xffffffff
#define DATA3_F1_RD(src)                                 (((src) & 0xffffffff))
#define DATA3_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_rd_4	*/ 
/*	 Fields data	 */
#define DATA4_F1_WIDTH                                                       32
#define DATA4_F1_SHIFT                                                        0
#define DATA4_F1_MASK                                                0xffffffff
#define DATA4_F1_RD(src)                                 (((src) & 0xffffffff))
#define DATA4_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qstate_rd_5	*/ 
/*	 Fields data	 */
#define DATA5_F1_WIDTH                                                       19
#define DATA5_F1_SHIFT                                                        0
#define DATA5_F1_MASK                                                0x0007ffff
#define DATA5_F1_RD(src)                                 (((src) & 0x0007ffff))
#define DATA5_F1_SET(dst,src) \
                          (((dst) & ~0x0007ffff) | (((u32)(src)) & 0x0007ffff))

/*	Register csr_cstate_wr_0	*/ 
/*	 Fields data	 */
#define DATA0_F2_WIDTH                                                       32
#define DATA0_F2_SHIFT                                                        0
#define DATA0_F2_MASK                                                0xffffffff
#define DATA0_F2_RD(src)                                 (((src) & 0xffffffff))
#define DATA0_F2_WR(src)                            (((u32)(src)) & 0xffffffff)
#define DATA0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_cstate_wr_1	*/ 
/*	 Fields data	 */
#define DATA1_F2_WIDTH                                                       15
#define DATA1_F2_SHIFT                                                        0
#define DATA1_F2_MASK                                                0x00007fff
#define DATA1_F2_RD(src)                                 (((src) & 0x00007fff))
#define DATA1_F2_WR(src)                            (((u32)(src)) & 0x00007fff)
#define DATA1_F2_SET(dst,src) \
                          (((dst) & ~0x00007fff) | (((u32)(src)) & 0x00007fff))

/*	Register csr_cstate_rd_0	*/ 
/*	 Fields data	 */
#define DATA0_F3_WIDTH                                                       32
#define DATA0_F3_SHIFT                                                        0
#define DATA0_F3_MASK                                                0xffffffff
#define DATA0_F3_RD(src)                                 (((src) & 0xffffffff))
#define DATA0_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_cstate_rd_1	*/ 
/*	 Fields data	 */
#define DATA1_F3_WIDTH                                                       15
#define DATA1_F3_SHIFT                                                        0
#define DATA1_F3_MASK                                                0x00007fff
#define DATA1_F3_RD(src)                                 (((src) & 0x00007fff))
#define DATA1_F3_SET(dst,src) \
                          (((dst) & ~0x00007fff) | (((u32)(src)) & 0x00007fff))

/*	Register csr_cu_timer	*/ 
/*	 Fields init	 */
#define INIT_WIDTH                                                           20
#define INIT_SHIFT                                                            0
#define INIT_MASK                                                    0x000fffff
#define INIT_RD(src)                                     (((src) & 0x000fffff))
#define INIT_WR(src)                                (((u32)(src)) & 0x000fffff)
#define INIT_SET(dst,src) \
                          (((dst) & ~0x000fffff) | (((u32)(src)) & 0x000fffff))

/*	Register csr_enq_status_0	*/ 
/*	 Fields mbox_0_15	 */
#define MBOX_0_150_WIDTH                                                      1
#define MBOX_0_150_SHIFT                                                     31
#define MBOX_0_150_MASK                                              0x80000000
#define MBOX_0_150_RD(src)                           (((src) & 0x80000000)>>31)
#define MBOX_0_150_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_0_14	 */
#define MBOX_0_140_WIDTH                                                      1
#define MBOX_0_140_SHIFT                                                     30
#define MBOX_0_140_MASK                                              0x40000000
#define MBOX_0_140_RD(src)                           (((src) & 0x40000000)>>30)
#define MBOX_0_140_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_0_13	 */
#define MBOX_0_130_WIDTH                                                      1
#define MBOX_0_130_SHIFT                                                     29
#define MBOX_0_130_MASK                                              0x20000000
#define MBOX_0_130_RD(src)                           (((src) & 0x20000000)>>29)
#define MBOX_0_130_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_0_12	 */
#define MBOX_0_120_WIDTH                                                      1
#define MBOX_0_120_SHIFT                                                     28
#define MBOX_0_120_MASK                                              0x10000000
#define MBOX_0_120_RD(src)                           (((src) & 0x10000000)>>28)
#define MBOX_0_120_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_0_11	 */
#define MBOX_0_110_WIDTH                                                      1
#define MBOX_0_110_SHIFT                                                     27
#define MBOX_0_110_MASK                                              0x08000000
#define MBOX_0_110_RD(src)                           (((src) & 0x08000000)>>27)
#define MBOX_0_110_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_0_10	 */
#define MBOX_0_100_WIDTH                                                      1
#define MBOX_0_100_SHIFT                                                     26
#define MBOX_0_100_MASK                                              0x04000000
#define MBOX_0_100_RD(src)                           (((src) & 0x04000000)>>26)
#define MBOX_0_100_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_0_9	 */
#define MBOX_0_90_WIDTH                                                       1
#define MBOX_0_90_SHIFT                                                      25
#define MBOX_0_90_MASK                                               0x02000000
#define MBOX_0_90_RD(src)                            (((src) & 0x02000000)>>25)
#define MBOX_0_90_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_0_8	 */
#define MBOX_0_80_WIDTH                                                       1
#define MBOX_0_80_SHIFT                                                      24
#define MBOX_0_80_MASK                                               0x01000000
#define MBOX_0_80_RD(src)                            (((src) & 0x01000000)>>24)
#define MBOX_0_80_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_0_7	 */
#define MBOX_0_70_WIDTH                                                       1
#define MBOX_0_70_SHIFT                                                      23
#define MBOX_0_70_MASK                                               0x00800000
#define MBOX_0_70_RD(src)                            (((src) & 0x00800000)>>23)
#define MBOX_0_70_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_0_6	 */
#define MBOX_0_60_WIDTH                                                       1
#define MBOX_0_60_SHIFT                                                      22
#define MBOX_0_60_MASK                                               0x00400000
#define MBOX_0_60_RD(src)                            (((src) & 0x00400000)>>22)
#define MBOX_0_60_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_0_5	 */
#define MBOX_0_50_WIDTH                                                       1
#define MBOX_0_50_SHIFT                                                      21
#define MBOX_0_50_MASK                                               0x00200000
#define MBOX_0_50_RD(src)                            (((src) & 0x00200000)>>21)
#define MBOX_0_50_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_0_4	 */
#define MBOX_0_40_WIDTH                                                       1
#define MBOX_0_40_SHIFT                                                      20
#define MBOX_0_40_MASK                                               0x00100000
#define MBOX_0_40_RD(src)                            (((src) & 0x00100000)>>20)
#define MBOX_0_40_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_0_3	 */
#define MBOX_0_30_WIDTH                                                       1
#define MBOX_0_30_SHIFT                                                      19
#define MBOX_0_30_MASK                                               0x00080000
#define MBOX_0_30_RD(src)                            (((src) & 0x00080000)>>19)
#define MBOX_0_30_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_0_2	 */
#define MBOX_0_20_WIDTH                                                       1
#define MBOX_0_20_SHIFT                                                      18
#define MBOX_0_20_MASK                                               0x00040000
#define MBOX_0_20_RD(src)                            (((src) & 0x00040000)>>18)
#define MBOX_0_20_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_0_1	 */
#define MBOX_0_10_WIDTH                                                       1
#define MBOX_0_10_SHIFT                                                      17
#define MBOX_0_10_MASK                                               0x00020000
#define MBOX_0_10_RD(src)                            (((src) & 0x00020000)>>17)
#define MBOX_0_10_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_0_0	 */
#define MBOX_0_00_WIDTH                                                       1
#define MBOX_0_00_SHIFT                                                      16
#define MBOX_0_00_MASK                                               0x00010000
#define MBOX_0_00_RD(src)                            (((src) & 0x00010000)>>16)
#define MBOX_0_00_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_1_15	 */
#define MBOX_1_150_WIDTH                                                      1
#define MBOX_1_150_SHIFT                                                     15
#define MBOX_1_150_MASK                                              0x00008000
#define MBOX_1_150_RD(src)                           (((src) & 0x00008000)>>15)
#define MBOX_1_150_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_1_14	 */
#define MBOX_1_140_WIDTH                                                      1
#define MBOX_1_140_SHIFT                                                     14
#define MBOX_1_140_MASK                                              0x00004000
#define MBOX_1_140_RD(src)                           (((src) & 0x00004000)>>14)
#define MBOX_1_140_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_1_13	 */
#define MBOX_1_130_WIDTH                                                      1
#define MBOX_1_130_SHIFT                                                     13
#define MBOX_1_130_MASK                                              0x00002000
#define MBOX_1_130_RD(src)                           (((src) & 0x00002000)>>13)
#define MBOX_1_130_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_1_12	 */
#define MBOX_1_120_WIDTH                                                      1
#define MBOX_1_120_SHIFT                                                     12
#define MBOX_1_120_MASK                                              0x00001000
#define MBOX_1_120_RD(src)                           (((src) & 0x00001000)>>12)
#define MBOX_1_120_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_1_11	 */
#define MBOX_1_110_WIDTH                                                      1
#define MBOX_1_110_SHIFT                                                     11
#define MBOX_1_110_MASK                                              0x00000800
#define MBOX_1_110_RD(src)                           (((src) & 0x00000800)>>11)
#define MBOX_1_110_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_1_10	 */
#define MBOX_1_100_WIDTH                                                      1
#define MBOX_1_100_SHIFT                                                     10
#define MBOX_1_100_MASK                                              0x00000400
#define MBOX_1_100_RD(src)                           (((src) & 0x00000400)>>10)
#define MBOX_1_100_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_1_9	 */
#define MBOX_1_90_WIDTH                                                       1
#define MBOX_1_90_SHIFT                                                       9
#define MBOX_1_90_MASK                                               0x00000200
#define MBOX_1_90_RD(src)                             (((src) & 0x00000200)>>9)
#define MBOX_1_90_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_1_8	 */
#define MBOX_1_80_WIDTH                                                       1
#define MBOX_1_80_SHIFT                                                       8
#define MBOX_1_80_MASK                                               0x00000100
#define MBOX_1_80_RD(src)                             (((src) & 0x00000100)>>8)
#define MBOX_1_80_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_1_7	 */
#define MBOX_1_70_WIDTH                                                       1
#define MBOX_1_70_SHIFT                                                       7
#define MBOX_1_70_MASK                                               0x00000080
#define MBOX_1_70_RD(src)                             (((src) & 0x00000080)>>7)
#define MBOX_1_70_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_1_6	 */
#define MBOX_1_60_WIDTH                                                       1
#define MBOX_1_60_SHIFT                                                       6
#define MBOX_1_60_MASK                                               0x00000040
#define MBOX_1_60_RD(src)                             (((src) & 0x00000040)>>6)
#define MBOX_1_60_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_1_5	 */
#define MBOX_1_50_WIDTH                                                       1
#define MBOX_1_50_SHIFT                                                       5
#define MBOX_1_50_MASK                                               0x00000020
#define MBOX_1_50_RD(src)                             (((src) & 0x00000020)>>5)
#define MBOX_1_50_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_1_4	 */
#define MBOX_1_40_WIDTH                                                       1
#define MBOX_1_40_SHIFT                                                       4
#define MBOX_1_40_MASK                                               0x00000010
#define MBOX_1_40_RD(src)                             (((src) & 0x00000010)>>4)
#define MBOX_1_40_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_1_3	 */
#define MBOX_1_30_WIDTH                                                       1
#define MBOX_1_30_SHIFT                                                       3
#define MBOX_1_30_MASK                                               0x00000008
#define MBOX_1_30_RD(src)                             (((src) & 0x00000008)>>3)
#define MBOX_1_30_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_1_2	 */
#define MBOX_1_20_WIDTH                                                       1
#define MBOX_1_20_SHIFT                                                       2
#define MBOX_1_20_MASK                                               0x00000004
#define MBOX_1_20_RD(src)                             (((src) & 0x00000004)>>2)
#define MBOX_1_20_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_1_1	 */
#define MBOX_1_10_WIDTH                                                       1
#define MBOX_1_10_SHIFT                                                       1
#define MBOX_1_10_MASK                                               0x00000002
#define MBOX_1_10_RD(src)                             (((src) & 0x00000002)>>1)
#define MBOX_1_10_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_1_0	 */
#define MBOX_1_00_WIDTH                                                       1
#define MBOX_1_00_SHIFT                                                       0
#define MBOX_1_00_MASK                                               0x00000001
#define MBOX_1_00_RD(src)                                (((src) & 0x00000001))
#define MBOX_1_00_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_1	*/ 
/*	 Fields mbox_2_15	 */
#define MBOX_2_151_WIDTH                                                      1
#define MBOX_2_151_SHIFT                                                     31
#define MBOX_2_151_MASK                                              0x80000000
#define MBOX_2_151_RD(src)                           (((src) & 0x80000000)>>31)
#define MBOX_2_151_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_2_14	 */
#define MBOX_2_141_WIDTH                                                      1
#define MBOX_2_141_SHIFT                                                     30
#define MBOX_2_141_MASK                                              0x40000000
#define MBOX_2_141_RD(src)                           (((src) & 0x40000000)>>30)
#define MBOX_2_141_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_2_13	 */
#define MBOX_2_131_WIDTH                                                      1
#define MBOX_2_131_SHIFT                                                     29
#define MBOX_2_131_MASK                                              0x20000000
#define MBOX_2_131_RD(src)                           (((src) & 0x20000000)>>29)
#define MBOX_2_131_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_2_12	 */
#define MBOX_2_121_WIDTH                                                      1
#define MBOX_2_121_SHIFT                                                     28
#define MBOX_2_121_MASK                                              0x10000000
#define MBOX_2_121_RD(src)                           (((src) & 0x10000000)>>28)
#define MBOX_2_121_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_2_11	 */
#define MBOX_2_111_WIDTH                                                      1
#define MBOX_2_111_SHIFT                                                     27
#define MBOX_2_111_MASK                                              0x08000000
#define MBOX_2_111_RD(src)                           (((src) & 0x08000000)>>27)
#define MBOX_2_111_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_2_10	 */
#define MBOX_2_101_WIDTH                                                      1
#define MBOX_2_101_SHIFT                                                     26
#define MBOX_2_101_MASK                                              0x04000000
#define MBOX_2_101_RD(src)                           (((src) & 0x04000000)>>26)
#define MBOX_2_101_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_2_9	 */
#define MBOX_2_91_WIDTH                                                       1
#define MBOX_2_91_SHIFT                                                      25
#define MBOX_2_91_MASK                                               0x02000000
#define MBOX_2_91_RD(src)                            (((src) & 0x02000000)>>25)
#define MBOX_2_91_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_2_8	 */
#define MBOX_2_81_WIDTH                                                       1
#define MBOX_2_81_SHIFT                                                      24
#define MBOX_2_81_MASK                                               0x01000000
#define MBOX_2_81_RD(src)                            (((src) & 0x01000000)>>24)
#define MBOX_2_81_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_2_7	 */
#define MBOX_2_71_WIDTH                                                       1
#define MBOX_2_71_SHIFT                                                      23
#define MBOX_2_71_MASK                                               0x00800000
#define MBOX_2_71_RD(src)                            (((src) & 0x00800000)>>23)
#define MBOX_2_71_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_2_6	 */
#define MBOX_2_61_WIDTH                                                       1
#define MBOX_2_61_SHIFT                                                      22
#define MBOX_2_61_MASK                                               0x00400000
#define MBOX_2_61_RD(src)                            (((src) & 0x00400000)>>22)
#define MBOX_2_61_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_2_5	 */
#define MBOX_2_51_WIDTH                                                       1
#define MBOX_2_51_SHIFT                                                      21
#define MBOX_2_51_MASK                                               0x00200000
#define MBOX_2_51_RD(src)                            (((src) & 0x00200000)>>21)
#define MBOX_2_51_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_2_4	 */
#define MBOX_2_41_WIDTH                                                       1
#define MBOX_2_41_SHIFT                                                      20
#define MBOX_2_41_MASK                                               0x00100000
#define MBOX_2_41_RD(src)                            (((src) & 0x00100000)>>20)
#define MBOX_2_41_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_2_3	 */
#define MBOX_2_31_WIDTH                                                       1
#define MBOX_2_31_SHIFT                                                      19
#define MBOX_2_31_MASK                                               0x00080000
#define MBOX_2_31_RD(src)                            (((src) & 0x00080000)>>19)
#define MBOX_2_31_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_2_2	 */
#define MBOX_2_21_WIDTH                                                       1
#define MBOX_2_21_SHIFT                                                      18
#define MBOX_2_21_MASK                                               0x00040000
#define MBOX_2_21_RD(src)                            (((src) & 0x00040000)>>18)
#define MBOX_2_21_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_2_1	 */
#define MBOX_2_11_WIDTH                                                       1
#define MBOX_2_11_SHIFT                                                      17
#define MBOX_2_11_MASK                                               0x00020000
#define MBOX_2_11_RD(src)                            (((src) & 0x00020000)>>17)
#define MBOX_2_11_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_2_0	 */
#define MBOX_2_01_WIDTH                                                       1
#define MBOX_2_01_SHIFT                                                      16
#define MBOX_2_01_MASK                                               0x00010000
#define MBOX_2_01_RD(src)                            (((src) & 0x00010000)>>16)
#define MBOX_2_01_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_3_15	 */
#define MBOX_3_151_WIDTH                                                      1
#define MBOX_3_151_SHIFT                                                     15
#define MBOX_3_151_MASK                                              0x00008000
#define MBOX_3_151_RD(src)                           (((src) & 0x00008000)>>15)
#define MBOX_3_151_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_3_14	 */
#define MBOX_3_141_WIDTH                                                      1
#define MBOX_3_141_SHIFT                                                     14
#define MBOX_3_141_MASK                                              0x00004000
#define MBOX_3_141_RD(src)                           (((src) & 0x00004000)>>14)
#define MBOX_3_141_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_3_13	 */
#define MBOX_3_131_WIDTH                                                      1
#define MBOX_3_131_SHIFT                                                     13
#define MBOX_3_131_MASK                                              0x00002000
#define MBOX_3_131_RD(src)                           (((src) & 0x00002000)>>13)
#define MBOX_3_131_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_3_12	 */
#define MBOX_3_121_WIDTH                                                      1
#define MBOX_3_121_SHIFT                                                     12
#define MBOX_3_121_MASK                                              0x00001000
#define MBOX_3_121_RD(src)                           (((src) & 0x00001000)>>12)
#define MBOX_3_121_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_3_11	 */
#define MBOX_3_111_WIDTH                                                      1
#define MBOX_3_111_SHIFT                                                     11
#define MBOX_3_111_MASK                                              0x00000800
#define MBOX_3_111_RD(src)                           (((src) & 0x00000800)>>11)
#define MBOX_3_111_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_3_10	 */
#define MBOX_3_101_WIDTH                                                      1
#define MBOX_3_101_SHIFT                                                     10
#define MBOX_3_101_MASK                                              0x00000400
#define MBOX_3_101_RD(src)                           (((src) & 0x00000400)>>10)
#define MBOX_3_101_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_3_9	 */
#define MBOX_3_91_WIDTH                                                       1
#define MBOX_3_91_SHIFT                                                       9
#define MBOX_3_91_MASK                                               0x00000200
#define MBOX_3_91_RD(src)                             (((src) & 0x00000200)>>9)
#define MBOX_3_91_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_3_8	 */
#define MBOX_3_81_WIDTH                                                       1
#define MBOX_3_81_SHIFT                                                       8
#define MBOX_3_81_MASK                                               0x00000100
#define MBOX_3_81_RD(src)                             (((src) & 0x00000100)>>8)
#define MBOX_3_81_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_3_7	 */
#define MBOX_3_71_WIDTH                                                       1
#define MBOX_3_71_SHIFT                                                       7
#define MBOX_3_71_MASK                                               0x00000080
#define MBOX_3_71_RD(src)                             (((src) & 0x00000080)>>7)
#define MBOX_3_71_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_3_6	 */
#define MBOX_3_61_WIDTH                                                       1
#define MBOX_3_61_SHIFT                                                       6
#define MBOX_3_61_MASK                                               0x00000040
#define MBOX_3_61_RD(src)                             (((src) & 0x00000040)>>6)
#define MBOX_3_61_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_3_5	 */
#define MBOX_3_51_WIDTH                                                       1
#define MBOX_3_51_SHIFT                                                       5
#define MBOX_3_51_MASK                                               0x00000020
#define MBOX_3_51_RD(src)                             (((src) & 0x00000020)>>5)
#define MBOX_3_51_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_3_4	 */
#define MBOX_3_41_WIDTH                                                       1
#define MBOX_3_41_SHIFT                                                       4
#define MBOX_3_41_MASK                                               0x00000010
#define MBOX_3_41_RD(src)                             (((src) & 0x00000010)>>4)
#define MBOX_3_41_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_3_3	 */
#define MBOX_3_31_WIDTH                                                       1
#define MBOX_3_31_SHIFT                                                       3
#define MBOX_3_31_MASK                                               0x00000008
#define MBOX_3_31_RD(src)                             (((src) & 0x00000008)>>3)
#define MBOX_3_31_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_3_2	 */
#define MBOX_3_21_WIDTH                                                       1
#define MBOX_3_21_SHIFT                                                       2
#define MBOX_3_21_MASK                                               0x00000004
#define MBOX_3_21_RD(src)                             (((src) & 0x00000004)>>2)
#define MBOX_3_21_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_3_1	 */
#define MBOX_3_11_WIDTH                                                       1
#define MBOX_3_11_SHIFT                                                       1
#define MBOX_3_11_MASK                                               0x00000002
#define MBOX_3_11_RD(src)                             (((src) & 0x00000002)>>1)
#define MBOX_3_11_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_3_0	 */
#define MBOX_3_01_WIDTH                                                       1
#define MBOX_3_01_SHIFT                                                       0
#define MBOX_3_01_MASK                                               0x00000001
#define MBOX_3_01_RD(src)                                (((src) & 0x00000001))
#define MBOX_3_01_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_2	*/ 
/*	 Fields mbox_4_15	 */
#define MBOX_4_152_WIDTH                                                      1
#define MBOX_4_152_SHIFT                                                     31
#define MBOX_4_152_MASK                                              0x80000000
#define MBOX_4_152_RD(src)                           (((src) & 0x80000000)>>31)
#define MBOX_4_152_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_4_14	 */
#define MBOX_4_142_WIDTH                                                      1
#define MBOX_4_142_SHIFT                                                     30
#define MBOX_4_142_MASK                                              0x40000000
#define MBOX_4_142_RD(src)                           (((src) & 0x40000000)>>30)
#define MBOX_4_142_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_4_13	 */
#define MBOX_4_132_WIDTH                                                      1
#define MBOX_4_132_SHIFT                                                     29
#define MBOX_4_132_MASK                                              0x20000000
#define MBOX_4_132_RD(src)                           (((src) & 0x20000000)>>29)
#define MBOX_4_132_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_4_12	 */
#define MBOX_4_122_WIDTH                                                      1
#define MBOX_4_122_SHIFT                                                     28
#define MBOX_4_122_MASK                                              0x10000000
#define MBOX_4_122_RD(src)                           (((src) & 0x10000000)>>28)
#define MBOX_4_122_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_4_11	 */
#define MBOX_4_112_WIDTH                                                      1
#define MBOX_4_112_SHIFT                                                     27
#define MBOX_4_112_MASK                                              0x08000000
#define MBOX_4_112_RD(src)                           (((src) & 0x08000000)>>27)
#define MBOX_4_112_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_4_10	 */
#define MBOX_4_102_WIDTH                                                      1
#define MBOX_4_102_SHIFT                                                     26
#define MBOX_4_102_MASK                                              0x04000000
#define MBOX_4_102_RD(src)                           (((src) & 0x04000000)>>26)
#define MBOX_4_102_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_4_9	 */
#define MBOX_4_92_WIDTH                                                       1
#define MBOX_4_92_SHIFT                                                      25
#define MBOX_4_92_MASK                                               0x02000000
#define MBOX_4_92_RD(src)                            (((src) & 0x02000000)>>25)
#define MBOX_4_92_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_4_8	 */
#define MBOX_4_82_WIDTH                                                       1
#define MBOX_4_82_SHIFT                                                      24
#define MBOX_4_82_MASK                                               0x01000000
#define MBOX_4_82_RD(src)                            (((src) & 0x01000000)>>24)
#define MBOX_4_82_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_4_7	 */
#define MBOX_4_72_WIDTH                                                       1
#define MBOX_4_72_SHIFT                                                      23
#define MBOX_4_72_MASK                                               0x00800000
#define MBOX_4_72_RD(src)                            (((src) & 0x00800000)>>23)
#define MBOX_4_72_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_4_6	 */
#define MBOX_4_62_WIDTH                                                       1
#define MBOX_4_62_SHIFT                                                      22
#define MBOX_4_62_MASK                                               0x00400000
#define MBOX_4_62_RD(src)                            (((src) & 0x00400000)>>22)
#define MBOX_4_62_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_4_5	 */
#define MBOX_4_52_WIDTH                                                       1
#define MBOX_4_52_SHIFT                                                      21
#define MBOX_4_52_MASK                                               0x00200000
#define MBOX_4_52_RD(src)                            (((src) & 0x00200000)>>21)
#define MBOX_4_52_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_4_4	 */
#define MBOX_4_42_WIDTH                                                       1
#define MBOX_4_42_SHIFT                                                      20
#define MBOX_4_42_MASK                                               0x00100000
#define MBOX_4_42_RD(src)                            (((src) & 0x00100000)>>20)
#define MBOX_4_42_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_4_3	 */
#define MBOX_4_32_WIDTH                                                       1
#define MBOX_4_32_SHIFT                                                      19
#define MBOX_4_32_MASK                                               0x00080000
#define MBOX_4_32_RD(src)                            (((src) & 0x00080000)>>19)
#define MBOX_4_32_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_4_2	 */
#define MBOX_4_22_WIDTH                                                       1
#define MBOX_4_22_SHIFT                                                      18
#define MBOX_4_22_MASK                                               0x00040000
#define MBOX_4_22_RD(src)                            (((src) & 0x00040000)>>18)
#define MBOX_4_22_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_4_1	 */
#define MBOX_4_12_WIDTH                                                       1
#define MBOX_4_12_SHIFT                                                      17
#define MBOX_4_12_MASK                                               0x00020000
#define MBOX_4_12_RD(src)                            (((src) & 0x00020000)>>17)
#define MBOX_4_12_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_4_0	 */
#define MBOX_4_02_WIDTH                                                       1
#define MBOX_4_02_SHIFT                                                      16
#define MBOX_4_02_MASK                                               0x00010000
#define MBOX_4_02_RD(src)                            (((src) & 0x00010000)>>16)
#define MBOX_4_02_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_5_15	 */
#define MBOX_5_152_WIDTH                                                      1
#define MBOX_5_152_SHIFT                                                     15
#define MBOX_5_152_MASK                                              0x00008000
#define MBOX_5_152_RD(src)                           (((src) & 0x00008000)>>15)
#define MBOX_5_152_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_5_14	 */
#define MBOX_5_142_WIDTH                                                      1
#define MBOX_5_142_SHIFT                                                     14
#define MBOX_5_142_MASK                                              0x00004000
#define MBOX_5_142_RD(src)                           (((src) & 0x00004000)>>14)
#define MBOX_5_142_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_5_13	 */
#define MBOX_5_132_WIDTH                                                      1
#define MBOX_5_132_SHIFT                                                     13
#define MBOX_5_132_MASK                                              0x00002000
#define MBOX_5_132_RD(src)                           (((src) & 0x00002000)>>13)
#define MBOX_5_132_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_5_12	 */
#define MBOX_5_122_WIDTH                                                      1
#define MBOX_5_122_SHIFT                                                     12
#define MBOX_5_122_MASK                                              0x00001000
#define MBOX_5_122_RD(src)                           (((src) & 0x00001000)>>12)
#define MBOX_5_122_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_5_11	 */
#define MBOX_5_112_WIDTH                                                      1
#define MBOX_5_112_SHIFT                                                     11
#define MBOX_5_112_MASK                                              0x00000800
#define MBOX_5_112_RD(src)                           (((src) & 0x00000800)>>11)
#define MBOX_5_112_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_5_10	 */
#define MBOX_5_102_WIDTH                                                      1
#define MBOX_5_102_SHIFT                                                     10
#define MBOX_5_102_MASK                                              0x00000400
#define MBOX_5_102_RD(src)                           (((src) & 0x00000400)>>10)
#define MBOX_5_102_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_5_9	 */
#define MBOX_5_92_WIDTH                                                       1
#define MBOX_5_92_SHIFT                                                       9
#define MBOX_5_92_MASK                                               0x00000200
#define MBOX_5_92_RD(src)                             (((src) & 0x00000200)>>9)
#define MBOX_5_92_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_5_8	 */
#define MBOX_5_82_WIDTH                                                       1
#define MBOX_5_82_SHIFT                                                       8
#define MBOX_5_82_MASK                                               0x00000100
#define MBOX_5_82_RD(src)                             (((src) & 0x00000100)>>8)
#define MBOX_5_82_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_5_7	 */
#define MBOX_5_72_WIDTH                                                       1
#define MBOX_5_72_SHIFT                                                       7
#define MBOX_5_72_MASK                                               0x00000080
#define MBOX_5_72_RD(src)                             (((src) & 0x00000080)>>7)
#define MBOX_5_72_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_5_6	 */
#define MBOX_5_62_WIDTH                                                       1
#define MBOX_5_62_SHIFT                                                       6
#define MBOX_5_62_MASK                                               0x00000040
#define MBOX_5_62_RD(src)                             (((src) & 0x00000040)>>6)
#define MBOX_5_62_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_5_5	 */
#define MBOX_5_52_WIDTH                                                       1
#define MBOX_5_52_SHIFT                                                       5
#define MBOX_5_52_MASK                                               0x00000020
#define MBOX_5_52_RD(src)                             (((src) & 0x00000020)>>5)
#define MBOX_5_52_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_5_4	 */
#define MBOX_5_42_WIDTH                                                       1
#define MBOX_5_42_SHIFT                                                       4
#define MBOX_5_42_MASK                                               0x00000010
#define MBOX_5_42_RD(src)                             (((src) & 0x00000010)>>4)
#define MBOX_5_42_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_5_3	 */
#define MBOX_5_32_WIDTH                                                       1
#define MBOX_5_32_SHIFT                                                       3
#define MBOX_5_32_MASK                                               0x00000008
#define MBOX_5_32_RD(src)                             (((src) & 0x00000008)>>3)
#define MBOX_5_32_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_5_2	 */
#define MBOX_5_22_WIDTH                                                       1
#define MBOX_5_22_SHIFT                                                       2
#define MBOX_5_22_MASK                                               0x00000004
#define MBOX_5_22_RD(src)                             (((src) & 0x00000004)>>2)
#define MBOX_5_22_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_5_1	 */
#define MBOX_5_12_WIDTH                                                       1
#define MBOX_5_12_SHIFT                                                       1
#define MBOX_5_12_MASK                                               0x00000002
#define MBOX_5_12_RD(src)                             (((src) & 0x00000002)>>1)
#define MBOX_5_12_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_5_0	 */
#define MBOX_5_02_WIDTH                                                       1
#define MBOX_5_02_SHIFT                                                       0
#define MBOX_5_02_MASK                                               0x00000001
#define MBOX_5_02_RD(src)                                (((src) & 0x00000001))
#define MBOX_5_02_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_3	*/ 
/*	 Fields mbox_6_15	 */
#define MBOX_6_153_WIDTH                                                      1
#define MBOX_6_153_SHIFT                                                     31
#define MBOX_6_153_MASK                                              0x80000000
#define MBOX_6_153_RD(src)                           (((src) & 0x80000000)>>31)
#define MBOX_6_153_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_6_14	 */
#define MBOX_6_143_WIDTH                                                      1
#define MBOX_6_143_SHIFT                                                     30
#define MBOX_6_143_MASK                                              0x40000000
#define MBOX_6_143_RD(src)                           (((src) & 0x40000000)>>30)
#define MBOX_6_143_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_6_13	 */
#define MBOX_6_133_WIDTH                                                      1
#define MBOX_6_133_SHIFT                                                     29
#define MBOX_6_133_MASK                                              0x20000000
#define MBOX_6_133_RD(src)                           (((src) & 0x20000000)>>29)
#define MBOX_6_133_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_6_12	 */
#define MBOX_6_123_WIDTH                                                      1
#define MBOX_6_123_SHIFT                                                     28
#define MBOX_6_123_MASK                                              0x10000000
#define MBOX_6_123_RD(src)                           (((src) & 0x10000000)>>28)
#define MBOX_6_123_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_6_11	 */
#define MBOX_6_113_WIDTH                                                      1
#define MBOX_6_113_SHIFT                                                     27
#define MBOX_6_113_MASK                                              0x08000000
#define MBOX_6_113_RD(src)                           (((src) & 0x08000000)>>27)
#define MBOX_6_113_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_6_10	 */
#define MBOX_6_103_WIDTH                                                      1
#define MBOX_6_103_SHIFT                                                     26
#define MBOX_6_103_MASK                                              0x04000000
#define MBOX_6_103_RD(src)                           (((src) & 0x04000000)>>26)
#define MBOX_6_103_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_6_9	 */
#define MBOX_6_93_WIDTH                                                       1
#define MBOX_6_93_SHIFT                                                      25
#define MBOX_6_93_MASK                                               0x02000000
#define MBOX_6_93_RD(src)                            (((src) & 0x02000000)>>25)
#define MBOX_6_93_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_6_8	 */
#define MBOX_6_83_WIDTH                                                       1
#define MBOX_6_83_SHIFT                                                      24
#define MBOX_6_83_MASK                                               0x01000000
#define MBOX_6_83_RD(src)                            (((src) & 0x01000000)>>24)
#define MBOX_6_83_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_6_7	 */
#define MBOX_6_73_WIDTH                                                       1
#define MBOX_6_73_SHIFT                                                      23
#define MBOX_6_73_MASK                                               0x00800000
#define MBOX_6_73_RD(src)                            (((src) & 0x00800000)>>23)
#define MBOX_6_73_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_6_6	 */
#define MBOX_6_63_WIDTH                                                       1
#define MBOX_6_63_SHIFT                                                      22
#define MBOX_6_63_MASK                                               0x00400000
#define MBOX_6_63_RD(src)                            (((src) & 0x00400000)>>22)
#define MBOX_6_63_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_6_5	 */
#define MBOX_6_53_WIDTH                                                       1
#define MBOX_6_53_SHIFT                                                      21
#define MBOX_6_53_MASK                                               0x00200000
#define MBOX_6_53_RD(src)                            (((src) & 0x00200000)>>21)
#define MBOX_6_53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_6_4	 */
#define MBOX_6_43_WIDTH                                                       1
#define MBOX_6_43_SHIFT                                                      20
#define MBOX_6_43_MASK                                               0x00100000
#define MBOX_6_43_RD(src)                            (((src) & 0x00100000)>>20)
#define MBOX_6_43_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_6_3	 */
#define MBOX_6_33_WIDTH                                                       1
#define MBOX_6_33_SHIFT                                                      19
#define MBOX_6_33_MASK                                               0x00080000
#define MBOX_6_33_RD(src)                            (((src) & 0x00080000)>>19)
#define MBOX_6_33_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_6_2	 */
#define MBOX_6_23_WIDTH                                                       1
#define MBOX_6_23_SHIFT                                                      18
#define MBOX_6_23_MASK                                               0x00040000
#define MBOX_6_23_RD(src)                            (((src) & 0x00040000)>>18)
#define MBOX_6_23_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_6_1	 */
#define MBOX_6_13_WIDTH                                                       1
#define MBOX_6_13_SHIFT                                                      17
#define MBOX_6_13_MASK                                               0x00020000
#define MBOX_6_13_RD(src)                            (((src) & 0x00020000)>>17)
#define MBOX_6_13_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_6_0	 */
#define MBOX_6_03_WIDTH                                                       1
#define MBOX_6_03_SHIFT                                                      16
#define MBOX_6_03_MASK                                               0x00010000
#define MBOX_6_03_RD(src)                            (((src) & 0x00010000)>>16)
#define MBOX_6_03_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_7_15	 */
#define MBOX_7_153_WIDTH                                                      1
#define MBOX_7_153_SHIFT                                                     15
#define MBOX_7_153_MASK                                              0x00008000
#define MBOX_7_153_RD(src)                           (((src) & 0x00008000)>>15)
#define MBOX_7_153_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_7_14	 */
#define MBOX_7_143_WIDTH                                                      1
#define MBOX_7_143_SHIFT                                                     14
#define MBOX_7_143_MASK                                              0x00004000
#define MBOX_7_143_RD(src)                           (((src) & 0x00004000)>>14)
#define MBOX_7_143_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_7_13	 */
#define MBOX_7_133_WIDTH                                                      1
#define MBOX_7_133_SHIFT                                                     13
#define MBOX_7_133_MASK                                              0x00002000
#define MBOX_7_133_RD(src)                           (((src) & 0x00002000)>>13)
#define MBOX_7_133_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_7_12	 */
#define MBOX_7_123_WIDTH                                                      1
#define MBOX_7_123_SHIFT                                                     12
#define MBOX_7_123_MASK                                              0x00001000
#define MBOX_7_123_RD(src)                           (((src) & 0x00001000)>>12)
#define MBOX_7_123_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_7_11	 */
#define MBOX_7_113_WIDTH                                                      1
#define MBOX_7_113_SHIFT                                                     11
#define MBOX_7_113_MASK                                              0x00000800
#define MBOX_7_113_RD(src)                           (((src) & 0x00000800)>>11)
#define MBOX_7_113_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_7_10	 */
#define MBOX_7_103_WIDTH                                                      1
#define MBOX_7_103_SHIFT                                                     10
#define MBOX_7_103_MASK                                              0x00000400
#define MBOX_7_103_RD(src)                           (((src) & 0x00000400)>>10)
#define MBOX_7_103_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_7_9	 */
#define MBOX_7_93_WIDTH                                                       1
#define MBOX_7_93_SHIFT                                                       9
#define MBOX_7_93_MASK                                               0x00000200
#define MBOX_7_93_RD(src)                             (((src) & 0x00000200)>>9)
#define MBOX_7_93_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_7_8	 */
#define MBOX_7_83_WIDTH                                                       1
#define MBOX_7_83_SHIFT                                                       8
#define MBOX_7_83_MASK                                               0x00000100
#define MBOX_7_83_RD(src)                             (((src) & 0x00000100)>>8)
#define MBOX_7_83_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_7_7	 */
#define MBOX_7_73_WIDTH                                                       1
#define MBOX_7_73_SHIFT                                                       7
#define MBOX_7_73_MASK                                               0x00000080
#define MBOX_7_73_RD(src)                             (((src) & 0x00000080)>>7)
#define MBOX_7_73_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_7_6	 */
#define MBOX_7_63_WIDTH                                                       1
#define MBOX_7_63_SHIFT                                                       6
#define MBOX_7_63_MASK                                               0x00000040
#define MBOX_7_63_RD(src)                             (((src) & 0x00000040)>>6)
#define MBOX_7_63_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_7_5	 */
#define MBOX_7_53_WIDTH                                                       1
#define MBOX_7_53_SHIFT                                                       5
#define MBOX_7_53_MASK                                               0x00000020
#define MBOX_7_53_RD(src)                             (((src) & 0x00000020)>>5)
#define MBOX_7_53_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_7_4	 */
#define MBOX_7_43_WIDTH                                                       1
#define MBOX_7_43_SHIFT                                                       4
#define MBOX_7_43_MASK                                               0x00000010
#define MBOX_7_43_RD(src)                             (((src) & 0x00000010)>>4)
#define MBOX_7_43_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_7_3	 */
#define MBOX_7_33_WIDTH                                                       1
#define MBOX_7_33_SHIFT                                                       3
#define MBOX_7_33_MASK                                               0x00000008
#define MBOX_7_33_RD(src)                             (((src) & 0x00000008)>>3)
#define MBOX_7_33_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_7_2	 */
#define MBOX_7_23_WIDTH                                                       1
#define MBOX_7_23_SHIFT                                                       2
#define MBOX_7_23_MASK                                               0x00000004
#define MBOX_7_23_RD(src)                             (((src) & 0x00000004)>>2)
#define MBOX_7_23_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_7_1	 */
#define MBOX_7_13_WIDTH                                                       1
#define MBOX_7_13_SHIFT                                                       1
#define MBOX_7_13_MASK                                               0x00000002
#define MBOX_7_13_RD(src)                             (((src) & 0x00000002)>>1)
#define MBOX_7_13_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_7_0	 */
#define MBOX_7_03_WIDTH                                                       1
#define MBOX_7_03_SHIFT                                                       0
#define MBOX_7_03_MASK                                               0x00000001
#define MBOX_7_03_RD(src)                                (((src) & 0x00000001))
#define MBOX_7_03_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_4	*/ 
/*	 Fields mbox_8_15	 */
#define MBOX_8_154_WIDTH                                                      1
#define MBOX_8_154_SHIFT                                                     31
#define MBOX_8_154_MASK                                              0x80000000
#define MBOX_8_154_RD(src)                           (((src) & 0x80000000)>>31)
#define MBOX_8_154_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_8_14	 */
#define MBOX_8_144_WIDTH                                                      1
#define MBOX_8_144_SHIFT                                                     30
#define MBOX_8_144_MASK                                              0x40000000
#define MBOX_8_144_RD(src)                           (((src) & 0x40000000)>>30)
#define MBOX_8_144_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_8_13	 */
#define MBOX_8_134_WIDTH                                                      1
#define MBOX_8_134_SHIFT                                                     29
#define MBOX_8_134_MASK                                              0x20000000
#define MBOX_8_134_RD(src)                           (((src) & 0x20000000)>>29)
#define MBOX_8_134_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_8_12	 */
#define MBOX_8_124_WIDTH                                                      1
#define MBOX_8_124_SHIFT                                                     28
#define MBOX_8_124_MASK                                              0x10000000
#define MBOX_8_124_RD(src)                           (((src) & 0x10000000)>>28)
#define MBOX_8_124_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_8_11	 */
#define MBOX_8_114_WIDTH                                                      1
#define MBOX_8_114_SHIFT                                                     27
#define MBOX_8_114_MASK                                              0x08000000
#define MBOX_8_114_RD(src)                           (((src) & 0x08000000)>>27)
#define MBOX_8_114_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_8_10	 */
#define MBOX_8_104_WIDTH                                                      1
#define MBOX_8_104_SHIFT                                                     26
#define MBOX_8_104_MASK                                              0x04000000
#define MBOX_8_104_RD(src)                           (((src) & 0x04000000)>>26)
#define MBOX_8_104_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_8_9	 */
#define MBOX_8_94_WIDTH                                                       1
#define MBOX_8_94_SHIFT                                                      25
#define MBOX_8_94_MASK                                               0x02000000
#define MBOX_8_94_RD(src)                            (((src) & 0x02000000)>>25)
#define MBOX_8_94_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_8_8	 */
#define MBOX_8_84_WIDTH                                                       1
#define MBOX_8_84_SHIFT                                                      24
#define MBOX_8_84_MASK                                               0x01000000
#define MBOX_8_84_RD(src)                            (((src) & 0x01000000)>>24)
#define MBOX_8_84_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_8_7	 */
#define MBOX_8_74_WIDTH                                                       1
#define MBOX_8_74_SHIFT                                                      23
#define MBOX_8_74_MASK                                               0x00800000
#define MBOX_8_74_RD(src)                            (((src) & 0x00800000)>>23)
#define MBOX_8_74_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_8_6	 */
#define MBOX_8_64_WIDTH                                                       1
#define MBOX_8_64_SHIFT                                                      22
#define MBOX_8_64_MASK                                               0x00400000
#define MBOX_8_64_RD(src)                            (((src) & 0x00400000)>>22)
#define MBOX_8_64_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_8_5	 */
#define MBOX_8_54_WIDTH                                                       1
#define MBOX_8_54_SHIFT                                                      21
#define MBOX_8_54_MASK                                               0x00200000
#define MBOX_8_54_RD(src)                            (((src) & 0x00200000)>>21)
#define MBOX_8_54_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_8_4	 */
#define MBOX_8_44_WIDTH                                                       1
#define MBOX_8_44_SHIFT                                                      20
#define MBOX_8_44_MASK                                               0x00100000
#define MBOX_8_44_RD(src)                            (((src) & 0x00100000)>>20)
#define MBOX_8_44_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_8_3	 */
#define MBOX_8_34_WIDTH                                                       1
#define MBOX_8_34_SHIFT                                                      19
#define MBOX_8_34_MASK                                               0x00080000
#define MBOX_8_34_RD(src)                            (((src) & 0x00080000)>>19)
#define MBOX_8_34_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_8_2	 */
#define MBOX_8_24_WIDTH                                                       1
#define MBOX_8_24_SHIFT                                                      18
#define MBOX_8_24_MASK                                               0x00040000
#define MBOX_8_24_RD(src)                            (((src) & 0x00040000)>>18)
#define MBOX_8_24_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_8_1	 */
#define MBOX_8_14_WIDTH                                                       1
#define MBOX_8_14_SHIFT                                                      17
#define MBOX_8_14_MASK                                               0x00020000
#define MBOX_8_14_RD(src)                            (((src) & 0x00020000)>>17)
#define MBOX_8_14_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_8_0	 */
#define MBOX_8_04_WIDTH                                                       1
#define MBOX_8_04_SHIFT                                                      16
#define MBOX_8_04_MASK                                               0x00010000
#define MBOX_8_04_RD(src)                            (((src) & 0x00010000)>>16)
#define MBOX_8_04_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_9_15	 */
#define MBOX_9_154_WIDTH                                                      1
#define MBOX_9_154_SHIFT                                                     15
#define MBOX_9_154_MASK                                              0x00008000
#define MBOX_9_154_RD(src)                           (((src) & 0x00008000)>>15)
#define MBOX_9_154_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_9_14	 */
#define MBOX_9_144_WIDTH                                                      1
#define MBOX_9_144_SHIFT                                                     14
#define MBOX_9_144_MASK                                              0x00004000
#define MBOX_9_144_RD(src)                           (((src) & 0x00004000)>>14)
#define MBOX_9_144_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_9_13	 */
#define MBOX_9_134_WIDTH                                                      1
#define MBOX_9_134_SHIFT                                                     13
#define MBOX_9_134_MASK                                              0x00002000
#define MBOX_9_134_RD(src)                           (((src) & 0x00002000)>>13)
#define MBOX_9_134_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_9_12	 */
#define MBOX_9_124_WIDTH                                                      1
#define MBOX_9_124_SHIFT                                                     12
#define MBOX_9_124_MASK                                              0x00001000
#define MBOX_9_124_RD(src)                           (((src) & 0x00001000)>>12)
#define MBOX_9_124_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_9_11	 */
#define MBOX_9_114_WIDTH                                                      1
#define MBOX_9_114_SHIFT                                                     11
#define MBOX_9_114_MASK                                              0x00000800
#define MBOX_9_114_RD(src)                           (((src) & 0x00000800)>>11)
#define MBOX_9_114_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_9_10	 */
#define MBOX_9_104_WIDTH                                                      1
#define MBOX_9_104_SHIFT                                                     10
#define MBOX_9_104_MASK                                              0x00000400
#define MBOX_9_104_RD(src)                           (((src) & 0x00000400)>>10)
#define MBOX_9_104_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_9_9	 */
#define MBOX_9_94_WIDTH                                                       1
#define MBOX_9_94_SHIFT                                                       9
#define MBOX_9_94_MASK                                               0x00000200
#define MBOX_9_94_RD(src)                             (((src) & 0x00000200)>>9)
#define MBOX_9_94_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_9_8	 */
#define MBOX_9_84_WIDTH                                                       1
#define MBOX_9_84_SHIFT                                                       8
#define MBOX_9_84_MASK                                               0x00000100
#define MBOX_9_84_RD(src)                             (((src) & 0x00000100)>>8)
#define MBOX_9_84_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_9_7	 */
#define MBOX_9_74_WIDTH                                                       1
#define MBOX_9_74_SHIFT                                                       7
#define MBOX_9_74_MASK                                               0x00000080
#define MBOX_9_74_RD(src)                             (((src) & 0x00000080)>>7)
#define MBOX_9_74_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_9_6	 */
#define MBOX_9_64_WIDTH                                                       1
#define MBOX_9_64_SHIFT                                                       6
#define MBOX_9_64_MASK                                               0x00000040
#define MBOX_9_64_RD(src)                             (((src) & 0x00000040)>>6)
#define MBOX_9_64_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_9_5	 */
#define MBOX_9_54_WIDTH                                                       1
#define MBOX_9_54_SHIFT                                                       5
#define MBOX_9_54_MASK                                               0x00000020
#define MBOX_9_54_RD(src)                             (((src) & 0x00000020)>>5)
#define MBOX_9_54_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_9_4	 */
#define MBOX_9_44_WIDTH                                                       1
#define MBOX_9_44_SHIFT                                                       4
#define MBOX_9_44_MASK                                               0x00000010
#define MBOX_9_44_RD(src)                             (((src) & 0x00000010)>>4)
#define MBOX_9_44_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_9_3	 */
#define MBOX_9_34_WIDTH                                                       1
#define MBOX_9_34_SHIFT                                                       3
#define MBOX_9_34_MASK                                               0x00000008
#define MBOX_9_34_RD(src)                             (((src) & 0x00000008)>>3)
#define MBOX_9_34_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_9_2	 */
#define MBOX_9_24_WIDTH                                                       1
#define MBOX_9_24_SHIFT                                                       2
#define MBOX_9_24_MASK                                               0x00000004
#define MBOX_9_24_RD(src)                             (((src) & 0x00000004)>>2)
#define MBOX_9_24_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_9_1	 */
#define MBOX_9_14_WIDTH                                                       1
#define MBOX_9_14_SHIFT                                                       1
#define MBOX_9_14_MASK                                               0x00000002
#define MBOX_9_14_RD(src)                             (((src) & 0x00000002)>>1)
#define MBOX_9_14_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_9_0	 */
#define MBOX_9_04_WIDTH                                                       1
#define MBOX_9_04_SHIFT                                                       0
#define MBOX_9_04_MASK                                               0x00000001
#define MBOX_9_04_RD(src)                                (((src) & 0x00000001))
#define MBOX_9_04_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_5	*/ 
/*	 Fields mbox_10_15	 */
#define MBOX_10_155_WIDTH                                                     1
#define MBOX_10_155_SHIFT                                                    31
#define MBOX_10_155_MASK                                             0x80000000
#define MBOX_10_155_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_10_155_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_10_14	 */
#define MBOX_10_145_WIDTH                                                     1
#define MBOX_10_145_SHIFT                                                    30
#define MBOX_10_145_MASK                                             0x40000000
#define MBOX_10_145_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_10_145_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_10_13	 */
#define MBOX_10_135_WIDTH                                                     1
#define MBOX_10_135_SHIFT                                                    29
#define MBOX_10_135_MASK                                             0x20000000
#define MBOX_10_135_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_10_135_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_10_12	 */
#define MBOX_10_125_WIDTH                                                     1
#define MBOX_10_125_SHIFT                                                    28
#define MBOX_10_125_MASK                                             0x10000000
#define MBOX_10_125_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_10_125_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_10_11	 */
#define MBOX_10_115_WIDTH                                                     1
#define MBOX_10_115_SHIFT                                                    27
#define MBOX_10_115_MASK                                             0x08000000
#define MBOX_10_115_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_10_115_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_10_10	 */
#define MBOX_10_105_WIDTH                                                     1
#define MBOX_10_105_SHIFT                                                    26
#define MBOX_10_105_MASK                                             0x04000000
#define MBOX_10_105_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_10_105_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_10_9	 */
#define MBOX_10_95_WIDTH                                                      1
#define MBOX_10_95_SHIFT                                                     25
#define MBOX_10_95_MASK                                              0x02000000
#define MBOX_10_95_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_10_95_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_10_8	 */
#define MBOX_10_85_WIDTH                                                      1
#define MBOX_10_85_SHIFT                                                     24
#define MBOX_10_85_MASK                                              0x01000000
#define MBOX_10_85_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_10_85_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_10_7	 */
#define MBOX_10_75_WIDTH                                                      1
#define MBOX_10_75_SHIFT                                                     23
#define MBOX_10_75_MASK                                              0x00800000
#define MBOX_10_75_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_10_75_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_10_6	 */
#define MBOX_10_65_WIDTH                                                      1
#define MBOX_10_65_SHIFT                                                     22
#define MBOX_10_65_MASK                                              0x00400000
#define MBOX_10_65_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_10_65_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_10_5	 */
#define MBOX_10_55_WIDTH                                                      1
#define MBOX_10_55_SHIFT                                                     21
#define MBOX_10_55_MASK                                              0x00200000
#define MBOX_10_55_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_10_55_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_10_4	 */
#define MBOX_10_45_WIDTH                                                      1
#define MBOX_10_45_SHIFT                                                     20
#define MBOX_10_45_MASK                                              0x00100000
#define MBOX_10_45_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_10_45_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_10_3	 */
#define MBOX_10_35_WIDTH                                                      1
#define MBOX_10_35_SHIFT                                                     19
#define MBOX_10_35_MASK                                              0x00080000
#define MBOX_10_35_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_10_35_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_10_2	 */
#define MBOX_10_25_WIDTH                                                      1
#define MBOX_10_25_SHIFT                                                     18
#define MBOX_10_25_MASK                                              0x00040000
#define MBOX_10_25_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_10_25_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_10_1	 */
#define MBOX_10_15_WIDTH                                                      1
#define MBOX_10_15_SHIFT                                                     17
#define MBOX_10_15_MASK                                              0x00020000
#define MBOX_10_15_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_10_15_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_10_0	 */
#define MBOX_10_05_WIDTH                                                      1
#define MBOX_10_05_SHIFT                                                     16
#define MBOX_10_05_MASK                                              0x00010000
#define MBOX_10_05_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_10_05_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_11_15	 */
#define MBOX_11_155_WIDTH                                                     1
#define MBOX_11_155_SHIFT                                                    15
#define MBOX_11_155_MASK                                             0x00008000
#define MBOX_11_155_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_11_155_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_11_14	 */
#define MBOX_11_145_WIDTH                                                     1
#define MBOX_11_145_SHIFT                                                    14
#define MBOX_11_145_MASK                                             0x00004000
#define MBOX_11_145_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_11_145_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_11_13	 */
#define MBOX_11_135_WIDTH                                                     1
#define MBOX_11_135_SHIFT                                                    13
#define MBOX_11_135_MASK                                             0x00002000
#define MBOX_11_135_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_11_135_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_11_12	 */
#define MBOX_11_125_WIDTH                                                     1
#define MBOX_11_125_SHIFT                                                    12
#define MBOX_11_125_MASK                                             0x00001000
#define MBOX_11_125_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_11_125_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_11_11	 */
#define MBOX_11_115_WIDTH                                                     1
#define MBOX_11_115_SHIFT                                                    11
#define MBOX_11_115_MASK                                             0x00000800
#define MBOX_11_115_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_11_115_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_11_10	 */
#define MBOX_11_105_WIDTH                                                     1
#define MBOX_11_105_SHIFT                                                    10
#define MBOX_11_105_MASK                                             0x00000400
#define MBOX_11_105_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_11_105_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_11_9	 */
#define MBOX_11_95_WIDTH                                                      1
#define MBOX_11_95_SHIFT                                                      9
#define MBOX_11_95_MASK                                              0x00000200
#define MBOX_11_95_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_11_95_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_11_8	 */
#define MBOX_11_85_WIDTH                                                      1
#define MBOX_11_85_SHIFT                                                      8
#define MBOX_11_85_MASK                                              0x00000100
#define MBOX_11_85_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_11_85_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_11_7	 */
#define MBOX_11_75_WIDTH                                                      1
#define MBOX_11_75_SHIFT                                                      7
#define MBOX_11_75_MASK                                              0x00000080
#define MBOX_11_75_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_11_75_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_11_6	 */
#define MBOX_11_65_WIDTH                                                      1
#define MBOX_11_65_SHIFT                                                      6
#define MBOX_11_65_MASK                                              0x00000040
#define MBOX_11_65_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_11_65_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_11_5	 */
#define MBOX_11_55_WIDTH                                                      1
#define MBOX_11_55_SHIFT                                                      5
#define MBOX_11_55_MASK                                              0x00000020
#define MBOX_11_55_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_11_55_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_11_4	 */
#define MBOX_11_45_WIDTH                                                      1
#define MBOX_11_45_SHIFT                                                      4
#define MBOX_11_45_MASK                                              0x00000010
#define MBOX_11_45_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_11_45_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_11_3	 */
#define MBOX_11_35_WIDTH                                                      1
#define MBOX_11_35_SHIFT                                                      3
#define MBOX_11_35_MASK                                              0x00000008
#define MBOX_11_35_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_11_35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_11_2	 */
#define MBOX_11_25_WIDTH                                                      1
#define MBOX_11_25_SHIFT                                                      2
#define MBOX_11_25_MASK                                              0x00000004
#define MBOX_11_25_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_11_25_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_11_1	 */
#define MBOX_11_15_WIDTH                                                      1
#define MBOX_11_15_SHIFT                                                      1
#define MBOX_11_15_MASK                                              0x00000002
#define MBOX_11_15_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_11_15_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_11_0	 */
#define MBOX_11_05_WIDTH                                                      1
#define MBOX_11_05_SHIFT                                                      0
#define MBOX_11_05_MASK                                              0x00000001
#define MBOX_11_05_RD(src)                               (((src) & 0x00000001))
#define MBOX_11_05_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_6	*/ 
/*	 Fields mbox_12_15	 */
#define MBOX_12_156_WIDTH                                                     1
#define MBOX_12_156_SHIFT                                                    31
#define MBOX_12_156_MASK                                             0x80000000
#define MBOX_12_156_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_12_156_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_12_14	 */
#define MBOX_12_146_WIDTH                                                     1
#define MBOX_12_146_SHIFT                                                    30
#define MBOX_12_146_MASK                                             0x40000000
#define MBOX_12_146_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_12_146_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_12_13	 */
#define MBOX_12_136_WIDTH                                                     1
#define MBOX_12_136_SHIFT                                                    29
#define MBOX_12_136_MASK                                             0x20000000
#define MBOX_12_136_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_12_136_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_12_12	 */
#define MBOX_12_126_WIDTH                                                     1
#define MBOX_12_126_SHIFT                                                    28
#define MBOX_12_126_MASK                                             0x10000000
#define MBOX_12_126_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_12_126_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_12_11	 */
#define MBOX_12_116_WIDTH                                                     1
#define MBOX_12_116_SHIFT                                                    27
#define MBOX_12_116_MASK                                             0x08000000
#define MBOX_12_116_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_12_116_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_12_10	 */
#define MBOX_12_106_WIDTH                                                     1
#define MBOX_12_106_SHIFT                                                    26
#define MBOX_12_106_MASK                                             0x04000000
#define MBOX_12_106_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_12_106_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_12_9	 */
#define MBOX_12_96_WIDTH                                                      1
#define MBOX_12_96_SHIFT                                                     25
#define MBOX_12_96_MASK                                              0x02000000
#define MBOX_12_96_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_12_96_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_12_8	 */
#define MBOX_12_86_WIDTH                                                      1
#define MBOX_12_86_SHIFT                                                     24
#define MBOX_12_86_MASK                                              0x01000000
#define MBOX_12_86_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_12_86_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_12_7	 */
#define MBOX_12_76_WIDTH                                                      1
#define MBOX_12_76_SHIFT                                                     23
#define MBOX_12_76_MASK                                              0x00800000
#define MBOX_12_76_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_12_76_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_12_6	 */
#define MBOX_12_66_WIDTH                                                      1
#define MBOX_12_66_SHIFT                                                     22
#define MBOX_12_66_MASK                                              0x00400000
#define MBOX_12_66_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_12_66_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_12_5	 */
#define MBOX_12_56_WIDTH                                                      1
#define MBOX_12_56_SHIFT                                                     21
#define MBOX_12_56_MASK                                              0x00200000
#define MBOX_12_56_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_12_56_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_12_4	 */
#define MBOX_12_46_WIDTH                                                      1
#define MBOX_12_46_SHIFT                                                     20
#define MBOX_12_46_MASK                                              0x00100000
#define MBOX_12_46_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_12_46_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_12_3	 */
#define MBOX_12_36_WIDTH                                                      1
#define MBOX_12_36_SHIFT                                                     19
#define MBOX_12_36_MASK                                              0x00080000
#define MBOX_12_36_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_12_36_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_12_2	 */
#define MBOX_12_26_WIDTH                                                      1
#define MBOX_12_26_SHIFT                                                     18
#define MBOX_12_26_MASK                                              0x00040000
#define MBOX_12_26_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_12_26_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_12_1	 */
#define MBOX_12_16_WIDTH                                                      1
#define MBOX_12_16_SHIFT                                                     17
#define MBOX_12_16_MASK                                              0x00020000
#define MBOX_12_16_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_12_16_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_12_0	 */
#define MBOX_12_06_WIDTH                                                      1
#define MBOX_12_06_SHIFT                                                     16
#define MBOX_12_06_MASK                                              0x00010000
#define MBOX_12_06_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_12_06_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_13_15	 */
#define MBOX_13_156_WIDTH                                                     1
#define MBOX_13_156_SHIFT                                                    15
#define MBOX_13_156_MASK                                             0x00008000
#define MBOX_13_156_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_13_156_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_13_14	 */
#define MBOX_13_146_WIDTH                                                     1
#define MBOX_13_146_SHIFT                                                    14
#define MBOX_13_146_MASK                                             0x00004000
#define MBOX_13_146_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_13_146_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_13_13	 */
#define MBOX_13_136_WIDTH                                                     1
#define MBOX_13_136_SHIFT                                                    13
#define MBOX_13_136_MASK                                             0x00002000
#define MBOX_13_136_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_13_136_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_13_12	 */
#define MBOX_13_126_WIDTH                                                     1
#define MBOX_13_126_SHIFT                                                    12
#define MBOX_13_126_MASK                                             0x00001000
#define MBOX_13_126_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_13_126_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_13_11	 */
#define MBOX_13_116_WIDTH                                                     1
#define MBOX_13_116_SHIFT                                                    11
#define MBOX_13_116_MASK                                             0x00000800
#define MBOX_13_116_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_13_116_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_13_10	 */
#define MBOX_13_106_WIDTH                                                     1
#define MBOX_13_106_SHIFT                                                    10
#define MBOX_13_106_MASK                                             0x00000400
#define MBOX_13_106_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_13_106_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_13_9	 */
#define MBOX_13_96_WIDTH                                                      1
#define MBOX_13_96_SHIFT                                                      9
#define MBOX_13_96_MASK                                              0x00000200
#define MBOX_13_96_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_13_96_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_13_8	 */
#define MBOX_13_86_WIDTH                                                      1
#define MBOX_13_86_SHIFT                                                      8
#define MBOX_13_86_MASK                                              0x00000100
#define MBOX_13_86_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_13_86_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_13_7	 */
#define MBOX_13_76_WIDTH                                                      1
#define MBOX_13_76_SHIFT                                                      7
#define MBOX_13_76_MASK                                              0x00000080
#define MBOX_13_76_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_13_76_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_13_6	 */
#define MBOX_13_66_WIDTH                                                      1
#define MBOX_13_66_SHIFT                                                      6
#define MBOX_13_66_MASK                                              0x00000040
#define MBOX_13_66_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_13_66_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_13_5	 */
#define MBOX_13_56_WIDTH                                                      1
#define MBOX_13_56_SHIFT                                                      5
#define MBOX_13_56_MASK                                              0x00000020
#define MBOX_13_56_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_13_56_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_13_4	 */
#define MBOX_13_46_WIDTH                                                      1
#define MBOX_13_46_SHIFT                                                      4
#define MBOX_13_46_MASK                                              0x00000010
#define MBOX_13_46_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_13_46_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_13_3	 */
#define MBOX_13_36_WIDTH                                                      1
#define MBOX_13_36_SHIFT                                                      3
#define MBOX_13_36_MASK                                              0x00000008
#define MBOX_13_36_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_13_36_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_13_2	 */
#define MBOX_13_26_WIDTH                                                      1
#define MBOX_13_26_SHIFT                                                      2
#define MBOX_13_26_MASK                                              0x00000004
#define MBOX_13_26_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_13_26_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_13_1	 */
#define MBOX_13_16_WIDTH                                                      1
#define MBOX_13_16_SHIFT                                                      1
#define MBOX_13_16_MASK                                              0x00000002
#define MBOX_13_16_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_13_16_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_13_0	 */
#define MBOX_13_06_WIDTH                                                      1
#define MBOX_13_06_SHIFT                                                      0
#define MBOX_13_06_MASK                                              0x00000001
#define MBOX_13_06_RD(src)                               (((src) & 0x00000001))
#define MBOX_13_06_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_7	*/ 
/*	 Fields mbox_14_15	 */
#define MBOX_14_157_WIDTH                                                     1
#define MBOX_14_157_SHIFT                                                    31
#define MBOX_14_157_MASK                                             0x80000000
#define MBOX_14_157_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_14_157_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_14_14	 */
#define MBOX_14_147_WIDTH                                                     1
#define MBOX_14_147_SHIFT                                                    30
#define MBOX_14_147_MASK                                             0x40000000
#define MBOX_14_147_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_14_147_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_14_13	 */
#define MBOX_14_137_WIDTH                                                     1
#define MBOX_14_137_SHIFT                                                    29
#define MBOX_14_137_MASK                                             0x20000000
#define MBOX_14_137_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_14_137_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_14_12	 */
#define MBOX_14_127_WIDTH                                                     1
#define MBOX_14_127_SHIFT                                                    28
#define MBOX_14_127_MASK                                             0x10000000
#define MBOX_14_127_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_14_127_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_14_11	 */
#define MBOX_14_117_WIDTH                                                     1
#define MBOX_14_117_SHIFT                                                    27
#define MBOX_14_117_MASK                                             0x08000000
#define MBOX_14_117_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_14_117_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_14_10	 */
#define MBOX_14_107_WIDTH                                                     1
#define MBOX_14_107_SHIFT                                                    26
#define MBOX_14_107_MASK                                             0x04000000
#define MBOX_14_107_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_14_107_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_14_9	 */
#define MBOX_14_97_WIDTH                                                      1
#define MBOX_14_97_SHIFT                                                     25
#define MBOX_14_97_MASK                                              0x02000000
#define MBOX_14_97_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_14_97_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_14_8	 */
#define MBOX_14_87_WIDTH                                                      1
#define MBOX_14_87_SHIFT                                                     24
#define MBOX_14_87_MASK                                              0x01000000
#define MBOX_14_87_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_14_87_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_14_7	 */
#define MBOX_14_77_WIDTH                                                      1
#define MBOX_14_77_SHIFT                                                     23
#define MBOX_14_77_MASK                                              0x00800000
#define MBOX_14_77_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_14_77_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_14_6	 */
#define MBOX_14_67_WIDTH                                                      1
#define MBOX_14_67_SHIFT                                                     22
#define MBOX_14_67_MASK                                              0x00400000
#define MBOX_14_67_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_14_67_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_14_5	 */
#define MBOX_14_57_WIDTH                                                      1
#define MBOX_14_57_SHIFT                                                     21
#define MBOX_14_57_MASK                                              0x00200000
#define MBOX_14_57_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_14_57_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_14_4	 */
#define MBOX_14_47_WIDTH                                                      1
#define MBOX_14_47_SHIFT                                                     20
#define MBOX_14_47_MASK                                              0x00100000
#define MBOX_14_47_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_14_47_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_14_3	 */
#define MBOX_14_37_WIDTH                                                      1
#define MBOX_14_37_SHIFT                                                     19
#define MBOX_14_37_MASK                                              0x00080000
#define MBOX_14_37_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_14_37_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_14_2	 */
#define MBOX_14_27_WIDTH                                                      1
#define MBOX_14_27_SHIFT                                                     18
#define MBOX_14_27_MASK                                              0x00040000
#define MBOX_14_27_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_14_27_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_14_1	 */
#define MBOX_14_17_WIDTH                                                      1
#define MBOX_14_17_SHIFT                                                     17
#define MBOX_14_17_MASK                                              0x00020000
#define MBOX_14_17_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_14_17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_14_0	 */
#define MBOX_14_07_WIDTH                                                      1
#define MBOX_14_07_SHIFT                                                     16
#define MBOX_14_07_MASK                                              0x00010000
#define MBOX_14_07_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_14_07_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_15_15	 */
#define MBOX_15_157_WIDTH                                                     1
#define MBOX_15_157_SHIFT                                                    15
#define MBOX_15_157_MASK                                             0x00008000
#define MBOX_15_157_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_15_157_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_15_14	 */
#define MBOX_15_147_WIDTH                                                     1
#define MBOX_15_147_SHIFT                                                    14
#define MBOX_15_147_MASK                                             0x00004000
#define MBOX_15_147_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_15_147_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_15_13	 */
#define MBOX_15_137_WIDTH                                                     1
#define MBOX_15_137_SHIFT                                                    13
#define MBOX_15_137_MASK                                             0x00002000
#define MBOX_15_137_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_15_137_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_15_12	 */
#define MBOX_15_127_WIDTH                                                     1
#define MBOX_15_127_SHIFT                                                    12
#define MBOX_15_127_MASK                                             0x00001000
#define MBOX_15_127_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_15_127_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_15_11	 */
#define MBOX_15_117_WIDTH                                                     1
#define MBOX_15_117_SHIFT                                                    11
#define MBOX_15_117_MASK                                             0x00000800
#define MBOX_15_117_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_15_117_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_15_10	 */
#define MBOX_15_107_WIDTH                                                     1
#define MBOX_15_107_SHIFT                                                    10
#define MBOX_15_107_MASK                                             0x00000400
#define MBOX_15_107_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_15_107_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_15_9	 */
#define MBOX_15_97_WIDTH                                                      1
#define MBOX_15_97_SHIFT                                                      9
#define MBOX_15_97_MASK                                              0x00000200
#define MBOX_15_97_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_15_97_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_15_8	 */
#define MBOX_15_87_WIDTH                                                      1
#define MBOX_15_87_SHIFT                                                      8
#define MBOX_15_87_MASK                                              0x00000100
#define MBOX_15_87_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_15_87_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_15_7	 */
#define MBOX_15_77_WIDTH                                                      1
#define MBOX_15_77_SHIFT                                                      7
#define MBOX_15_77_MASK                                              0x00000080
#define MBOX_15_77_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_15_77_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_15_6	 */
#define MBOX_15_67_WIDTH                                                      1
#define MBOX_15_67_SHIFT                                                      6
#define MBOX_15_67_MASK                                              0x00000040
#define MBOX_15_67_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_15_67_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_15_5	 */
#define MBOX_15_57_WIDTH                                                      1
#define MBOX_15_57_SHIFT                                                      5
#define MBOX_15_57_MASK                                              0x00000020
#define MBOX_15_57_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_15_57_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_15_4	 */
#define MBOX_15_47_WIDTH                                                      1
#define MBOX_15_47_SHIFT                                                      4
#define MBOX_15_47_MASK                                              0x00000010
#define MBOX_15_47_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_15_47_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_15_3	 */
#define MBOX_15_37_WIDTH                                                      1
#define MBOX_15_37_SHIFT                                                      3
#define MBOX_15_37_MASK                                              0x00000008
#define MBOX_15_37_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_15_37_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_15_2	 */
#define MBOX_15_27_WIDTH                                                      1
#define MBOX_15_27_SHIFT                                                      2
#define MBOX_15_27_MASK                                              0x00000004
#define MBOX_15_27_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_15_27_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_15_1	 */
#define MBOX_15_17_WIDTH                                                      1
#define MBOX_15_17_SHIFT                                                      1
#define MBOX_15_17_MASK                                              0x00000002
#define MBOX_15_17_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_15_17_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_15_0	 */
#define MBOX_15_07_WIDTH                                                      1
#define MBOX_15_07_SHIFT                                                      0
#define MBOX_15_07_MASK                                              0x00000001
#define MBOX_15_07_RD(src)                               (((src) & 0x00000001))
#define MBOX_15_07_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_8	*/ 
/*	 Fields mbox_16_15	 */
#define MBOX_16_158_WIDTH                                                     1
#define MBOX_16_158_SHIFT                                                    31
#define MBOX_16_158_MASK                                             0x80000000
#define MBOX_16_158_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_16_158_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_16_14	 */
#define MBOX_16_148_WIDTH                                                     1
#define MBOX_16_148_SHIFT                                                    30
#define MBOX_16_148_MASK                                             0x40000000
#define MBOX_16_148_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_16_148_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_16_13	 */
#define MBOX_16_138_WIDTH                                                     1
#define MBOX_16_138_SHIFT                                                    29
#define MBOX_16_138_MASK                                             0x20000000
#define MBOX_16_138_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_16_138_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_16_12	 */
#define MBOX_16_128_WIDTH                                                     1
#define MBOX_16_128_SHIFT                                                    28
#define MBOX_16_128_MASK                                             0x10000000
#define MBOX_16_128_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_16_128_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_16_11	 */
#define MBOX_16_118_WIDTH                                                     1
#define MBOX_16_118_SHIFT                                                    27
#define MBOX_16_118_MASK                                             0x08000000
#define MBOX_16_118_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_16_118_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_16_10	 */
#define MBOX_16_108_WIDTH                                                     1
#define MBOX_16_108_SHIFT                                                    26
#define MBOX_16_108_MASK                                             0x04000000
#define MBOX_16_108_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_16_108_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_16_9	 */
#define MBOX_16_98_WIDTH                                                      1
#define MBOX_16_98_SHIFT                                                     25
#define MBOX_16_98_MASK                                              0x02000000
#define MBOX_16_98_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_16_98_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_16_8	 */
#define MBOX_16_88_WIDTH                                                      1
#define MBOX_16_88_SHIFT                                                     24
#define MBOX_16_88_MASK                                              0x01000000
#define MBOX_16_88_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_16_88_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_16_7	 */
#define MBOX_16_78_WIDTH                                                      1
#define MBOX_16_78_SHIFT                                                     23
#define MBOX_16_78_MASK                                              0x00800000
#define MBOX_16_78_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_16_78_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_16_6	 */
#define MBOX_16_68_WIDTH                                                      1
#define MBOX_16_68_SHIFT                                                     22
#define MBOX_16_68_MASK                                              0x00400000
#define MBOX_16_68_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_16_68_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_16_5	 */
#define MBOX_16_58_WIDTH                                                      1
#define MBOX_16_58_SHIFT                                                     21
#define MBOX_16_58_MASK                                              0x00200000
#define MBOX_16_58_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_16_58_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_16_4	 */
#define MBOX_16_48_WIDTH                                                      1
#define MBOX_16_48_SHIFT                                                     20
#define MBOX_16_48_MASK                                              0x00100000
#define MBOX_16_48_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_16_48_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_16_3	 */
#define MBOX_16_38_WIDTH                                                      1
#define MBOX_16_38_SHIFT                                                     19
#define MBOX_16_38_MASK                                              0x00080000
#define MBOX_16_38_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_16_38_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_16_2	 */
#define MBOX_16_28_WIDTH                                                      1
#define MBOX_16_28_SHIFT                                                     18
#define MBOX_16_28_MASK                                              0x00040000
#define MBOX_16_28_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_16_28_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_16_1	 */
#define MBOX_16_18_WIDTH                                                      1
#define MBOX_16_18_SHIFT                                                     17
#define MBOX_16_18_MASK                                              0x00020000
#define MBOX_16_18_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_16_18_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_16_0	 */
#define MBOX_16_08_WIDTH                                                      1
#define MBOX_16_08_SHIFT                                                     16
#define MBOX_16_08_MASK                                              0x00010000
#define MBOX_16_08_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_16_08_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_17_15	 */
#define MBOX_17_158_WIDTH                                                     1
#define MBOX_17_158_SHIFT                                                    15
#define MBOX_17_158_MASK                                             0x00008000
#define MBOX_17_158_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_17_158_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_17_14	 */
#define MBOX_17_148_WIDTH                                                     1
#define MBOX_17_148_SHIFT                                                    14
#define MBOX_17_148_MASK                                             0x00004000
#define MBOX_17_148_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_17_148_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_17_13	 */
#define MBOX_17_138_WIDTH                                                     1
#define MBOX_17_138_SHIFT                                                    13
#define MBOX_17_138_MASK                                             0x00002000
#define MBOX_17_138_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_17_138_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_17_12	 */
#define MBOX_17_128_WIDTH                                                     1
#define MBOX_17_128_SHIFT                                                    12
#define MBOX_17_128_MASK                                             0x00001000
#define MBOX_17_128_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_17_128_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_17_11	 */
#define MBOX_17_118_WIDTH                                                     1
#define MBOX_17_118_SHIFT                                                    11
#define MBOX_17_118_MASK                                             0x00000800
#define MBOX_17_118_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_17_118_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_17_10	 */
#define MBOX_17_108_WIDTH                                                     1
#define MBOX_17_108_SHIFT                                                    10
#define MBOX_17_108_MASK                                             0x00000400
#define MBOX_17_108_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_17_108_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_17_9	 */
#define MBOX_17_98_WIDTH                                                      1
#define MBOX_17_98_SHIFT                                                      9
#define MBOX_17_98_MASK                                              0x00000200
#define MBOX_17_98_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_17_98_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_17_8	 */
#define MBOX_17_88_WIDTH                                                      1
#define MBOX_17_88_SHIFT                                                      8
#define MBOX_17_88_MASK                                              0x00000100
#define MBOX_17_88_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_17_88_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_17_7	 */
#define MBOX_17_78_WIDTH                                                      1
#define MBOX_17_78_SHIFT                                                      7
#define MBOX_17_78_MASK                                              0x00000080
#define MBOX_17_78_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_17_78_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_17_6	 */
#define MBOX_17_68_WIDTH                                                      1
#define MBOX_17_68_SHIFT                                                      6
#define MBOX_17_68_MASK                                              0x00000040
#define MBOX_17_68_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_17_68_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_17_5	 */
#define MBOX_17_58_WIDTH                                                      1
#define MBOX_17_58_SHIFT                                                      5
#define MBOX_17_58_MASK                                              0x00000020
#define MBOX_17_58_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_17_58_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_17_4	 */
#define MBOX_17_48_WIDTH                                                      1
#define MBOX_17_48_SHIFT                                                      4
#define MBOX_17_48_MASK                                              0x00000010
#define MBOX_17_48_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_17_48_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_17_3	 */
#define MBOX_17_38_WIDTH                                                      1
#define MBOX_17_38_SHIFT                                                      3
#define MBOX_17_38_MASK                                              0x00000008
#define MBOX_17_38_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_17_38_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_17_2	 */
#define MBOX_17_28_WIDTH                                                      1
#define MBOX_17_28_SHIFT                                                      2
#define MBOX_17_28_MASK                                              0x00000004
#define MBOX_17_28_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_17_28_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_17_1	 */
#define MBOX_17_18_WIDTH                                                      1
#define MBOX_17_18_SHIFT                                                      1
#define MBOX_17_18_MASK                                              0x00000002
#define MBOX_17_18_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_17_18_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_17_0	 */
#define MBOX_17_08_WIDTH                                                      1
#define MBOX_17_08_SHIFT                                                      0
#define MBOX_17_08_MASK                                              0x00000001
#define MBOX_17_08_RD(src)                               (((src) & 0x00000001))
#define MBOX_17_08_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_9	*/ 
/*	 Fields mbox_18_15	 */
#define MBOX_18_159_WIDTH                                                     1
#define MBOX_18_159_SHIFT                                                    31
#define MBOX_18_159_MASK                                             0x80000000
#define MBOX_18_159_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_18_159_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_18_14	 */
#define MBOX_18_149_WIDTH                                                     1
#define MBOX_18_149_SHIFT                                                    30
#define MBOX_18_149_MASK                                             0x40000000
#define MBOX_18_149_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_18_149_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_18_13	 */
#define MBOX_18_139_WIDTH                                                     1
#define MBOX_18_139_SHIFT                                                    29
#define MBOX_18_139_MASK                                             0x20000000
#define MBOX_18_139_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_18_139_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_18_12	 */
#define MBOX_18_129_WIDTH                                                     1
#define MBOX_18_129_SHIFT                                                    28
#define MBOX_18_129_MASK                                             0x10000000
#define MBOX_18_129_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_18_129_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_18_11	 */
#define MBOX_18_119_WIDTH                                                     1
#define MBOX_18_119_SHIFT                                                    27
#define MBOX_18_119_MASK                                             0x08000000
#define MBOX_18_119_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_18_119_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_18_10	 */
#define MBOX_18_109_WIDTH                                                     1
#define MBOX_18_109_SHIFT                                                    26
#define MBOX_18_109_MASK                                             0x04000000
#define MBOX_18_109_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_18_109_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_18_9	 */
#define MBOX_18_99_WIDTH                                                      1
#define MBOX_18_99_SHIFT                                                     25
#define MBOX_18_99_MASK                                              0x02000000
#define MBOX_18_99_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_18_99_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_18_8	 */
#define MBOX_18_89_WIDTH                                                      1
#define MBOX_18_89_SHIFT                                                     24
#define MBOX_18_89_MASK                                              0x01000000
#define MBOX_18_89_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_18_89_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_18_7	 */
#define MBOX_18_79_WIDTH                                                      1
#define MBOX_18_79_SHIFT                                                     23
#define MBOX_18_79_MASK                                              0x00800000
#define MBOX_18_79_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_18_79_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_18_6	 */
#define MBOX_18_69_WIDTH                                                      1
#define MBOX_18_69_SHIFT                                                     22
#define MBOX_18_69_MASK                                              0x00400000
#define MBOX_18_69_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_18_69_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_18_5	 */
#define MBOX_18_59_WIDTH                                                      1
#define MBOX_18_59_SHIFT                                                     21
#define MBOX_18_59_MASK                                              0x00200000
#define MBOX_18_59_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_18_59_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_18_4	 */
#define MBOX_18_49_WIDTH                                                      1
#define MBOX_18_49_SHIFT                                                     20
#define MBOX_18_49_MASK                                              0x00100000
#define MBOX_18_49_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_18_49_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_18_3	 */
#define MBOX_18_39_WIDTH                                                      1
#define MBOX_18_39_SHIFT                                                     19
#define MBOX_18_39_MASK                                              0x00080000
#define MBOX_18_39_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_18_39_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_18_2	 */
#define MBOX_18_29_WIDTH                                                      1
#define MBOX_18_29_SHIFT                                                     18
#define MBOX_18_29_MASK                                              0x00040000
#define MBOX_18_29_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_18_29_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_18_1	 */
#define MBOX_18_19_WIDTH                                                      1
#define MBOX_18_19_SHIFT                                                     17
#define MBOX_18_19_MASK                                              0x00020000
#define MBOX_18_19_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_18_19_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_18_0	 */
#define MBOX_18_09_WIDTH                                                      1
#define MBOX_18_09_SHIFT                                                     16
#define MBOX_18_09_MASK                                              0x00010000
#define MBOX_18_09_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_18_09_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_19_15	 */
#define MBOX_19_159_WIDTH                                                     1
#define MBOX_19_159_SHIFT                                                    15
#define MBOX_19_159_MASK                                             0x00008000
#define MBOX_19_159_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_19_159_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_19_14	 */
#define MBOX_19_149_WIDTH                                                     1
#define MBOX_19_149_SHIFT                                                    14
#define MBOX_19_149_MASK                                             0x00004000
#define MBOX_19_149_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_19_149_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_19_13	 */
#define MBOX_19_139_WIDTH                                                     1
#define MBOX_19_139_SHIFT                                                    13
#define MBOX_19_139_MASK                                             0x00002000
#define MBOX_19_139_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_19_139_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_19_12	 */
#define MBOX_19_129_WIDTH                                                     1
#define MBOX_19_129_SHIFT                                                    12
#define MBOX_19_129_MASK                                             0x00001000
#define MBOX_19_129_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_19_129_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_19_11	 */
#define MBOX_19_119_WIDTH                                                     1
#define MBOX_19_119_SHIFT                                                    11
#define MBOX_19_119_MASK                                             0x00000800
#define MBOX_19_119_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_19_119_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_19_10	 */
#define MBOX_19_109_WIDTH                                                     1
#define MBOX_19_109_SHIFT                                                    10
#define MBOX_19_109_MASK                                             0x00000400
#define MBOX_19_109_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_19_109_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_19_9	 */
#define MBOX_19_99_WIDTH                                                      1
#define MBOX_19_99_SHIFT                                                      9
#define MBOX_19_99_MASK                                              0x00000200
#define MBOX_19_99_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_19_99_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_19_8	 */
#define MBOX_19_89_WIDTH                                                      1
#define MBOX_19_89_SHIFT                                                      8
#define MBOX_19_89_MASK                                              0x00000100
#define MBOX_19_89_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_19_89_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_19_7	 */
#define MBOX_19_79_WIDTH                                                      1
#define MBOX_19_79_SHIFT                                                      7
#define MBOX_19_79_MASK                                              0x00000080
#define MBOX_19_79_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_19_79_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_19_6	 */
#define MBOX_19_69_WIDTH                                                      1
#define MBOX_19_69_SHIFT                                                      6
#define MBOX_19_69_MASK                                              0x00000040
#define MBOX_19_69_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_19_69_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_19_5	 */
#define MBOX_19_59_WIDTH                                                      1
#define MBOX_19_59_SHIFT                                                      5
#define MBOX_19_59_MASK                                              0x00000020
#define MBOX_19_59_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_19_59_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_19_4	 */
#define MBOX_19_49_WIDTH                                                      1
#define MBOX_19_49_SHIFT                                                      4
#define MBOX_19_49_MASK                                              0x00000010
#define MBOX_19_49_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_19_49_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_19_3	 */
#define MBOX_19_39_WIDTH                                                      1
#define MBOX_19_39_SHIFT                                                      3
#define MBOX_19_39_MASK                                              0x00000008
#define MBOX_19_39_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_19_39_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_19_2	 */
#define MBOX_19_29_WIDTH                                                      1
#define MBOX_19_29_SHIFT                                                      2
#define MBOX_19_29_MASK                                              0x00000004
#define MBOX_19_29_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_19_29_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_19_1	 */
#define MBOX_19_19_WIDTH                                                      1
#define MBOX_19_19_SHIFT                                                      1
#define MBOX_19_19_MASK                                              0x00000002
#define MBOX_19_19_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_19_19_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_19_0	 */
#define MBOX_19_09_WIDTH                                                      1
#define MBOX_19_09_SHIFT                                                      0
#define MBOX_19_09_MASK                                              0x00000001
#define MBOX_19_09_RD(src)                               (((src) & 0x00000001))
#define MBOX_19_09_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_10	*/ 
/*	 Fields mbox_20_15	 */
#define MBOX_20_150_WIDTH                                                     1
#define MBOX_20_150_SHIFT                                                    31
#define MBOX_20_150_MASK                                             0x80000000
#define MBOX_20_150_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_20_150_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_20_14	 */
#define MBOX_20_140_WIDTH                                                     1
#define MBOX_20_140_SHIFT                                                    30
#define MBOX_20_140_MASK                                             0x40000000
#define MBOX_20_140_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_20_140_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_20_13	 */
#define MBOX_20_130_WIDTH                                                     1
#define MBOX_20_130_SHIFT                                                    29
#define MBOX_20_130_MASK                                             0x20000000
#define MBOX_20_130_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_20_130_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_20_12	 */
#define MBOX_20_120_WIDTH                                                     1
#define MBOX_20_120_SHIFT                                                    28
#define MBOX_20_120_MASK                                             0x10000000
#define MBOX_20_120_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_20_120_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_20_11	 */
#define MBOX_20_110_WIDTH                                                     1
#define MBOX_20_110_SHIFT                                                    27
#define MBOX_20_110_MASK                                             0x08000000
#define MBOX_20_110_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_20_110_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_20_10	 */
#define MBOX_20_100_WIDTH                                                     1
#define MBOX_20_100_SHIFT                                                    26
#define MBOX_20_100_MASK                                             0x04000000
#define MBOX_20_100_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_20_100_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_20_9	 */
#define MBOX_20_90_WIDTH                                                      1
#define MBOX_20_90_SHIFT                                                     25
#define MBOX_20_90_MASK                                              0x02000000
#define MBOX_20_90_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_20_90_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_20_8	 */
#define MBOX_20_80_WIDTH                                                      1
#define MBOX_20_80_SHIFT                                                     24
#define MBOX_20_80_MASK                                              0x01000000
#define MBOX_20_80_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_20_80_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_20_7	 */
#define MBOX_20_70_WIDTH                                                      1
#define MBOX_20_70_SHIFT                                                     23
#define MBOX_20_70_MASK                                              0x00800000
#define MBOX_20_70_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_20_70_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_20_6	 */
#define MBOX_20_60_WIDTH                                                      1
#define MBOX_20_60_SHIFT                                                     22
#define MBOX_20_60_MASK                                              0x00400000
#define MBOX_20_60_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_20_60_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_20_5	 */
#define MBOX_20_50_WIDTH                                                      1
#define MBOX_20_50_SHIFT                                                     21
#define MBOX_20_50_MASK                                              0x00200000
#define MBOX_20_50_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_20_50_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_20_4	 */
#define MBOX_20_40_WIDTH                                                      1
#define MBOX_20_40_SHIFT                                                     20
#define MBOX_20_40_MASK                                              0x00100000
#define MBOX_20_40_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_20_40_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_20_3	 */
#define MBOX_20_30_WIDTH                                                      1
#define MBOX_20_30_SHIFT                                                     19
#define MBOX_20_30_MASK                                              0x00080000
#define MBOX_20_30_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_20_30_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_20_2	 */
#define MBOX_20_20_WIDTH                                                      1
#define MBOX_20_20_SHIFT                                                     18
#define MBOX_20_20_MASK                                              0x00040000
#define MBOX_20_20_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_20_20_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_20_1	 */
#define MBOX_20_10_WIDTH                                                      1
#define MBOX_20_10_SHIFT                                                     17
#define MBOX_20_10_MASK                                              0x00020000
#define MBOX_20_10_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_20_10_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_20_0	 */
#define MBOX_20_00_WIDTH                                                      1
#define MBOX_20_00_SHIFT                                                     16
#define MBOX_20_00_MASK                                              0x00010000
#define MBOX_20_00_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_20_00_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_21_15	 */
#define MBOX_21_150_WIDTH                                                     1
#define MBOX_21_150_SHIFT                                                    15
#define MBOX_21_150_MASK                                             0x00008000
#define MBOX_21_150_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_21_150_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_21_14	 */
#define MBOX_21_140_WIDTH                                                     1
#define MBOX_21_140_SHIFT                                                    14
#define MBOX_21_140_MASK                                             0x00004000
#define MBOX_21_140_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_21_140_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_21_13	 */
#define MBOX_21_130_WIDTH                                                     1
#define MBOX_21_130_SHIFT                                                    13
#define MBOX_21_130_MASK                                             0x00002000
#define MBOX_21_130_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_21_130_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_21_12	 */
#define MBOX_21_120_WIDTH                                                     1
#define MBOX_21_120_SHIFT                                                    12
#define MBOX_21_120_MASK                                             0x00001000
#define MBOX_21_120_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_21_120_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_21_11	 */
#define MBOX_21_110_WIDTH                                                     1
#define MBOX_21_110_SHIFT                                                    11
#define MBOX_21_110_MASK                                             0x00000800
#define MBOX_21_110_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_21_110_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_21_10	 */
#define MBOX_21_100_WIDTH                                                     1
#define MBOX_21_100_SHIFT                                                    10
#define MBOX_21_100_MASK                                             0x00000400
#define MBOX_21_100_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_21_100_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_21_9	 */
#define MBOX_21_90_WIDTH                                                      1
#define MBOX_21_90_SHIFT                                                      9
#define MBOX_21_90_MASK                                              0x00000200
#define MBOX_21_90_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_21_90_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_21_8	 */
#define MBOX_21_80_WIDTH                                                      1
#define MBOX_21_80_SHIFT                                                      8
#define MBOX_21_80_MASK                                              0x00000100
#define MBOX_21_80_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_21_80_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_21_7	 */
#define MBOX_21_70_WIDTH                                                      1
#define MBOX_21_70_SHIFT                                                      7
#define MBOX_21_70_MASK                                              0x00000080
#define MBOX_21_70_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_21_70_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_21_6	 */
#define MBOX_21_60_WIDTH                                                      1
#define MBOX_21_60_SHIFT                                                      6
#define MBOX_21_60_MASK                                              0x00000040
#define MBOX_21_60_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_21_60_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_21_5	 */
#define MBOX_21_50_WIDTH                                                      1
#define MBOX_21_50_SHIFT                                                      5
#define MBOX_21_50_MASK                                              0x00000020
#define MBOX_21_50_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_21_50_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_21_4	 */
#define MBOX_21_40_WIDTH                                                      1
#define MBOX_21_40_SHIFT                                                      4
#define MBOX_21_40_MASK                                              0x00000010
#define MBOX_21_40_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_21_40_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_21_3	 */
#define MBOX_21_30_WIDTH                                                      1
#define MBOX_21_30_SHIFT                                                      3
#define MBOX_21_30_MASK                                              0x00000008
#define MBOX_21_30_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_21_30_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_21_2	 */
#define MBOX_21_20_WIDTH                                                      1
#define MBOX_21_20_SHIFT                                                      2
#define MBOX_21_20_MASK                                              0x00000004
#define MBOX_21_20_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_21_20_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_21_1	 */
#define MBOX_21_10_WIDTH                                                      1
#define MBOX_21_10_SHIFT                                                      1
#define MBOX_21_10_MASK                                              0x00000002
#define MBOX_21_10_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_21_10_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_21_0	 */
#define MBOX_21_00_WIDTH                                                      1
#define MBOX_21_00_SHIFT                                                      0
#define MBOX_21_00_MASK                                              0x00000001
#define MBOX_21_00_RD(src)                               (((src) & 0x00000001))
#define MBOX_21_00_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_11	*/ 
/*	 Fields mbox_22_15	 */
#define MBOX_22_151_WIDTH                                                     1
#define MBOX_22_151_SHIFT                                                    31
#define MBOX_22_151_MASK                                             0x80000000
#define MBOX_22_151_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_22_151_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_22_14	 */
#define MBOX_22_141_WIDTH                                                     1
#define MBOX_22_141_SHIFT                                                    30
#define MBOX_22_141_MASK                                             0x40000000
#define MBOX_22_141_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_22_141_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_22_13	 */
#define MBOX_22_131_WIDTH                                                     1
#define MBOX_22_131_SHIFT                                                    29
#define MBOX_22_131_MASK                                             0x20000000
#define MBOX_22_131_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_22_131_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_22_12	 */
#define MBOX_22_121_WIDTH                                                     1
#define MBOX_22_121_SHIFT                                                    28
#define MBOX_22_121_MASK                                             0x10000000
#define MBOX_22_121_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_22_121_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_22_11	 */
#define MBOX_22_111_WIDTH                                                     1
#define MBOX_22_111_SHIFT                                                    27
#define MBOX_22_111_MASK                                             0x08000000
#define MBOX_22_111_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_22_111_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_22_10	 */
#define MBOX_22_101_WIDTH                                                     1
#define MBOX_22_101_SHIFT                                                    26
#define MBOX_22_101_MASK                                             0x04000000
#define MBOX_22_101_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_22_101_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_22_9	 */
#define MBOX_22_91_WIDTH                                                      1
#define MBOX_22_91_SHIFT                                                     25
#define MBOX_22_91_MASK                                              0x02000000
#define MBOX_22_91_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_22_91_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_22_8	 */
#define MBOX_22_81_WIDTH                                                      1
#define MBOX_22_81_SHIFT                                                     24
#define MBOX_22_81_MASK                                              0x01000000
#define MBOX_22_81_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_22_81_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_22_7	 */
#define MBOX_22_71_WIDTH                                                      1
#define MBOX_22_71_SHIFT                                                     23
#define MBOX_22_71_MASK                                              0x00800000
#define MBOX_22_71_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_22_71_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_22_6	 */
#define MBOX_22_61_WIDTH                                                      1
#define MBOX_22_61_SHIFT                                                     22
#define MBOX_22_61_MASK                                              0x00400000
#define MBOX_22_61_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_22_61_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_22_5	 */
#define MBOX_22_51_WIDTH                                                      1
#define MBOX_22_51_SHIFT                                                     21
#define MBOX_22_51_MASK                                              0x00200000
#define MBOX_22_51_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_22_51_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_22_4	 */
#define MBOX_22_41_WIDTH                                                      1
#define MBOX_22_41_SHIFT                                                     20
#define MBOX_22_41_MASK                                              0x00100000
#define MBOX_22_41_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_22_41_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_22_3	 */
#define MBOX_22_31_WIDTH                                                      1
#define MBOX_22_31_SHIFT                                                     19
#define MBOX_22_31_MASK                                              0x00080000
#define MBOX_22_31_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_22_31_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_22_2	 */
#define MBOX_22_21_WIDTH                                                      1
#define MBOX_22_21_SHIFT                                                     18
#define MBOX_22_21_MASK                                              0x00040000
#define MBOX_22_21_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_22_21_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_22_1	 */
#define MBOX_22_11_WIDTH                                                      1
#define MBOX_22_11_SHIFT                                                     17
#define MBOX_22_11_MASK                                              0x00020000
#define MBOX_22_11_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_22_11_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_22_0	 */
#define MBOX_22_01_WIDTH                                                      1
#define MBOX_22_01_SHIFT                                                     16
#define MBOX_22_01_MASK                                              0x00010000
#define MBOX_22_01_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_22_01_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_23_15	 */
#define MBOX_23_151_WIDTH                                                     1
#define MBOX_23_151_SHIFT                                                    15
#define MBOX_23_151_MASK                                             0x00008000
#define MBOX_23_151_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_23_151_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_23_14	 */
#define MBOX_23_141_WIDTH                                                     1
#define MBOX_23_141_SHIFT                                                    14
#define MBOX_23_141_MASK                                             0x00004000
#define MBOX_23_141_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_23_141_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_23_13	 */
#define MBOX_23_131_WIDTH                                                     1
#define MBOX_23_131_SHIFT                                                    13
#define MBOX_23_131_MASK                                             0x00002000
#define MBOX_23_131_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_23_131_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_23_12	 */
#define MBOX_23_121_WIDTH                                                     1
#define MBOX_23_121_SHIFT                                                    12
#define MBOX_23_121_MASK                                             0x00001000
#define MBOX_23_121_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_23_121_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_23_11	 */
#define MBOX_23_111_WIDTH                                                     1
#define MBOX_23_111_SHIFT                                                    11
#define MBOX_23_111_MASK                                             0x00000800
#define MBOX_23_111_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_23_111_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_23_10	 */
#define MBOX_23_101_WIDTH                                                     1
#define MBOX_23_101_SHIFT                                                    10
#define MBOX_23_101_MASK                                             0x00000400
#define MBOX_23_101_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_23_101_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_23_9	 */
#define MBOX_23_91_WIDTH                                                      1
#define MBOX_23_91_SHIFT                                                      9
#define MBOX_23_91_MASK                                              0x00000200
#define MBOX_23_91_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_23_91_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_23_8	 */
#define MBOX_23_81_WIDTH                                                      1
#define MBOX_23_81_SHIFT                                                      8
#define MBOX_23_81_MASK                                              0x00000100
#define MBOX_23_81_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_23_81_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_23_7	 */
#define MBOX_23_71_WIDTH                                                      1
#define MBOX_23_71_SHIFT                                                      7
#define MBOX_23_71_MASK                                              0x00000080
#define MBOX_23_71_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_23_71_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_23_6	 */
#define MBOX_23_61_WIDTH                                                      1
#define MBOX_23_61_SHIFT                                                      6
#define MBOX_23_61_MASK                                              0x00000040
#define MBOX_23_61_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_23_61_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_23_5	 */
#define MBOX_23_51_WIDTH                                                      1
#define MBOX_23_51_SHIFT                                                      5
#define MBOX_23_51_MASK                                              0x00000020
#define MBOX_23_51_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_23_51_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_23_4	 */
#define MBOX_23_41_WIDTH                                                      1
#define MBOX_23_41_SHIFT                                                      4
#define MBOX_23_41_MASK                                              0x00000010
#define MBOX_23_41_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_23_41_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_23_3	 */
#define MBOX_23_31_WIDTH                                                      1
#define MBOX_23_31_SHIFT                                                      3
#define MBOX_23_31_MASK                                              0x00000008
#define MBOX_23_31_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_23_31_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_23_2	 */
#define MBOX_23_21_WIDTH                                                      1
#define MBOX_23_21_SHIFT                                                      2
#define MBOX_23_21_MASK                                              0x00000004
#define MBOX_23_21_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_23_21_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_23_1	 */
#define MBOX_23_11_WIDTH                                                      1
#define MBOX_23_11_SHIFT                                                      1
#define MBOX_23_11_MASK                                              0x00000002
#define MBOX_23_11_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_23_11_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_23_0	 */
#define MBOX_23_01_WIDTH                                                      1
#define MBOX_23_01_SHIFT                                                      0
#define MBOX_23_01_MASK                                              0x00000001
#define MBOX_23_01_RD(src)                               (((src) & 0x00000001))
#define MBOX_23_01_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_12	*/ 
/*	 Fields mbox_24_15	 */
#define MBOX_24_152_WIDTH                                                     1
#define MBOX_24_152_SHIFT                                                    31
#define MBOX_24_152_MASK                                             0x80000000
#define MBOX_24_152_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_24_152_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_24_14	 */
#define MBOX_24_142_WIDTH                                                     1
#define MBOX_24_142_SHIFT                                                    30
#define MBOX_24_142_MASK                                             0x40000000
#define MBOX_24_142_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_24_142_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_24_13	 */
#define MBOX_24_132_WIDTH                                                     1
#define MBOX_24_132_SHIFT                                                    29
#define MBOX_24_132_MASK                                             0x20000000
#define MBOX_24_132_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_24_132_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_24_12	 */
#define MBOX_24_122_WIDTH                                                     1
#define MBOX_24_122_SHIFT                                                    28
#define MBOX_24_122_MASK                                             0x10000000
#define MBOX_24_122_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_24_122_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_24_11	 */
#define MBOX_24_112_WIDTH                                                     1
#define MBOX_24_112_SHIFT                                                    27
#define MBOX_24_112_MASK                                             0x08000000
#define MBOX_24_112_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_24_112_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_24_10	 */
#define MBOX_24_102_WIDTH                                                     1
#define MBOX_24_102_SHIFT                                                    26
#define MBOX_24_102_MASK                                             0x04000000
#define MBOX_24_102_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_24_102_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_24_9	 */
#define MBOX_24_92_WIDTH                                                      1
#define MBOX_24_92_SHIFT                                                     25
#define MBOX_24_92_MASK                                              0x02000000
#define MBOX_24_92_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_24_92_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_24_8	 */
#define MBOX_24_82_WIDTH                                                      1
#define MBOX_24_82_SHIFT                                                     24
#define MBOX_24_82_MASK                                              0x01000000
#define MBOX_24_82_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_24_82_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_24_7	 */
#define MBOX_24_72_WIDTH                                                      1
#define MBOX_24_72_SHIFT                                                     23
#define MBOX_24_72_MASK                                              0x00800000
#define MBOX_24_72_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_24_72_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_24_6	 */
#define MBOX_24_62_WIDTH                                                      1
#define MBOX_24_62_SHIFT                                                     22
#define MBOX_24_62_MASK                                              0x00400000
#define MBOX_24_62_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_24_62_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_24_5	 */
#define MBOX_24_52_WIDTH                                                      1
#define MBOX_24_52_SHIFT                                                     21
#define MBOX_24_52_MASK                                              0x00200000
#define MBOX_24_52_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_24_52_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_24_4	 */
#define MBOX_24_42_WIDTH                                                      1
#define MBOX_24_42_SHIFT                                                     20
#define MBOX_24_42_MASK                                              0x00100000
#define MBOX_24_42_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_24_42_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_24_3	 */
#define MBOX_24_32_WIDTH                                                      1
#define MBOX_24_32_SHIFT                                                     19
#define MBOX_24_32_MASK                                              0x00080000
#define MBOX_24_32_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_24_32_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_24_2	 */
#define MBOX_24_22_WIDTH                                                      1
#define MBOX_24_22_SHIFT                                                     18
#define MBOX_24_22_MASK                                              0x00040000
#define MBOX_24_22_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_24_22_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_24_1	 */
#define MBOX_24_12_WIDTH                                                      1
#define MBOX_24_12_SHIFT                                                     17
#define MBOX_24_12_MASK                                              0x00020000
#define MBOX_24_12_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_24_12_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_24_0	 */
#define MBOX_24_02_WIDTH                                                      1
#define MBOX_24_02_SHIFT                                                     16
#define MBOX_24_02_MASK                                              0x00010000
#define MBOX_24_02_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_24_02_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_25_15	 */
#define MBOX_25_152_WIDTH                                                     1
#define MBOX_25_152_SHIFT                                                    15
#define MBOX_25_152_MASK                                             0x00008000
#define MBOX_25_152_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_25_152_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_25_14	 */
#define MBOX_25_142_WIDTH                                                     1
#define MBOX_25_142_SHIFT                                                    14
#define MBOX_25_142_MASK                                             0x00004000
#define MBOX_25_142_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_25_142_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_25_13	 */
#define MBOX_25_132_WIDTH                                                     1
#define MBOX_25_132_SHIFT                                                    13
#define MBOX_25_132_MASK                                             0x00002000
#define MBOX_25_132_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_25_132_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_25_12	 */
#define MBOX_25_122_WIDTH                                                     1
#define MBOX_25_122_SHIFT                                                    12
#define MBOX_25_122_MASK                                             0x00001000
#define MBOX_25_122_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_25_122_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_25_11	 */
#define MBOX_25_112_WIDTH                                                     1
#define MBOX_25_112_SHIFT                                                    11
#define MBOX_25_112_MASK                                             0x00000800
#define MBOX_25_112_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_25_112_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_25_10	 */
#define MBOX_25_102_WIDTH                                                     1
#define MBOX_25_102_SHIFT                                                    10
#define MBOX_25_102_MASK                                             0x00000400
#define MBOX_25_102_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_25_102_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_25_9	 */
#define MBOX_25_92_WIDTH                                                      1
#define MBOX_25_92_SHIFT                                                      9
#define MBOX_25_92_MASK                                              0x00000200
#define MBOX_25_92_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_25_92_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_25_8	 */
#define MBOX_25_82_WIDTH                                                      1
#define MBOX_25_82_SHIFT                                                      8
#define MBOX_25_82_MASK                                              0x00000100
#define MBOX_25_82_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_25_82_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_25_7	 */
#define MBOX_25_72_WIDTH                                                      1
#define MBOX_25_72_SHIFT                                                      7
#define MBOX_25_72_MASK                                              0x00000080
#define MBOX_25_72_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_25_72_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_25_6	 */
#define MBOX_25_62_WIDTH                                                      1
#define MBOX_25_62_SHIFT                                                      6
#define MBOX_25_62_MASK                                              0x00000040
#define MBOX_25_62_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_25_62_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_25_5	 */
#define MBOX_25_52_WIDTH                                                      1
#define MBOX_25_52_SHIFT                                                      5
#define MBOX_25_52_MASK                                              0x00000020
#define MBOX_25_52_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_25_52_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_25_4	 */
#define MBOX_25_42_WIDTH                                                      1
#define MBOX_25_42_SHIFT                                                      4
#define MBOX_25_42_MASK                                              0x00000010
#define MBOX_25_42_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_25_42_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_25_3	 */
#define MBOX_25_32_WIDTH                                                      1
#define MBOX_25_32_SHIFT                                                      3
#define MBOX_25_32_MASK                                              0x00000008
#define MBOX_25_32_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_25_32_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_25_2	 */
#define MBOX_25_22_WIDTH                                                      1
#define MBOX_25_22_SHIFT                                                      2
#define MBOX_25_22_MASK                                              0x00000004
#define MBOX_25_22_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_25_22_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_25_1	 */
#define MBOX_25_12_WIDTH                                                      1
#define MBOX_25_12_SHIFT                                                      1
#define MBOX_25_12_MASK                                              0x00000002
#define MBOX_25_12_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_25_12_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_25_0	 */
#define MBOX_25_02_WIDTH                                                      1
#define MBOX_25_02_SHIFT                                                      0
#define MBOX_25_02_MASK                                              0x00000001
#define MBOX_25_02_RD(src)                               (((src) & 0x00000001))
#define MBOX_25_02_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_13	*/ 
/*	 Fields mbox_26_15	 */
#define MBOX_26_153_WIDTH                                                     1
#define MBOX_26_153_SHIFT                                                    31
#define MBOX_26_153_MASK                                             0x80000000
#define MBOX_26_153_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_26_153_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_26_14	 */
#define MBOX_26_143_WIDTH                                                     1
#define MBOX_26_143_SHIFT                                                    30
#define MBOX_26_143_MASK                                             0x40000000
#define MBOX_26_143_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_26_143_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_26_13	 */
#define MBOX_26_133_WIDTH                                                     1
#define MBOX_26_133_SHIFT                                                    29
#define MBOX_26_133_MASK                                             0x20000000
#define MBOX_26_133_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_26_133_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_26_12	 */
#define MBOX_26_123_WIDTH                                                     1
#define MBOX_26_123_SHIFT                                                    28
#define MBOX_26_123_MASK                                             0x10000000
#define MBOX_26_123_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_26_123_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_26_11	 */
#define MBOX_26_113_WIDTH                                                     1
#define MBOX_26_113_SHIFT                                                    27
#define MBOX_26_113_MASK                                             0x08000000
#define MBOX_26_113_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_26_113_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_26_10	 */
#define MBOX_26_103_WIDTH                                                     1
#define MBOX_26_103_SHIFT                                                    26
#define MBOX_26_103_MASK                                             0x04000000
#define MBOX_26_103_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_26_103_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_26_9	 */
#define MBOX_26_93_WIDTH                                                      1
#define MBOX_26_93_SHIFT                                                     25
#define MBOX_26_93_MASK                                              0x02000000
#define MBOX_26_93_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_26_93_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_26_8	 */
#define MBOX_26_83_WIDTH                                                      1
#define MBOX_26_83_SHIFT                                                     24
#define MBOX_26_83_MASK                                              0x01000000
#define MBOX_26_83_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_26_83_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_26_7	 */
#define MBOX_26_73_WIDTH                                                      1
#define MBOX_26_73_SHIFT                                                     23
#define MBOX_26_73_MASK                                              0x00800000
#define MBOX_26_73_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_26_73_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_26_6	 */
#define MBOX_26_63_WIDTH                                                      1
#define MBOX_26_63_SHIFT                                                     22
#define MBOX_26_63_MASK                                              0x00400000
#define MBOX_26_63_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_26_63_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_26_5	 */
#define MBOX_26_53_WIDTH                                                      1
#define MBOX_26_53_SHIFT                                                     21
#define MBOX_26_53_MASK                                              0x00200000
#define MBOX_26_53_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_26_53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_26_4	 */
#define MBOX_26_43_WIDTH                                                      1
#define MBOX_26_43_SHIFT                                                     20
#define MBOX_26_43_MASK                                              0x00100000
#define MBOX_26_43_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_26_43_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_26_3	 */
#define MBOX_26_33_WIDTH                                                      1
#define MBOX_26_33_SHIFT                                                     19
#define MBOX_26_33_MASK                                              0x00080000
#define MBOX_26_33_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_26_33_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_26_2	 */
#define MBOX_26_23_WIDTH                                                      1
#define MBOX_26_23_SHIFT                                                     18
#define MBOX_26_23_MASK                                              0x00040000
#define MBOX_26_23_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_26_23_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_26_1	 */
#define MBOX_26_13_WIDTH                                                      1
#define MBOX_26_13_SHIFT                                                     17
#define MBOX_26_13_MASK                                              0x00020000
#define MBOX_26_13_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_26_13_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_26_0	 */
#define MBOX_26_03_WIDTH                                                      1
#define MBOX_26_03_SHIFT                                                     16
#define MBOX_26_03_MASK                                              0x00010000
#define MBOX_26_03_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_26_03_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_27_15	 */
#define MBOX_27_153_WIDTH                                                     1
#define MBOX_27_153_SHIFT                                                    15
#define MBOX_27_153_MASK                                             0x00008000
#define MBOX_27_153_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_27_153_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_27_14	 */
#define MBOX_27_143_WIDTH                                                     1
#define MBOX_27_143_SHIFT                                                    14
#define MBOX_27_143_MASK                                             0x00004000
#define MBOX_27_143_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_27_143_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_27_13	 */
#define MBOX_27_133_WIDTH                                                     1
#define MBOX_27_133_SHIFT                                                    13
#define MBOX_27_133_MASK                                             0x00002000
#define MBOX_27_133_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_27_133_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_27_12	 */
#define MBOX_27_123_WIDTH                                                     1
#define MBOX_27_123_SHIFT                                                    12
#define MBOX_27_123_MASK                                             0x00001000
#define MBOX_27_123_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_27_123_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_27_11	 */
#define MBOX_27_113_WIDTH                                                     1
#define MBOX_27_113_SHIFT                                                    11
#define MBOX_27_113_MASK                                             0x00000800
#define MBOX_27_113_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_27_113_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_27_10	 */
#define MBOX_27_103_WIDTH                                                     1
#define MBOX_27_103_SHIFT                                                    10
#define MBOX_27_103_MASK                                             0x00000400
#define MBOX_27_103_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_27_103_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_27_9	 */
#define MBOX_27_93_WIDTH                                                      1
#define MBOX_27_93_SHIFT                                                      9
#define MBOX_27_93_MASK                                              0x00000200
#define MBOX_27_93_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_27_93_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_27_8	 */
#define MBOX_27_83_WIDTH                                                      1
#define MBOX_27_83_SHIFT                                                      8
#define MBOX_27_83_MASK                                              0x00000100
#define MBOX_27_83_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_27_83_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_27_7	 */
#define MBOX_27_73_WIDTH                                                      1
#define MBOX_27_73_SHIFT                                                      7
#define MBOX_27_73_MASK                                              0x00000080
#define MBOX_27_73_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_27_73_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_27_6	 */
#define MBOX_27_63_WIDTH                                                      1
#define MBOX_27_63_SHIFT                                                      6
#define MBOX_27_63_MASK                                              0x00000040
#define MBOX_27_63_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_27_63_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_27_5	 */
#define MBOX_27_53_WIDTH                                                      1
#define MBOX_27_53_SHIFT                                                      5
#define MBOX_27_53_MASK                                              0x00000020
#define MBOX_27_53_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_27_53_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_27_4	 */
#define MBOX_27_43_WIDTH                                                      1
#define MBOX_27_43_SHIFT                                                      4
#define MBOX_27_43_MASK                                              0x00000010
#define MBOX_27_43_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_27_43_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_27_3	 */
#define MBOX_27_33_WIDTH                                                      1
#define MBOX_27_33_SHIFT                                                      3
#define MBOX_27_33_MASK                                              0x00000008
#define MBOX_27_33_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_27_33_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_27_2	 */
#define MBOX_27_23_WIDTH                                                      1
#define MBOX_27_23_SHIFT                                                      2
#define MBOX_27_23_MASK                                              0x00000004
#define MBOX_27_23_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_27_23_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_27_1	 */
#define MBOX_27_13_WIDTH                                                      1
#define MBOX_27_13_SHIFT                                                      1
#define MBOX_27_13_MASK                                              0x00000002
#define MBOX_27_13_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_27_13_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_27_0	 */
#define MBOX_27_03_WIDTH                                                      1
#define MBOX_27_03_SHIFT                                                      0
#define MBOX_27_03_MASK                                              0x00000001
#define MBOX_27_03_RD(src)                               (((src) & 0x00000001))
#define MBOX_27_03_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_14	*/ 
/*	 Fields mbox_28_15	 */
#define MBOX_28_154_WIDTH                                                     1
#define MBOX_28_154_SHIFT                                                    31
#define MBOX_28_154_MASK                                             0x80000000
#define MBOX_28_154_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_28_154_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_28_14	 */
#define MBOX_28_144_WIDTH                                                     1
#define MBOX_28_144_SHIFT                                                    30
#define MBOX_28_144_MASK                                             0x40000000
#define MBOX_28_144_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_28_144_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_28_13	 */
#define MBOX_28_134_WIDTH                                                     1
#define MBOX_28_134_SHIFT                                                    29
#define MBOX_28_134_MASK                                             0x20000000
#define MBOX_28_134_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_28_134_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_28_12	 */
#define MBOX_28_124_WIDTH                                                     1
#define MBOX_28_124_SHIFT                                                    28
#define MBOX_28_124_MASK                                             0x10000000
#define MBOX_28_124_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_28_124_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_28_11	 */
#define MBOX_28_114_WIDTH                                                     1
#define MBOX_28_114_SHIFT                                                    27
#define MBOX_28_114_MASK                                             0x08000000
#define MBOX_28_114_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_28_114_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_28_10	 */
#define MBOX_28_104_WIDTH                                                     1
#define MBOX_28_104_SHIFT                                                    26
#define MBOX_28_104_MASK                                             0x04000000
#define MBOX_28_104_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_28_104_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_28_9	 */
#define MBOX_28_94_WIDTH                                                      1
#define MBOX_28_94_SHIFT                                                     25
#define MBOX_28_94_MASK                                              0x02000000
#define MBOX_28_94_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_28_94_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_28_8	 */
#define MBOX_28_84_WIDTH                                                      1
#define MBOX_28_84_SHIFT                                                     24
#define MBOX_28_84_MASK                                              0x01000000
#define MBOX_28_84_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_28_84_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_28_7	 */
#define MBOX_28_74_WIDTH                                                      1
#define MBOX_28_74_SHIFT                                                     23
#define MBOX_28_74_MASK                                              0x00800000
#define MBOX_28_74_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_28_74_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_28_6	 */
#define MBOX_28_64_WIDTH                                                      1
#define MBOX_28_64_SHIFT                                                     22
#define MBOX_28_64_MASK                                              0x00400000
#define MBOX_28_64_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_28_64_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_28_5	 */
#define MBOX_28_54_WIDTH                                                      1
#define MBOX_28_54_SHIFT                                                     21
#define MBOX_28_54_MASK                                              0x00200000
#define MBOX_28_54_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_28_54_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_28_4	 */
#define MBOX_28_44_WIDTH                                                      1
#define MBOX_28_44_SHIFT                                                     20
#define MBOX_28_44_MASK                                              0x00100000
#define MBOX_28_44_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_28_44_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_28_3	 */
#define MBOX_28_34_WIDTH                                                      1
#define MBOX_28_34_SHIFT                                                     19
#define MBOX_28_34_MASK                                              0x00080000
#define MBOX_28_34_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_28_34_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_28_2	 */
#define MBOX_28_24_WIDTH                                                      1
#define MBOX_28_24_SHIFT                                                     18
#define MBOX_28_24_MASK                                              0x00040000
#define MBOX_28_24_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_28_24_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_28_1	 */
#define MBOX_28_14_WIDTH                                                      1
#define MBOX_28_14_SHIFT                                                     17
#define MBOX_28_14_MASK                                              0x00020000
#define MBOX_28_14_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_28_14_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_28_0	 */
#define MBOX_28_04_WIDTH                                                      1
#define MBOX_28_04_SHIFT                                                     16
#define MBOX_28_04_MASK                                              0x00010000
#define MBOX_28_04_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_28_04_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_29_15	 */
#define MBOX_29_154_WIDTH                                                     1
#define MBOX_29_154_SHIFT                                                    15
#define MBOX_29_154_MASK                                             0x00008000
#define MBOX_29_154_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_29_154_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_29_14	 */
#define MBOX_29_144_WIDTH                                                     1
#define MBOX_29_144_SHIFT                                                    14
#define MBOX_29_144_MASK                                             0x00004000
#define MBOX_29_144_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_29_144_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_29_13	 */
#define MBOX_29_134_WIDTH                                                     1
#define MBOX_29_134_SHIFT                                                    13
#define MBOX_29_134_MASK                                             0x00002000
#define MBOX_29_134_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_29_134_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_29_12	 */
#define MBOX_29_124_WIDTH                                                     1
#define MBOX_29_124_SHIFT                                                    12
#define MBOX_29_124_MASK                                             0x00001000
#define MBOX_29_124_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_29_124_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_29_11	 */
#define MBOX_29_114_WIDTH                                                     1
#define MBOX_29_114_SHIFT                                                    11
#define MBOX_29_114_MASK                                             0x00000800
#define MBOX_29_114_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_29_114_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_29_10	 */
#define MBOX_29_104_WIDTH                                                     1
#define MBOX_29_104_SHIFT                                                    10
#define MBOX_29_104_MASK                                             0x00000400
#define MBOX_29_104_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_29_104_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_29_9	 */
#define MBOX_29_94_WIDTH                                                      1
#define MBOX_29_94_SHIFT                                                      9
#define MBOX_29_94_MASK                                              0x00000200
#define MBOX_29_94_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_29_94_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_29_8	 */
#define MBOX_29_84_WIDTH                                                      1
#define MBOX_29_84_SHIFT                                                      8
#define MBOX_29_84_MASK                                              0x00000100
#define MBOX_29_84_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_29_84_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_29_7	 */
#define MBOX_29_74_WIDTH                                                      1
#define MBOX_29_74_SHIFT                                                      7
#define MBOX_29_74_MASK                                              0x00000080
#define MBOX_29_74_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_29_74_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_29_6	 */
#define MBOX_29_64_WIDTH                                                      1
#define MBOX_29_64_SHIFT                                                      6
#define MBOX_29_64_MASK                                              0x00000040
#define MBOX_29_64_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_29_64_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_29_5	 */
#define MBOX_29_54_WIDTH                                                      1
#define MBOX_29_54_SHIFT                                                      5
#define MBOX_29_54_MASK                                              0x00000020
#define MBOX_29_54_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_29_54_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_29_4	 */
#define MBOX_29_44_WIDTH                                                      1
#define MBOX_29_44_SHIFT                                                      4
#define MBOX_29_44_MASK                                              0x00000010
#define MBOX_29_44_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_29_44_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_29_3	 */
#define MBOX_29_34_WIDTH                                                      1
#define MBOX_29_34_SHIFT                                                      3
#define MBOX_29_34_MASK                                              0x00000008
#define MBOX_29_34_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_29_34_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_29_2	 */
#define MBOX_29_24_WIDTH                                                      1
#define MBOX_29_24_SHIFT                                                      2
#define MBOX_29_24_MASK                                              0x00000004
#define MBOX_29_24_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_29_24_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_29_1	 */
#define MBOX_29_14_WIDTH                                                      1
#define MBOX_29_14_SHIFT                                                      1
#define MBOX_29_14_MASK                                              0x00000002
#define MBOX_29_14_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_29_14_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_29_0	 */
#define MBOX_29_04_WIDTH                                                      1
#define MBOX_29_04_SHIFT                                                      0
#define MBOX_29_04_MASK                                              0x00000001
#define MBOX_29_04_RD(src)                               (((src) & 0x00000001))
#define MBOX_29_04_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_status_15	*/ 
/*	 Fields mbox_30_15	 */
#define MBOX_30_155_WIDTH                                                     1
#define MBOX_30_155_SHIFT                                                    31
#define MBOX_30_155_MASK                                             0x80000000
#define MBOX_30_155_RD(src)                          (((src) & 0x80000000)>>31)
#define MBOX_30_155_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_30_14	 */
#define MBOX_30_145_WIDTH                                                     1
#define MBOX_30_145_SHIFT                                                    30
#define MBOX_30_145_MASK                                             0x40000000
#define MBOX_30_145_RD(src)                          (((src) & 0x40000000)>>30)
#define MBOX_30_145_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_30_13	 */
#define MBOX_30_135_WIDTH                                                     1
#define MBOX_30_135_SHIFT                                                    29
#define MBOX_30_135_MASK                                             0x20000000
#define MBOX_30_135_RD(src)                          (((src) & 0x20000000)>>29)
#define MBOX_30_135_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_30_12	 */
#define MBOX_30_125_WIDTH                                                     1
#define MBOX_30_125_SHIFT                                                    28
#define MBOX_30_125_MASK                                             0x10000000
#define MBOX_30_125_RD(src)                          (((src) & 0x10000000)>>28)
#define MBOX_30_125_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_30_11	 */
#define MBOX_30_115_WIDTH                                                     1
#define MBOX_30_115_SHIFT                                                    27
#define MBOX_30_115_MASK                                             0x08000000
#define MBOX_30_115_RD(src)                          (((src) & 0x08000000)>>27)
#define MBOX_30_115_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_30_10	 */
#define MBOX_30_105_WIDTH                                                     1
#define MBOX_30_105_SHIFT                                                    26
#define MBOX_30_105_MASK                                             0x04000000
#define MBOX_30_105_RD(src)                          (((src) & 0x04000000)>>26)
#define MBOX_30_105_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_30_9	 */
#define MBOX_30_95_WIDTH                                                      1
#define MBOX_30_95_SHIFT                                                     25
#define MBOX_30_95_MASK                                              0x02000000
#define MBOX_30_95_RD(src)                           (((src) & 0x02000000)>>25)
#define MBOX_30_95_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_30_8	 */
#define MBOX_30_85_WIDTH                                                      1
#define MBOX_30_85_SHIFT                                                     24
#define MBOX_30_85_MASK                                              0x01000000
#define MBOX_30_85_RD(src)                           (((src) & 0x01000000)>>24)
#define MBOX_30_85_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_30_7	 */
#define MBOX_30_75_WIDTH                                                      1
#define MBOX_30_75_SHIFT                                                     23
#define MBOX_30_75_MASK                                              0x00800000
#define MBOX_30_75_RD(src)                           (((src) & 0x00800000)>>23)
#define MBOX_30_75_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_30_6	 */
#define MBOX_30_65_WIDTH                                                      1
#define MBOX_30_65_SHIFT                                                     22
#define MBOX_30_65_MASK                                              0x00400000
#define MBOX_30_65_RD(src)                           (((src) & 0x00400000)>>22)
#define MBOX_30_65_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_30_5	 */
#define MBOX_30_55_WIDTH                                                      1
#define MBOX_30_55_SHIFT                                                     21
#define MBOX_30_55_MASK                                              0x00200000
#define MBOX_30_55_RD(src)                           (((src) & 0x00200000)>>21)
#define MBOX_30_55_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_30_4	 */
#define MBOX_30_45_WIDTH                                                      1
#define MBOX_30_45_SHIFT                                                     20
#define MBOX_30_45_MASK                                              0x00100000
#define MBOX_30_45_RD(src)                           (((src) & 0x00100000)>>20)
#define MBOX_30_45_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_30_3	 */
#define MBOX_30_35_WIDTH                                                      1
#define MBOX_30_35_SHIFT                                                     19
#define MBOX_30_35_MASK                                              0x00080000
#define MBOX_30_35_RD(src)                           (((src) & 0x00080000)>>19)
#define MBOX_30_35_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_30_2	 */
#define MBOX_30_25_WIDTH                                                      1
#define MBOX_30_25_SHIFT                                                     18
#define MBOX_30_25_MASK                                              0x00040000
#define MBOX_30_25_RD(src)                           (((src) & 0x00040000)>>18)
#define MBOX_30_25_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_30_1	 */
#define MBOX_30_15_WIDTH                                                      1
#define MBOX_30_15_SHIFT                                                     17
#define MBOX_30_15_MASK                                              0x00020000
#define MBOX_30_15_RD(src)                           (((src) & 0x00020000)>>17)
#define MBOX_30_15_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_30_0	 */
#define MBOX_30_05_WIDTH                                                      1
#define MBOX_30_05_SHIFT                                                     16
#define MBOX_30_05_MASK                                              0x00010000
#define MBOX_30_05_RD(src)                           (((src) & 0x00010000)>>16)
#define MBOX_30_05_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_31_15	 */
#define MBOX_31_155_WIDTH                                                     1
#define MBOX_31_155_SHIFT                                                    15
#define MBOX_31_155_MASK                                             0x00008000
#define MBOX_31_155_RD(src)                          (((src) & 0x00008000)>>15)
#define MBOX_31_155_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_31_14	 */
#define MBOX_31_145_WIDTH                                                     1
#define MBOX_31_145_SHIFT                                                    14
#define MBOX_31_145_MASK                                             0x00004000
#define MBOX_31_145_RD(src)                          (((src) & 0x00004000)>>14)
#define MBOX_31_145_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_31_13	 */
#define MBOX_31_135_WIDTH                                                     1
#define MBOX_31_135_SHIFT                                                    13
#define MBOX_31_135_MASK                                             0x00002000
#define MBOX_31_135_RD(src)                          (((src) & 0x00002000)>>13)
#define MBOX_31_135_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_31_12	 */
#define MBOX_31_125_WIDTH                                                     1
#define MBOX_31_125_SHIFT                                                    12
#define MBOX_31_125_MASK                                             0x00001000
#define MBOX_31_125_RD(src)                          (((src) & 0x00001000)>>12)
#define MBOX_31_125_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_31_11	 */
#define MBOX_31_115_WIDTH                                                     1
#define MBOX_31_115_SHIFT                                                    11
#define MBOX_31_115_MASK                                             0x00000800
#define MBOX_31_115_RD(src)                          (((src) & 0x00000800)>>11)
#define MBOX_31_115_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_31_10	 */
#define MBOX_31_105_WIDTH                                                     1
#define MBOX_31_105_SHIFT                                                    10
#define MBOX_31_105_MASK                                             0x00000400
#define MBOX_31_105_RD(src)                          (((src) & 0x00000400)>>10)
#define MBOX_31_105_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_31_9	 */
#define MBOX_31_95_WIDTH                                                      1
#define MBOX_31_95_SHIFT                                                      9
#define MBOX_31_95_MASK                                              0x00000200
#define MBOX_31_95_RD(src)                            (((src) & 0x00000200)>>9)
#define MBOX_31_95_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_31_8	 */
#define MBOX_31_85_WIDTH                                                      1
#define MBOX_31_85_SHIFT                                                      8
#define MBOX_31_85_MASK                                              0x00000100
#define MBOX_31_85_RD(src)                            (((src) & 0x00000100)>>8)
#define MBOX_31_85_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_31_7	 */
#define MBOX_31_75_WIDTH                                                      1
#define MBOX_31_75_SHIFT                                                      7
#define MBOX_31_75_MASK                                              0x00000080
#define MBOX_31_75_RD(src)                            (((src) & 0x00000080)>>7)
#define MBOX_31_75_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_31_6	 */
#define MBOX_31_65_WIDTH                                                      1
#define MBOX_31_65_SHIFT                                                      6
#define MBOX_31_65_MASK                                              0x00000040
#define MBOX_31_65_RD(src)                            (((src) & 0x00000040)>>6)
#define MBOX_31_65_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_31_5	 */
#define MBOX_31_55_WIDTH                                                      1
#define MBOX_31_55_SHIFT                                                      5
#define MBOX_31_55_MASK                                              0x00000020
#define MBOX_31_55_RD(src)                            (((src) & 0x00000020)>>5)
#define MBOX_31_55_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_31_4	 */
#define MBOX_31_45_WIDTH                                                      1
#define MBOX_31_45_SHIFT                                                      4
#define MBOX_31_45_MASK                                              0x00000010
#define MBOX_31_45_RD(src)                            (((src) & 0x00000010)>>4)
#define MBOX_31_45_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_31_3	 */
#define MBOX_31_35_WIDTH                                                      1
#define MBOX_31_35_SHIFT                                                      3
#define MBOX_31_35_MASK                                              0x00000008
#define MBOX_31_35_RD(src)                            (((src) & 0x00000008)>>3)
#define MBOX_31_35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_31_2	 */
#define MBOX_31_25_WIDTH                                                      1
#define MBOX_31_25_SHIFT                                                      2
#define MBOX_31_25_MASK                                              0x00000004
#define MBOX_31_25_RD(src)                            (((src) & 0x00000004)>>2)
#define MBOX_31_25_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_31_1	 */
#define MBOX_31_15_WIDTH                                                      1
#define MBOX_31_15_SHIFT                                                      1
#define MBOX_31_15_MASK                                              0x00000002
#define MBOX_31_15_RD(src)                            (((src) & 0x00000002)>>1)
#define MBOX_31_15_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_31_0	 */
#define MBOX_31_05_WIDTH                                                      1
#define MBOX_31_05_SHIFT                                                      0
#define MBOX_31_05_MASK                                              0x00000001
#define MBOX_31_05_RD(src)                               (((src) & 0x00000001))
#define MBOX_31_05_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register qm_INT	*/ 
/*	 Fields intr_bresp_ctrl_faulty_intrclr	 */
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_WIDTH                                  1
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_SHIFT                                  9
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_MASK                          0x00000200
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_RD(src)        (((src) & 0x00000200)>>9)
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_WR(src)   (((u32)(src)<<9) & 0x00000200)
#define INTR_BRESP_CTRL_FAULTY_INTRCLR_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mboxintr_axi_wr_err	 */
#define MBOXINTR_AXI_WR_ERR_WIDTH                                             1
#define MBOXINTR_AXI_WR_ERR_SHIFT                                             8
#define MBOXINTR_AXI_WR_ERR_MASK                                     0x00000100
#define MBOXINTR_AXI_WR_ERR_RD(src)                   (((src) & 0x00000100)>>8)
#define MBOXINTR_AXI_WR_ERR_WR(src)              (((u32)(src)<<8) & 0x00000100)
#define MBOXINTR_AXI_WR_ERR_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields deq_axi_wrerror	 */
#define DEQ_AXI_WRERROR_WIDTH                                                 1
#define DEQ_AXI_WRERROR_SHIFT                                                 7
#define DEQ_AXI_WRERROR_MASK                                         0x00000080
#define DEQ_AXI_WRERROR_RD(src)                       (((src) & 0x00000080)>>7)
#define DEQ_AXI_WRERROR_WR(src)                  (((u32)(src)<<7) & 0x00000080)
#define DEQ_AXI_WRERROR_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields acr_axi_error	 */
#define ACR_AXI_ERROR_WIDTH                                                   1
#define ACR_AXI_ERROR_SHIFT                                                   6
#define ACR_AXI_ERROR_MASK                                           0x00000040
#define ACR_AXI_ERROR_RD(src)                         (((src) & 0x00000040)>>6)
#define ACR_AXI_ERROR_WR(src)                    (((u32)(src)<<6) & 0x00000040)
#define ACR_AXI_ERROR_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields qpcore_over_decr	 */
#define QPCORE_OVER_DECR_WIDTH                                                1
#define QPCORE_OVER_DECR_SHIFT                                                5
#define QPCORE_OVER_DECR_MASK                                        0x00000020
#define QPCORE_OVER_DECR_RD(src)                      (((src) & 0x00000020)>>5)
#define QPCORE_OVER_DECR_WR(src)                 (((u32)(src)<<5) & 0x00000020)
#define QPCORE_OVER_DECR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields enq_axi_error	 */
#define ENQ_AXI_ERROR_WIDTH                                                   1
#define ENQ_AXI_ERROR_SHIFT                                                   4
#define ENQ_AXI_ERROR_MASK                                           0x00000010
#define ENQ_AXI_ERROR_RD(src)                         (((src) & 0x00000010)>>4)
#define ENQ_AXI_ERROR_WR(src)                    (((u32)(src)<<4) & 0x00000010)
#define ENQ_AXI_ERROR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields acr_fifo_critical	 */
#define ACR_FIFO_CRITICAL_WIDTH                                               1
#define ACR_FIFO_CRITICAL_SHIFT                                               3
#define ACR_FIFO_CRITICAL_MASK                                       0x00000008
#define ACR_FIFO_CRITICAL_RD(src)                     (((src) & 0x00000008)>>3)
#define ACR_FIFO_CRITICAL_WR(src)                (((u32)(src)<<3) & 0x00000008)
#define ACR_FIFO_CRITICAL_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields qpcore_acr_error	 */
#define QPCORE_ACR_ERROR_WIDTH                                                1
#define QPCORE_ACR_ERROR_SHIFT                                                2
#define QPCORE_ACR_ERROR_MASK                                        0x00000004
#define QPCORE_ACR_ERROR_RD(src)                      (((src) & 0x00000004)>>2)
#define QPCORE_ACR_ERROR_WR(src)                 (((u32)(src)<<2) & 0x00000004)
#define QPCORE_ACR_ERROR_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields deq_axi_error	 */
#define DEQ_AXI_ERROR_WIDTH                                                   1
#define DEQ_AXI_ERROR_SHIFT                                                   1
#define DEQ_AXI_ERROR_MASK                                           0x00000002
#define DEQ_AXI_ERROR_RD(src)                         (((src) & 0x00000002)>>1)
#define DEQ_AXI_ERROR_WR(src)                    (((u32)(src)<<1) & 0x00000002)
#define DEQ_AXI_ERROR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields pbm_dec_error	 */
#define PBM_DEC_ERROR_WIDTH                                                   1
#define PBM_DEC_ERROR_SHIFT                                                   0
#define PBM_DEC_ERROR_MASK                                           0x00000001
#define PBM_DEC_ERROR_RD(src)                            (((src) & 0x00000001))
#define PBM_DEC_ERROR_WR(src)                       (((u32)(src)) & 0x00000001)
#define PBM_DEC_ERROR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register qm_interruptMask	*/
/*    Mask Register Fields intr_bresp_ctrl_faulty_intrclrMask    */
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_WIDTH                              1
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_SHIFT                              9
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_MASK                      0x00000200
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_RD(src)    (((src) & 0x00000200)>>9)
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_WR(src) \
                                                 (((u32)(src)<<9) & 0x00000200)
#define INTR_BRESP_CTRL_FAULTY_INTRCLRMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields mboxintr_axi_wr_errMask    */
#define MBOXINTR_AXI_WR_ERRMASK_WIDTH                                         1
#define MBOXINTR_AXI_WR_ERRMASK_SHIFT                                         8
#define MBOXINTR_AXI_WR_ERRMASK_MASK                                 0x00000100
#define MBOXINTR_AXI_WR_ERRMASK_RD(src)               (((src) & 0x00000100)>>8)
#define MBOXINTR_AXI_WR_ERRMASK_WR(src)          (((u32)(src)<<8) & 0x00000100)
#define MBOXINTR_AXI_WR_ERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields deq_axi_wrerrorMask    */
#define DEQ_AXI_WRERRORMASK_WIDTH                                             1
#define DEQ_AXI_WRERRORMASK_SHIFT                                             7
#define DEQ_AXI_WRERRORMASK_MASK                                     0x00000080
#define DEQ_AXI_WRERRORMASK_RD(src)                   (((src) & 0x00000080)>>7)
#define DEQ_AXI_WRERRORMASK_WR(src)              (((u32)(src)<<7) & 0x00000080)
#define DEQ_AXI_WRERRORMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields acr_axi_errorMask    */
#define ACR_AXI_ERRORMASK_WIDTH                                               1
#define ACR_AXI_ERRORMASK_SHIFT                                               6
#define ACR_AXI_ERRORMASK_MASK                                       0x00000040
#define ACR_AXI_ERRORMASK_RD(src)                     (((src) & 0x00000040)>>6)
#define ACR_AXI_ERRORMASK_WR(src)                (((u32)(src)<<6) & 0x00000040)
#define ACR_AXI_ERRORMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields qpcore_over_decrMask    */
#define QPCORE_OVER_DECRMASK_WIDTH                                            1
#define QPCORE_OVER_DECRMASK_SHIFT                                            5
#define QPCORE_OVER_DECRMASK_MASK                                    0x00000020
#define QPCORE_OVER_DECRMASK_RD(src)                  (((src) & 0x00000020)>>5)
#define QPCORE_OVER_DECRMASK_WR(src)             (((u32)(src)<<5) & 0x00000020)
#define QPCORE_OVER_DECRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields enq_axi_errorMask    */
#define ENQ_AXI_ERRORMASK_WIDTH                                               1
#define ENQ_AXI_ERRORMASK_SHIFT                                               4
#define ENQ_AXI_ERRORMASK_MASK                                       0x00000010
#define ENQ_AXI_ERRORMASK_RD(src)                     (((src) & 0x00000010)>>4)
#define ENQ_AXI_ERRORMASK_WR(src)                (((u32)(src)<<4) & 0x00000010)
#define ENQ_AXI_ERRORMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields acr_fifo_criticalMask    */
#define ACR_FIFO_CRITICALMASK_WIDTH                                           1
#define ACR_FIFO_CRITICALMASK_SHIFT                                           3
#define ACR_FIFO_CRITICALMASK_MASK                                   0x00000008
#define ACR_FIFO_CRITICALMASK_RD(src)                 (((src) & 0x00000008)>>3)
#define ACR_FIFO_CRITICALMASK_WR(src)            (((u32)(src)<<3) & 0x00000008)
#define ACR_FIFO_CRITICALMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields qpcore_acr_errorMask    */
#define QPCORE_ACR_ERRORMASK_WIDTH                                            1
#define QPCORE_ACR_ERRORMASK_SHIFT                                            2
#define QPCORE_ACR_ERRORMASK_MASK                                    0x00000004
#define QPCORE_ACR_ERRORMASK_RD(src)                  (((src) & 0x00000004)>>2)
#define QPCORE_ACR_ERRORMASK_WR(src)             (((u32)(src)<<2) & 0x00000004)
#define QPCORE_ACR_ERRORMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields deq_axi_errorMask    */
#define DEQ_AXI_ERRORMASK_WIDTH                                               1
#define DEQ_AXI_ERRORMASK_SHIFT                                               1
#define DEQ_AXI_ERRORMASK_MASK                                       0x00000002
#define DEQ_AXI_ERRORMASK_RD(src)                     (((src) & 0x00000002)>>1)
#define DEQ_AXI_ERRORMASK_WR(src)                (((u32)(src)<<1) & 0x00000002)
#define DEQ_AXI_ERRORMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields pbm_dec_errorMask    */
#define PBM_DEC_ERRORMASK_WIDTH                                               1
#define PBM_DEC_ERRORMASK_SHIFT                                               0
#define PBM_DEC_ERRORMASK_MASK                                       0x00000001
#define PBM_DEC_ERRORMASK_RD(src)                        (((src) & 0x00000001))
#define PBM_DEC_ERRORMASK_WR(src)                   (((u32)(src)) & 0x00000001)
#define PBM_DEC_ERRORMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pbm_errinf	*/ 
/*	 Fields pbm_config_err	 */
#define PBM_CONFIG_ERR_WIDTH                                                  1
#define PBM_CONFIG_ERR_SHIFT                                                 17
#define PBM_CONFIG_ERR_MASK                                          0x00020000
#define PBM_CONFIG_ERR_RD(src)                       (((src) & 0x00020000)>>17)
#define PBM_CONFIG_ERR_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields pbm_decrement_err	 */
#define PBM_DECREMENT_ERR_WIDTH                                               1
#define PBM_DECREMENT_ERR_SHIFT                                              16
#define PBM_DECREMENT_ERR_MASK                                       0x00010000
#define PBM_DECREMENT_ERR_RD(src)                    (((src) & 0x00010000)>>16)
#define PBM_DECREMENT_ERR_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields slave_id	 */
#define SLAVE_ID_WIDTH                                                        4
#define SLAVE_ID_SHIFT                                                        6
#define SLAVE_ID_MASK                                                0x000003c0
#define SLAVE_ID_RD(src)                              (((src) & 0x000003c0)>>6)
#define SLAVE_ID_SET(dst,src) \
                       (((dst) & ~0x000003c0) | (((u32)(src)<<6) & 0x000003c0))
/*	 Fields PB_number	 */
#define PB_NUMBER_WIDTH                                                       6
#define PB_NUMBER_SHIFT                                                       0
#define PB_NUMBER_MASK                                               0x0000003f
#define PB_NUMBER_RD(src)                                (((src) & 0x0000003f))
#define PB_NUMBER_SET(dst,src) \
                          (((dst) & ~0x0000003f) | (((u32)(src)) & 0x0000003f))

/*	Register csr_msgrd_errinf	*/ 
/*	 Fields qpcore_was_disabled	 */
#define QPCORE_WAS_DISABLED_WIDTH                                             1
#define QPCORE_WAS_DISABLED_SHIFT                                            27
#define QPCORE_WAS_DISABLED_MASK                                     0x08000000
#define QPCORE_WAS_DISABLED_RD(src)                  (((src) & 0x08000000)>>27)
#define QPCORE_WAS_DISABLED_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields drop_code	 */
#define DROP_CODE_WIDTH                                                       3
#define DROP_CODE_SHIFT                                                      24
#define DROP_CODE_MASK                                               0x07000000
#define DROP_CODE_RD(src)                            (((src) & 0x07000000)>>24)
#define DROP_CODE_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields acr_qid	 */
#define ACR_QID_WIDTH                                                        10
#define ACR_QID_SHIFT                                                        14
#define ACR_QID_MASK                                                 0x00ffc000
#define ACR_QID_RD(src)                              (((src) & 0x00ffc000)>>14)
#define ACR_QID_SET(dst,src) \
                      (((dst) & ~0x00ffc000) | (((u32)(src)<<14) & 0x00ffc000))
/*	 Fields response_code	 */
#define RESPONSE_CODE_WIDTH                                                   2
#define RESPONSE_CODE_SHIFT                                                  10
#define RESPONSE_CODE_MASK                                           0x00000c00
#define RESPONSE_CODE_RD(src)                        (((src) & 0x00000c00)>>10)
#define RESPONSE_CODE_SET(dst,src) \
                      (((dst) & ~0x00000c00) | (((u32)(src)<<10) & 0x00000c00))
/*	 Fields qid	 */
#define QID_WIDTH                                                            10
#define QID_SHIFT                                                             0
#define QID_MASK                                                     0x000003ff
#define QID_RD(src)                                      (((src) & 0x000003ff))
#define QID_SET(dst,src) (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_qm_sab_critical_sts	*/ 
/*	 Fields critical_csr	 */
#define CRITICAL_CSR_WIDTH                                                   32
#define CRITICAL_CSR_SHIFT                                                    0
#define CRITICAL_CSR_MASK                                            0xffffffff
#define CRITICAL_CSR_RD(src)                             (((src) & 0xffffffff))
#define CRITICAL_CSR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qpcore_errinf	*/ 
/*	 Fields over_decr_qid	 */
#define OVER_DECR_QID_WIDTH                                                  10
#define OVER_DECR_QID_SHIFT                                                   0
#define OVER_DECR_QID_MASK                                           0x000003ff
#define OVER_DECR_QID_RD(src)                            (((src) & 0x000003ff))
#define OVER_DECR_QID_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_qm_mbox_ne_int_mode	*/ 
/*	 Fields mbox_0_31	 */
#define MBOX_0_31_WIDTH                                                      32
#define MBOX_0_31_SHIFT                                                       0
#define MBOX_0_31_MASK                                               0xffffffff
#define MBOX_0_31_RD(src)                                (((src) & 0xffffffff))
#define MBOX_0_31_WR(src)                           (((u32)(src)) & 0xffffffff)
#define MBOX_0_31_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qm_mbox_ne	*/ 
/*	 Fields mbox_0_not_empty	 */
#define MBOX_0_NOT_EMPTY_WIDTH                                                1
#define MBOX_0_NOT_EMPTY_SHIFT                                               31
#define MBOX_0_NOT_EMPTY_MASK                                        0x80000000
#define MBOX_0_NOT_EMPTY_RD(src)                     (((src) & 0x80000000)>>31)
#define MBOX_0_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields mbox_1_not_empty	 */
#define MBOX_1_NOT_EMPTY_WIDTH                                                1
#define MBOX_1_NOT_EMPTY_SHIFT                                               30
#define MBOX_1_NOT_EMPTY_MASK                                        0x40000000
#define MBOX_1_NOT_EMPTY_RD(src)                     (((src) & 0x40000000)>>30)
#define MBOX_1_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields mbox_2_not_empty	 */
#define MBOX_2_NOT_EMPTY_WIDTH                                                1
#define MBOX_2_NOT_EMPTY_SHIFT                                               29
#define MBOX_2_NOT_EMPTY_MASK                                        0x20000000
#define MBOX_2_NOT_EMPTY_RD(src)                     (((src) & 0x20000000)>>29)
#define MBOX_2_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields mbox_3_not_empty	 */
#define MBOX_3_NOT_EMPTY_WIDTH                                                1
#define MBOX_3_NOT_EMPTY_SHIFT                                               28
#define MBOX_3_NOT_EMPTY_MASK                                        0x10000000
#define MBOX_3_NOT_EMPTY_RD(src)                     (((src) & 0x10000000)>>28)
#define MBOX_3_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields mbox_4_not_empty	 */
#define MBOX_4_NOT_EMPTY_WIDTH                                                1
#define MBOX_4_NOT_EMPTY_SHIFT                                               27
#define MBOX_4_NOT_EMPTY_MASK                                        0x08000000
#define MBOX_4_NOT_EMPTY_RD(src)                     (((src) & 0x08000000)>>27)
#define MBOX_4_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields mbox_5_not_empty	 */
#define MBOX_5_NOT_EMPTY_WIDTH                                                1
#define MBOX_5_NOT_EMPTY_SHIFT                                               26
#define MBOX_5_NOT_EMPTY_MASK                                        0x04000000
#define MBOX_5_NOT_EMPTY_RD(src)                     (((src) & 0x04000000)>>26)
#define MBOX_5_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields mbox_6_not_empty	 */
#define MBOX_6_NOT_EMPTY_WIDTH                                                1
#define MBOX_6_NOT_EMPTY_SHIFT                                               25
#define MBOX_6_NOT_EMPTY_MASK                                        0x02000000
#define MBOX_6_NOT_EMPTY_RD(src)                     (((src) & 0x02000000)>>25)
#define MBOX_6_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields mbox_7_not_empty	 */
#define MBOX_7_NOT_EMPTY_WIDTH                                                1
#define MBOX_7_NOT_EMPTY_SHIFT                                               24
#define MBOX_7_NOT_EMPTY_MASK                                        0x01000000
#define MBOX_7_NOT_EMPTY_RD(src)                     (((src) & 0x01000000)>>24)
#define MBOX_7_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields mbox_8_not_empty	 */
#define MBOX_8_NOT_EMPTY_WIDTH                                                1
#define MBOX_8_NOT_EMPTY_SHIFT                                               23
#define MBOX_8_NOT_EMPTY_MASK                                        0x00800000
#define MBOX_8_NOT_EMPTY_RD(src)                     (((src) & 0x00800000)>>23)
#define MBOX_8_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields mbox_9_not_empty	 */
#define MBOX_9_NOT_EMPTY_WIDTH                                                1
#define MBOX_9_NOT_EMPTY_SHIFT                                               22
#define MBOX_9_NOT_EMPTY_MASK                                        0x00400000
#define MBOX_9_NOT_EMPTY_RD(src)                     (((src) & 0x00400000)>>22)
#define MBOX_9_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields mbox_10_not_empty	 */
#define MBOX_10_NOT_EMPTY_WIDTH                                               1
#define MBOX_10_NOT_EMPTY_SHIFT                                              21
#define MBOX_10_NOT_EMPTY_MASK                                       0x00200000
#define MBOX_10_NOT_EMPTY_RD(src)                    (((src) & 0x00200000)>>21)
#define MBOX_10_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields mbox_11_not_empty	 */
#define MBOX_11_NOT_EMPTY_WIDTH                                               1
#define MBOX_11_NOT_EMPTY_SHIFT                                              20
#define MBOX_11_NOT_EMPTY_MASK                                       0x00100000
#define MBOX_11_NOT_EMPTY_RD(src)                    (((src) & 0x00100000)>>20)
#define MBOX_11_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields mbox_12_not_empty	 */
#define MBOX_12_NOT_EMPTY_WIDTH                                               1
#define MBOX_12_NOT_EMPTY_SHIFT                                              19
#define MBOX_12_NOT_EMPTY_MASK                                       0x00080000
#define MBOX_12_NOT_EMPTY_RD(src)                    (((src) & 0x00080000)>>19)
#define MBOX_12_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields mbox_13_not_empty	 */
#define MBOX_13_NOT_EMPTY_WIDTH                                               1
#define MBOX_13_NOT_EMPTY_SHIFT                                              18
#define MBOX_13_NOT_EMPTY_MASK                                       0x00040000
#define MBOX_13_NOT_EMPTY_RD(src)                    (((src) & 0x00040000)>>18)
#define MBOX_13_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields mbox_14_not_empty	 */
#define MBOX_14_NOT_EMPTY_WIDTH                                               1
#define MBOX_14_NOT_EMPTY_SHIFT                                              17
#define MBOX_14_NOT_EMPTY_MASK                                       0x00020000
#define MBOX_14_NOT_EMPTY_RD(src)                    (((src) & 0x00020000)>>17)
#define MBOX_14_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields mbox_15_not_empty	 */
#define MBOX_15_NOT_EMPTY_WIDTH                                               1
#define MBOX_15_NOT_EMPTY_SHIFT                                              16
#define MBOX_15_NOT_EMPTY_MASK                                       0x00010000
#define MBOX_15_NOT_EMPTY_RD(src)                    (((src) & 0x00010000)>>16)
#define MBOX_15_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields mbox_16_not_empty	 */
#define MBOX_16_NOT_EMPTY_WIDTH                                               1
#define MBOX_16_NOT_EMPTY_SHIFT                                              15
#define MBOX_16_NOT_EMPTY_MASK                                       0x00008000
#define MBOX_16_NOT_EMPTY_RD(src)                    (((src) & 0x00008000)>>15)
#define MBOX_16_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mbox_17_not_empty	 */
#define MBOX_17_NOT_EMPTY_WIDTH                                               1
#define MBOX_17_NOT_EMPTY_SHIFT                                              14
#define MBOX_17_NOT_EMPTY_MASK                                       0x00004000
#define MBOX_17_NOT_EMPTY_RD(src)                    (((src) & 0x00004000)>>14)
#define MBOX_17_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mbox_18_not_empty	 */
#define MBOX_18_NOT_EMPTY_WIDTH                                               1
#define MBOX_18_NOT_EMPTY_SHIFT                                              13
#define MBOX_18_NOT_EMPTY_MASK                                       0x00002000
#define MBOX_18_NOT_EMPTY_RD(src)                    (((src) & 0x00002000)>>13)
#define MBOX_18_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields mbox_19_not_empty	 */
#define MBOX_19_NOT_EMPTY_WIDTH                                               1
#define MBOX_19_NOT_EMPTY_SHIFT                                              12
#define MBOX_19_NOT_EMPTY_MASK                                       0x00001000
#define MBOX_19_NOT_EMPTY_RD(src)                    (((src) & 0x00001000)>>12)
#define MBOX_19_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields mbox_20_not_empty	 */
#define MBOX_20_NOT_EMPTY_WIDTH                                               1
#define MBOX_20_NOT_EMPTY_SHIFT                                              11
#define MBOX_20_NOT_EMPTY_MASK                                       0x00000800
#define MBOX_20_NOT_EMPTY_RD(src)                    (((src) & 0x00000800)>>11)
#define MBOX_20_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields mbox_21_not_empty	 */
#define MBOX_21_NOT_EMPTY_WIDTH                                               1
#define MBOX_21_NOT_EMPTY_SHIFT                                              10
#define MBOX_21_NOT_EMPTY_MASK                                       0x00000400
#define MBOX_21_NOT_EMPTY_RD(src)                    (((src) & 0x00000400)>>10)
#define MBOX_21_NOT_EMPTY_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields mbox_22_not_empty	 */
#define MBOX_22_NOT_EMPTY_WIDTH                                               1
#define MBOX_22_NOT_EMPTY_SHIFT                                               9
#define MBOX_22_NOT_EMPTY_MASK                                       0x00000200
#define MBOX_22_NOT_EMPTY_RD(src)                     (((src) & 0x00000200)>>9)
#define MBOX_22_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields mbox_23_not_empty	 */
#define MBOX_23_NOT_EMPTY_WIDTH                                               1
#define MBOX_23_NOT_EMPTY_SHIFT                                               8
#define MBOX_23_NOT_EMPTY_MASK                                       0x00000100
#define MBOX_23_NOT_EMPTY_RD(src)                     (((src) & 0x00000100)>>8)
#define MBOX_23_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields mbox_24_not_empty	 */
#define MBOX_24_NOT_EMPTY_WIDTH                                               1
#define MBOX_24_NOT_EMPTY_SHIFT                                               7
#define MBOX_24_NOT_EMPTY_MASK                                       0x00000080
#define MBOX_24_NOT_EMPTY_RD(src)                     (((src) & 0x00000080)>>7)
#define MBOX_24_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields mbox_25_not_empty	 */
#define MBOX_25_NOT_EMPTY_WIDTH                                               1
#define MBOX_25_NOT_EMPTY_SHIFT                                               6
#define MBOX_25_NOT_EMPTY_MASK                                       0x00000040
#define MBOX_25_NOT_EMPTY_RD(src)                     (((src) & 0x00000040)>>6)
#define MBOX_25_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields mbox_26_not_empty	 */
#define MBOX_26_NOT_EMPTY_WIDTH                                               1
#define MBOX_26_NOT_EMPTY_SHIFT                                               5
#define MBOX_26_NOT_EMPTY_MASK                                       0x00000020
#define MBOX_26_NOT_EMPTY_RD(src)                     (((src) & 0x00000020)>>5)
#define MBOX_26_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields mbox_27_not_empty	 */
#define MBOX_27_NOT_EMPTY_WIDTH                                               1
#define MBOX_27_NOT_EMPTY_SHIFT                                               4
#define MBOX_27_NOT_EMPTY_MASK                                       0x00000010
#define MBOX_27_NOT_EMPTY_RD(src)                     (((src) & 0x00000010)>>4)
#define MBOX_27_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_28_not_empty	 */
#define MBOX_28_NOT_EMPTY_WIDTH                                               1
#define MBOX_28_NOT_EMPTY_SHIFT                                               3
#define MBOX_28_NOT_EMPTY_MASK                                       0x00000008
#define MBOX_28_NOT_EMPTY_RD(src)                     (((src) & 0x00000008)>>3)
#define MBOX_28_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields mbox_29_not_empty	 */
#define MBOX_29_NOT_EMPTY_WIDTH                                               1
#define MBOX_29_NOT_EMPTY_SHIFT                                               2
#define MBOX_29_NOT_EMPTY_MASK                                       0x00000004
#define MBOX_29_NOT_EMPTY_RD(src)                     (((src) & 0x00000004)>>2)
#define MBOX_29_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields mbox_30_not_empty	 */
#define MBOX_30_NOT_EMPTY_WIDTH                                               1
#define MBOX_30_NOT_EMPTY_SHIFT                                               1
#define MBOX_30_NOT_EMPTY_MASK                                       0x00000002
#define MBOX_30_NOT_EMPTY_RD(src)                     (((src) & 0x00000002)>>1)
#define MBOX_30_NOT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields mbox_31_not_empty	 */
#define MBOX_31_NOT_EMPTY_WIDTH                                               1
#define MBOX_31_NOT_EMPTY_SHIFT                                               0
#define MBOX_31_NOT_EMPTY_MASK                                       0x00000001
#define MBOX_31_NOT_EMPTY_RD(src)                        (((src) & 0x00000001))
#define MBOX_31_NOT_EMPTY_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_sab0	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL0_WIDTH                                                32
#define QUEUE_CRITICAL0_SHIFT                                                 0
#define QUEUE_CRITICAL0_MASK                                         0xffffffff
#define QUEUE_CRITICAL0_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab1	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL1_WIDTH                                                32
#define QUEUE_CRITICAL1_SHIFT                                                 0
#define QUEUE_CRITICAL1_MASK                                         0xffffffff
#define QUEUE_CRITICAL1_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab2	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL2_WIDTH                                                32
#define QUEUE_CRITICAL2_SHIFT                                                 0
#define QUEUE_CRITICAL2_MASK                                         0xffffffff
#define QUEUE_CRITICAL2_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab3	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL3_WIDTH                                                32
#define QUEUE_CRITICAL3_SHIFT                                                 0
#define QUEUE_CRITICAL3_MASK                                         0xffffffff
#define QUEUE_CRITICAL3_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab4	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL4_WIDTH                                                32
#define QUEUE_CRITICAL4_SHIFT                                                 0
#define QUEUE_CRITICAL4_MASK                                         0xffffffff
#define QUEUE_CRITICAL4_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab5	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL5_WIDTH                                                32
#define QUEUE_CRITICAL5_SHIFT                                                 0
#define QUEUE_CRITICAL5_MASK                                         0xffffffff
#define QUEUE_CRITICAL5_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab6	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL6_WIDTH                                                32
#define QUEUE_CRITICAL6_SHIFT                                                 0
#define QUEUE_CRITICAL6_MASK                                         0xffffffff
#define QUEUE_CRITICAL6_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab7	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL7_WIDTH                                                32
#define QUEUE_CRITICAL7_SHIFT                                                 0
#define QUEUE_CRITICAL7_MASK                                         0xffffffff
#define QUEUE_CRITICAL7_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab8	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL8_WIDTH                                                32
#define QUEUE_CRITICAL8_SHIFT                                                 0
#define QUEUE_CRITICAL8_MASK                                         0xffffffff
#define QUEUE_CRITICAL8_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab9	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL9_WIDTH                                                32
#define QUEUE_CRITICAL9_SHIFT                                                 0
#define QUEUE_CRITICAL9_MASK                                         0xffffffff
#define QUEUE_CRITICAL9_RD(src)                          (((src) & 0xffffffff))
#define QUEUE_CRITICAL9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab10	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL0_F1_WIDTH                                             32
#define QUEUE_CRITICAL0_F1_SHIFT                                              0
#define QUEUE_CRITICAL0_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL0_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL0_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab11	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL1_F1_WIDTH                                             32
#define QUEUE_CRITICAL1_F1_SHIFT                                              0
#define QUEUE_CRITICAL1_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL1_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL1_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab12	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL2_F1_WIDTH                                             32
#define QUEUE_CRITICAL2_F1_SHIFT                                              0
#define QUEUE_CRITICAL2_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL2_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL2_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab13	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL3_F1_WIDTH                                             32
#define QUEUE_CRITICAL3_F1_SHIFT                                              0
#define QUEUE_CRITICAL3_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL3_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL3_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab14	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL4_F1_WIDTH                                             32
#define QUEUE_CRITICAL4_F1_SHIFT                                              0
#define QUEUE_CRITICAL4_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL4_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL4_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab15	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL5_F1_WIDTH                                             32
#define QUEUE_CRITICAL5_F1_SHIFT                                              0
#define QUEUE_CRITICAL5_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL5_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL5_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab16	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL6_F1_WIDTH                                             32
#define QUEUE_CRITICAL6_F1_SHIFT                                              0
#define QUEUE_CRITICAL6_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL6_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL6_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab17	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL7_F1_WIDTH                                             32
#define QUEUE_CRITICAL7_F1_SHIFT                                              0
#define QUEUE_CRITICAL7_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL7_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL7_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab18	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL8_F1_WIDTH                                             32
#define QUEUE_CRITICAL8_F1_SHIFT                                              0
#define QUEUE_CRITICAL8_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL8_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL8_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab19	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL9_F1_WIDTH                                             32
#define QUEUE_CRITICAL9_F1_SHIFT                                              0
#define QUEUE_CRITICAL9_F1_MASK                                      0xffffffff
#define QUEUE_CRITICAL9_F1_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL9_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab20	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL0_F2_WIDTH                                             32
#define QUEUE_CRITICAL0_F2_SHIFT                                              0
#define QUEUE_CRITICAL0_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL0_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL0_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab21	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL1_F2_WIDTH                                             32
#define QUEUE_CRITICAL1_F2_SHIFT                                              0
#define QUEUE_CRITICAL1_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL1_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL1_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab22	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL2_F2_WIDTH                                             32
#define QUEUE_CRITICAL2_F2_SHIFT                                              0
#define QUEUE_CRITICAL2_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL2_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL2_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab23	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL3_F2_WIDTH                                             32
#define QUEUE_CRITICAL3_F2_SHIFT                                              0
#define QUEUE_CRITICAL3_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL3_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL3_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab24	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL4_F2_WIDTH                                             32
#define QUEUE_CRITICAL4_F2_SHIFT                                              0
#define QUEUE_CRITICAL4_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL4_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL4_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab25	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL5_F2_WIDTH                                             32
#define QUEUE_CRITICAL5_F2_SHIFT                                              0
#define QUEUE_CRITICAL5_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL5_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL5_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab26	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL6_F2_WIDTH                                             32
#define QUEUE_CRITICAL6_F2_SHIFT                                              0
#define QUEUE_CRITICAL6_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL6_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL6_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab27	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL7_F2_WIDTH                                             32
#define QUEUE_CRITICAL7_F2_SHIFT                                              0
#define QUEUE_CRITICAL7_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL7_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL7_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab28	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL8_F2_WIDTH                                             32
#define QUEUE_CRITICAL8_F2_SHIFT                                              0
#define QUEUE_CRITICAL8_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL8_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL8_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab29	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL9_F2_WIDTH                                             32
#define QUEUE_CRITICAL9_F2_SHIFT                                              0
#define QUEUE_CRITICAL9_F2_MASK                                      0xffffffff
#define QUEUE_CRITICAL9_F2_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL9_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab30	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL0_F3_WIDTH                                             32
#define QUEUE_CRITICAL0_F3_SHIFT                                              0
#define QUEUE_CRITICAL0_F3_MASK                                      0xffffffff
#define QUEUE_CRITICAL0_F3_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL0_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_proc_sab31	*/ 
/*	 Fields queue_critical	 */
#define QUEUE_CRITICAL1_F3_WIDTH                                             32
#define QUEUE_CRITICAL1_F3_SHIFT                                              0
#define QUEUE_CRITICAL1_F3_MASK                                      0xffffffff
#define QUEUE_CRITICAL1_F3_RD(src)                       (((src) & 0xffffffff))
#define QUEUE_CRITICAL1_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qm_stats_cfg	*/ 
/*	 Fields qid_enq_counter	 */
#define QID_ENQ_COUNTER_WIDTH                                                10
#define QID_ENQ_COUNTER_SHIFT                                                16
#define QID_ENQ_COUNTER_MASK                                         0x03ff0000
#define QID_ENQ_COUNTER_RD(src)                      (((src) & 0x03ff0000)>>16)
#define QID_ENQ_COUNTER_WR(src)                 (((u32)(src)<<16) & 0x03ff0000)
#define QID_ENQ_COUNTER_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields qid_deq_counter	 */
#define QID_DEQ_COUNTER_WIDTH                                                10
#define QID_DEQ_COUNTER_SHIFT                                                 0
#define QID_DEQ_COUNTER_MASK                                         0x000003ff
#define QID_DEQ_COUNTER_RD(src)                          (((src) & 0x000003ff))
#define QID_DEQ_COUNTER_WR(src)                     (((u32)(src)) & 0x000003ff)
#define QID_DEQ_COUNTER_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_enq_statistics	*/ 
/*	 Fields enq_count	 */
#define ENQ_COUNT_WIDTH                                                      32
#define ENQ_COUNT_SHIFT                                                       0
#define ENQ_COUNT_MASK                                               0xffffffff
#define ENQ_COUNT_RD(src)                                (((src) & 0xffffffff))
#define ENQ_COUNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_deq_statistics	*/ 
/*	 Fields deq_count	 */
#define DEQ_COUNT_WIDTH                                                      32
#define DEQ_COUNT_SHIFT                                                       0
#define DEQ_COUNT_MASK                                               0xffffffff
#define DEQ_COUNT_RD(src)                                (((src) & 0xffffffff))
#define DEQ_COUNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_fifo_status	*/ 
/*	 Fields csr_epoch_overrun	 */
#define CSR_EPOCH_OVERRUN_WIDTH                                               1
#define CSR_EPOCH_OVERRUN_SHIFT                                              31
#define CSR_EPOCH_OVERRUN_MASK                                       0x80000000
#define CSR_EPOCH_OVERRUN_RD(src)                    (((src) & 0x80000000)>>31)
#define CSR_EPOCH_OVERRUN_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields csr_cut_busy	 */
#define CSR_CUT_BUSY_WIDTH                                                    1
#define CSR_CUT_BUSY_SHIFT                                                   30
#define CSR_CUT_BUSY_MASK                                            0x40000000
#define CSR_CUT_BUSY_RD(src)                         (((src) & 0x40000000)>>30)
#define CSR_CUT_BUSY_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields csr_cut_toggle	 */
#define CSR_CUT_TOGGLE_WIDTH                                                  1
#define CSR_CUT_TOGGLE_SHIFT                                                 29
#define CSR_CUT_TOGGLE_MASK                                          0x20000000
#define CSR_CUT_TOGGLE_RD(src)                       (((src) & 0x20000000)>>29)
#define CSR_CUT_TOGGLE_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields csr_qpcore_active_process	 */
#define CSR_QPCORE_ACTIVE_PROCESS_WIDTH                                       5
#define CSR_QPCORE_ACTIVE_PROCESS_SHIFT                                      22
#define CSR_QPCORE_ACTIVE_PROCESS_MASK                               0x07c00000
#define CSR_QPCORE_ACTIVE_PROCESS_RD(src)            (((src) & 0x07c00000)>>22)
#define CSR_QPCORE_ACTIVE_PROCESS_SET(dst,src) \
                      (((dst) & ~0x07c00000) | (((u32)(src)<<22) & 0x07c00000))
/*	 Fields csr_msgrd_fifo_stat	 */
#define CSR_MSGRD_FIFO_STAT_WIDTH                                             7
#define CSR_MSGRD_FIFO_STAT_SHIFT                                            12
#define CSR_MSGRD_FIFO_STAT_MASK                                     0x0007f000
#define CSR_MSGRD_FIFO_STAT_RD(src)                  (((src) & 0x0007f000)>>12)
#define CSR_MSGRD_FIFO_STAT_SET(dst,src) \
                      (((dst) & ~0x0007f000) | (((u32)(src)<<12) & 0x0007f000))
/*	 Fields csr_acr_mstr_cmd_level	 */
#define CSR_ACR_MSTR_CMD_LEVEL_WIDTH                                          4
#define CSR_ACR_MSTR_CMD_LEVEL_SHIFT                                          8
#define CSR_ACR_MSTR_CMD_LEVEL_MASK                                  0x00000f00
#define CSR_ACR_MSTR_CMD_LEVEL_RD(src)                (((src) & 0x00000f00)>>8)
#define CSR_ACR_MSTR_CMD_LEVEL_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields csr_acr_allocated	 */
#define CSR_ACR_ALLOCATED_WIDTH                                               8
#define CSR_ACR_ALLOCATED_SHIFT                                               0
#define CSR_ACR_ALLOCATED_MASK                                       0x000000ff
#define CSR_ACR_ALLOCATED_RD(src)                        (((src) & 0x000000ff))
#define CSR_ACR_ALLOCATED_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register csr_acr_fifo_ctrl	*/ 
/*	 Fields critical_level	 */
#define CRITICAL_LEVEL_WIDTH                                                  4
#define CRITICAL_LEVEL_SHIFT                                                 28
#define CRITICAL_LEVEL_MASK                                          0xf0000000
#define CRITICAL_LEVEL_RD(src)                       (((src) & 0xf0000000)>>28)
#define CRITICAL_LEVEL_WR(src)                  (((u32)(src)<<28) & 0xf0000000)
#define CRITICAL_LEVEL_SET(dst,src) \
                      (((dst) & ~0xf0000000) | (((u32)(src)<<28) & 0xf0000000))
/*	 Fields critical_test	 */
#define CRITICAL_TEST_WIDTH                                                   1
#define CRITICAL_TEST_SHIFT                                                  24
#define CRITICAL_TEST_MASK                                           0x01000000
#define CRITICAL_TEST_RD(src)                        (((src) & 0x01000000)>>24)
#define CRITICAL_TEST_WR(src)                   (((u32)(src)<<24) & 0x01000000)
#define CRITICAL_TEST_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields max_level	 */
#define MAX_LEVEL_WIDTH                                                       8
#define MAX_LEVEL_SHIFT                                                      16
#define MAX_LEVEL_MASK                                               0x00ff0000
#define MAX_LEVEL_RD(src)                            (((src) & 0x00ff0000)>>16)
#define MAX_LEVEL_WR(src)                       (((u32)(src)<<16) & 0x00ff0000)
#define MAX_LEVEL_SET(dst,src) \
                      (((dst) & ~0x00ff0000) | (((u32)(src)<<16) & 0x00ff0000))
/*	 Fields qmi_hold_enable	 */
#define QMI_HOLD_ENABLE_WIDTH                                                 1
#define QMI_HOLD_ENABLE_SHIFT                                                15
#define QMI_HOLD_ENABLE_MASK                                         0x00008000
#define QMI_HOLD_ENABLE_RD(src)                      (((src) & 0x00008000)>>15)
#define QMI_HOLD_ENABLE_WR(src)                 (((u32)(src)<<15) & 0x00008000)
#define QMI_HOLD_ENABLE_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields qmi_hold_level	 */
#define QMI_HOLD_LEVEL_WIDTH                                                  8
#define QMI_HOLD_LEVEL_SHIFT                                                  0
#define QMI_HOLD_LEVEL_MASK                                          0x000000ff
#define QMI_HOLD_LEVEL_RD(src)                           (((src) & 0x000000ff))
#define QMI_HOLD_LEVEL_WR(src)                      (((u32)(src)) & 0x000000ff)
#define QMI_HOLD_LEVEL_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register csr_qm_ram_margin	*/ 
/*	 Fields recomb_rmea	 */
#define RECOMB_RMEA_WIDTH                                                     1
#define RECOMB_RMEA_SHIFT                                                    29
#define RECOMB_RMEA_MASK                                             0x20000000
#define RECOMB_RMEA_RD(src)                          (((src) & 0x20000000)>>29)
#define RECOMB_RMEA_WR(src)                     (((u32)(src)<<29) & 0x20000000)
#define RECOMB_RMEA_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields recomb_rmeb	 */
#define RECOMB_RMEB_WIDTH                                                     1
#define RECOMB_RMEB_SHIFT                                                    28
#define RECOMB_RMEB_MASK                                             0x10000000
#define RECOMB_RMEB_RD(src)                          (((src) & 0x10000000)>>28)
#define RECOMB_RMEB_WR(src)                     (((u32)(src)<<28) & 0x10000000)
#define RECOMB_RMEB_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields recomb_rma	 */
#define RECOMB_RMA_WIDTH                                                      2
#define RECOMB_RMA_SHIFT                                                     26
#define RECOMB_RMA_MASK                                              0x0c000000
#define RECOMB_RMA_RD(src)                           (((src) & 0x0c000000)>>26)
#define RECOMB_RMA_WR(src)                      (((u32)(src)<<26) & 0x0c000000)
#define RECOMB_RMA_SET(dst,src) \
                      (((dst) & ~0x0c000000) | (((u32)(src)<<26) & 0x0c000000))
/*	 Fields recomb_rmb	 */
#define RECOMB_RMB_WIDTH                                                      2
#define RECOMB_RMB_SHIFT                                                     24
#define RECOMB_RMB_MASK                                              0x03000000
#define RECOMB_RMB_RD(src)                           (((src) & 0x03000000)>>24)
#define RECOMB_RMB_WR(src)                      (((u32)(src)<<24) & 0x03000000)
#define RECOMB_RMB_SET(dst,src) \
                      (((dst) & ~0x03000000) | (((u32)(src)<<24) & 0x03000000))
/*	 Fields acr_rmea	 */
#define ACR_RMEA_WIDTH                                                        1
#define ACR_RMEA_SHIFT                                                       21
#define ACR_RMEA_MASK                                                0x00200000
#define ACR_RMEA_RD(src)                             (((src) & 0x00200000)>>21)
#define ACR_RMEA_WR(src)                        (((u32)(src)<<21) & 0x00200000)
#define ACR_RMEA_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields acr_rmeb	 */
#define ACR_RMEB_WIDTH                                                        1
#define ACR_RMEB_SHIFT                                                       20
#define ACR_RMEB_MASK                                                0x00100000
#define ACR_RMEB_RD(src)                             (((src) & 0x00100000)>>20)
#define ACR_RMEB_WR(src)                        (((u32)(src)<<20) & 0x00100000)
#define ACR_RMEB_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields acr_rma	 */
#define ACR_RMA_WIDTH                                                         2
#define ACR_RMA_SHIFT                                                        18
#define ACR_RMA_MASK                                                 0x000c0000
#define ACR_RMA_RD(src)                              (((src) & 0x000c0000)>>18)
#define ACR_RMA_WR(src)                         (((u32)(src)<<18) & 0x000c0000)
#define ACR_RMA_SET(dst,src) \
                      (((dst) & ~0x000c0000) | (((u32)(src)<<18) & 0x000c0000))
/*	 Fields acr_rmb	 */
#define ACR_RMB_WIDTH                                                         2
#define ACR_RMB_SHIFT                                                        16
#define ACR_RMB_MASK                                                 0x00030000
#define ACR_RMB_RD(src)                              (((src) & 0x00030000)>>16)
#define ACR_RMB_WR(src)                         (((u32)(src)<<16) & 0x00030000)
#define ACR_RMB_SET(dst,src) \
                      (((dst) & ~0x00030000) | (((u32)(src)<<16) & 0x00030000))
/*	 Fields qstate_rmea	 */
#define QSTATE_RMEA_WIDTH                                                     1
#define QSTATE_RMEA_SHIFT                                                    13
#define QSTATE_RMEA_MASK                                             0x00002000
#define QSTATE_RMEA_RD(src)                          (((src) & 0x00002000)>>13)
#define QSTATE_RMEA_WR(src)                     (((u32)(src)<<13) & 0x00002000)
#define QSTATE_RMEA_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields qstate_rmeb	 */
#define QSTATE_RMEB_WIDTH                                                     1
#define QSTATE_RMEB_SHIFT                                                    12
#define QSTATE_RMEB_MASK                                             0x00001000
#define QSTATE_RMEB_RD(src)                          (((src) & 0x00001000)>>12)
#define QSTATE_RMEB_WR(src)                     (((u32)(src)<<12) & 0x00001000)
#define QSTATE_RMEB_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qstate_rma	 */
#define QSTATE_RMA_WIDTH                                                      2
#define QSTATE_RMA_SHIFT                                                     10
#define QSTATE_RMA_MASK                                              0x00000c00
#define QSTATE_RMA_RD(src)                           (((src) & 0x00000c00)>>10)
#define QSTATE_RMA_WR(src)                      (((u32)(src)<<10) & 0x00000c00)
#define QSTATE_RMA_SET(dst,src) \
                      (((dst) & ~0x00000c00) | (((u32)(src)<<10) & 0x00000c00))
/*	 Fields qstate_rmb	 */
#define QSTATE_RMB_WIDTH                                                      2
#define QSTATE_RMB_SHIFT                                                      8
#define QSTATE_RMB_MASK                                              0x00000300
#define QSTATE_RMB_RD(src)                            (((src) & 0x00000300)>>8)
#define QSTATE_RMB_WR(src)                       (((u32)(src)<<8) & 0x00000300)
#define QSTATE_RMB_SET(dst,src) \
                       (((dst) & ~0x00000300) | (((u32)(src)<<8) & 0x00000300))
/*	 Fields cstate_rmea	 */
#define CSTATE_RMEA_WIDTH                                                     1
#define CSTATE_RMEA_SHIFT                                                     5
#define CSTATE_RMEA_MASK                                             0x00000020
#define CSTATE_RMEA_RD(src)                           (((src) & 0x00000020)>>5)
#define CSTATE_RMEA_WR(src)                      (((u32)(src)<<5) & 0x00000020)
#define CSTATE_RMEA_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields cstate_rmeb	 */
#define CSTATE_RMEB_WIDTH                                                     1
#define CSTATE_RMEB_SHIFT                                                     4
#define CSTATE_RMEB_MASK                                             0x00000010
#define CSTATE_RMEB_RD(src)                           (((src) & 0x00000010)>>4)
#define CSTATE_RMEB_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define CSTATE_RMEB_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields cstate_rma	 */
#define CSTATE_RMA_WIDTH                                                      2
#define CSTATE_RMA_SHIFT                                                      2
#define CSTATE_RMA_MASK                                              0x0000000c
#define CSTATE_RMA_RD(src)                            (((src) & 0x0000000c)>>2)
#define CSTATE_RMA_WR(src)                       (((u32)(src)<<2) & 0x0000000c)
#define CSTATE_RMA_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields cstate_rmb	 */
#define CSTATE_RMB_WIDTH                                                      2
#define CSTATE_RMB_SHIFT                                                      0
#define CSTATE_RMB_MASK                                              0x00000003
#define CSTATE_RMB_RD(src)                               (((src) & 0x00000003))
#define CSTATE_RMB_WR(src)                          (((u32)(src)) & 0x00000003)
#define CSTATE_RMB_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register csr_qm_testint0	*/ 
/*	 Fields mbox	 */
#define MBOX0_WIDTH                                                          32
#define MBOX0_SHIFT                                                           0
#define MBOX0_MASK                                                   0xffffffff
#define MBOX0_RD(src)                                    (((src) & 0xffffffff))
#define MBOX0_WR(src)                               (((u32)(src)) & 0xffffffff)
#define MBOX0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qm_testint1	*/ 
/*	 Fields sab_intr	 */
#define SAB_INTR1_WIDTH                                                       1
#define SAB_INTR1_SHIFT                                                      31
#define SAB_INTR1_MASK                                               0x80000000
#define SAB_INTR1_RD(src)                            (((src) & 0x80000000)>>31)
#define SAB_INTR1_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define SAB_INTR1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields qm_int	 */
#define QM_INT1_WIDTH                                                         1
#define QM_INT1_SHIFT                                                        30
#define QM_INT1_MASK                                                 0x40000000
#define QM_INT1_RD(src)                              (((src) & 0x40000000)>>30)
#define QM_INT1_WR(src)                         (((u32)(src)<<30) & 0x40000000)
#define QM_INT1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields ecc_sec	 */
#define ECC_SEC1_WIDTH                                                       14
#define ECC_SEC1_SHIFT                                                       14
#define ECC_SEC1_MASK                                                0x0fffc000
#define ECC_SEC1_RD(src)                             (((src) & 0x0fffc000)>>14)
#define ECC_SEC1_WR(src)                        (((u32)(src)<<14) & 0x0fffc000)
#define ECC_SEC1_SET(dst,src) \
                      (((dst) & ~0x0fffc000) | (((u32)(src)<<14) & 0x0fffc000))
/*	 Fields ecc_ded	 */
#define ECC_DED1_WIDTH                                                       14
#define ECC_DED1_SHIFT                                                        0
#define ECC_DED1_MASK                                                0x00003fff
#define ECC_DED1_RD(src)                                 (((src) & 0x00003fff))
#define ECC_DED1_WR(src)                            (((u32)(src)) & 0x00003fff)
#define ECC_DED1_SET(dst,src) \
                          (((dst) & ~0x00003fff) | (((u32)(src)) & 0x00003fff))

/*	Register csr_qmlite_pbn_map_0	*/ 
/*	 Fields slimpro_fpq0_mbox	 */
#define SLIMPRO_FPQ0_MBOX0_WIDTH                                              5
#define SLIMPRO_FPQ0_MBOX0_SHIFT                                             25
#define SLIMPRO_FPQ0_MBOX0_MASK                                      0x3e000000
#define SLIMPRO_FPQ0_MBOX0_RD(src)                   (((src) & 0x3e000000)>>25)
#define SLIMPRO_FPQ0_MBOX0_WR(src)              (((u32)(src)<<25) & 0x3e000000)
#define SLIMPRO_FPQ0_MBOX0_SET(dst,src) \
                      (((dst) & ~0x3e000000) | (((u32)(src)<<25) & 0x3e000000))
/*	 Fields slimpro_wq0_mbox	 */
#define SLIMPRO_WQ0_MBOX0_WIDTH                                               5
#define SLIMPRO_WQ0_MBOX0_SHIFT                                              20
#define SLIMPRO_WQ0_MBOX0_MASK                                       0x01f00000
#define SLIMPRO_WQ0_MBOX0_RD(src)                    (((src) & 0x01f00000)>>20)
#define SLIMPRO_WQ0_MBOX0_WR(src)               (((u32)(src)<<20) & 0x01f00000)
#define SLIMPRO_WQ0_MBOX0_SET(dst,src) \
                      (((dst) & ~0x01f00000) | (((u32)(src)<<20) & 0x01f00000))
/*	 Fields cop_fpq_mbox	 */
#define COP_FPQ_MBOX0_WIDTH                                                   5
#define COP_FPQ_MBOX0_SHIFT                                                  15
#define COP_FPQ_MBOX0_MASK                                           0x000f8000
#define COP_FPQ_MBOX0_RD(src)                        (((src) & 0x000f8000)>>15)
#define COP_FPQ_MBOX0_WR(src)                   (((u32)(src)<<15) & 0x000f8000)
#define COP_FPQ_MBOX0_SET(dst,src) \
                      (((dst) & ~0x000f8000) | (((u32)(src)<<15) & 0x000f8000))
/*	 Fields cop_wq_mbox	 */
#define COP_WQ_MBOX0_WIDTH                                                    5
#define COP_WQ_MBOX0_SHIFT                                                   10
#define COP_WQ_MBOX0_MASK                                            0x00007c00
#define COP_WQ_MBOX0_RD(src)                         (((src) & 0x00007c00)>>10)
#define COP_WQ_MBOX0_WR(src)                    (((u32)(src)<<10) & 0x00007c00)
#define COP_WQ_MBOX0_SET(dst,src) \
                      (((dst) & ~0x00007c00) | (((u32)(src)<<10) & 0x00007c00))
/*	 Fields cpu_fpq_mbox	 */
#define CPU_FPQ_MBOX0_WIDTH                                                   5
#define CPU_FPQ_MBOX0_SHIFT                                                   5
#define CPU_FPQ_MBOX0_MASK                                           0x000003e0
#define CPU_FPQ_MBOX0_RD(src)                         (((src) & 0x000003e0)>>5)
#define CPU_FPQ_MBOX0_WR(src)                    (((u32)(src)<<5) & 0x000003e0)
#define CPU_FPQ_MBOX0_SET(dst,src) \
                       (((dst) & ~0x000003e0) | (((u32)(src)<<5) & 0x000003e0))
/*	 Fields cpu_wq_mbox	 */
#define CPU_WQ_MBOX0_WIDTH                                                    5
#define CPU_WQ_MBOX0_SHIFT                                                    0
#define CPU_WQ_MBOX0_MASK                                            0x0000001f
#define CPU_WQ_MBOX0_RD(src)                             (((src) & 0x0000001f))
#define CPU_WQ_MBOX0_WR(src)                        (((u32)(src)) & 0x0000001f)
#define CPU_WQ_MBOX0_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register csr_qmlite_pbn_map_1	*/ 
/*	 Fields slimpro_fpq1_mbox	 */
#define SLIMPRO_FPQ1_MBOX1_WIDTH                                              5
#define SLIMPRO_FPQ1_MBOX1_SHIFT                                              5
#define SLIMPRO_FPQ1_MBOX1_MASK                                      0x000003e0
#define SLIMPRO_FPQ1_MBOX1_RD(src)                    (((src) & 0x000003e0)>>5)
#define SLIMPRO_FPQ1_MBOX1_WR(src)               (((u32)(src)<<5) & 0x000003e0)
#define SLIMPRO_FPQ1_MBOX1_SET(dst,src) \
                       (((dst) & ~0x000003e0) | (((u32)(src)<<5) & 0x000003e0))
/*	 Fields slimpro_wq1_mbox	 */
#define SLIMPRO_WQ1_MBOX1_WIDTH                                               5
#define SLIMPRO_WQ1_MBOX1_SHIFT                                               0
#define SLIMPRO_WQ1_MBOX1_MASK                                       0x0000001f
#define SLIMPRO_WQ1_MBOX1_RD(src)                        (((src) & 0x0000001f))
#define SLIMPRO_WQ1_MBOX1_WR(src)                   (((u32)(src)) & 0x0000001f)
#define SLIMPRO_WQ1_MBOX1_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register csr_recomb_ctrl_0	*/ 
/*	 Fields bresp_buff_timeout_cnt	 */
#define BRESP_BUFF_TIMEOUT_CNT0_WIDTH                                        11
#define BRESP_BUFF_TIMEOUT_CNT0_SHIFT                                        21
#define BRESP_BUFF_TIMEOUT_CNT0_MASK                                 0xffe00000
#define BRESP_BUFF_TIMEOUT_CNT0_RD(src)              (((src) & 0xffe00000)>>21)
#define BRESP_BUFF_TIMEOUT_CNT0_WR(src)         (((u32)(src)<<21) & 0xffe00000)
#define BRESP_BUFF_TIMEOUT_CNT0_SET(dst,src) \
                      (((dst) & ~0xffe00000) | (((u32)(src)<<21) & 0xffe00000))
/*	 Fields bresp_recomb_en	 */
#define BRESP_RECOMB_EN0_WIDTH                                                1
#define BRESP_RECOMB_EN0_SHIFT                                               20
#define BRESP_RECOMB_EN0_MASK                                        0x00100000
#define BRESP_RECOMB_EN0_RD(src)                     (((src) & 0x00100000)>>20)
#define BRESP_RECOMB_EN0_WR(src)                (((u32)(src)<<20) & 0x00100000)
#define BRESP_RECOMB_EN0_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields force_eviction_cstate_address	 */
#define FORCE_EVICTION_CSTATE_ADDRESS0_WIDTH                                  7
#define FORCE_EVICTION_CSTATE_ADDRESS0_SHIFT                                 12
#define FORCE_EVICTION_CSTATE_ADDRESS0_MASK                          0x0007f000
#define FORCE_EVICTION_CSTATE_ADDRESS0_RD(src)       (((src) & 0x0007f000)>>12)
#define FORCE_EVICTION_CSTATE_ADDRESS0_WR(src)  (((u32)(src)<<12) & 0x0007f000)
#define FORCE_EVICTION_CSTATE_ADDRESS0_SET(dst,src) \
                      (((dst) & ~0x0007f000) | (((u32)(src)<<12) & 0x0007f000))
/*	 Fields prescale_cntr	 */
#define PRESCALE_CNTR0_WIDTH                                                  2
#define PRESCALE_CNTR0_SHIFT                                                  8
#define PRESCALE_CNTR0_MASK                                          0x00000300
#define PRESCALE_CNTR0_RD(src)                        (((src) & 0x00000300)>>8)
#define PRESCALE_CNTR0_WR(src)                   (((u32)(src)<<8) & 0x00000300)
#define PRESCALE_CNTR0_SET(dst,src) \
                       (((dst) & ~0x00000300) | (((u32)(src)<<8) & 0x00000300))
/*	 Fields force_eviction_cstate	 */
#define FORCE_EVICTION_CSTATE0_WIDTH                                          1
#define FORCE_EVICTION_CSTATE0_SHIFT                                          3
#define FORCE_EVICTION_CSTATE0_MASK                                  0x00000008
#define FORCE_EVICTION_CSTATE0_RD(src)                (((src) & 0x00000008)>>3)
#define FORCE_EVICTION_CSTATE0_WR(src)           (((u32)(src)<<3) & 0x00000008)
#define FORCE_EVICTION_CSTATE0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields qidsb_resp_collapse_en	 */
#define QIDSB_RESP_COLLAPSE_EN0_WIDTH                                         1
#define QIDSB_RESP_COLLAPSE_EN0_SHIFT                                         2
#define QIDSB_RESP_COLLAPSE_EN0_MASK                                 0x00000004
#define QIDSB_RESP_COLLAPSE_EN0_RD(src)               (((src) & 0x00000004)>>2)
#define QIDSB_RESP_COLLAPSE_EN0_WR(src)          (((u32)(src)<<2) & 0x00000004)
#define QIDSB_RESP_COLLAPSE_EN0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields force_eviction	 */
#define FORCE_EVICTION0_WIDTH                                                 1
#define FORCE_EVICTION0_SHIFT                                                 1
#define FORCE_EVICTION0_MASK                                         0x00000002
#define FORCE_EVICTION0_RD(src)                       (((src) & 0x00000002)>>1)
#define FORCE_EVICTION0_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define FORCE_EVICTION0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields recomb_en	 */
#define RECOMB_EN0_WIDTH                                                      1
#define RECOMB_EN0_SHIFT                                                      0
#define RECOMB_EN0_MASK                                              0x00000001
#define RECOMB_EN0_RD(src)                               (((src) & 0x00000001))
#define RECOMB_EN0_WR(src)                          (((u32)(src)) & 0x00000001)
#define RECOMB_EN0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_recomb_ctrl_1	*/ 
/*	 Fields bresp_max_recomb_cnt	 */
#define BRESP_MAX_RECOMB_CNT1_WIDTH                                           6
#define BRESP_MAX_RECOMB_CNT1_SHIFT                                          26
#define BRESP_MAX_RECOMB_CNT1_MASK                                   0xfc000000
#define BRESP_MAX_RECOMB_CNT1_RD(src)                (((src) & 0xfc000000)>>26)
#define BRESP_MAX_RECOMB_CNT1_WR(src)           (((u32)(src)<<26) & 0xfc000000)
#define BRESP_MAX_RECOMB_CNT1_SET(dst,src) \
                      (((dst) & ~0xfc000000) | (((u32)(src)<<26) & 0xfc000000))
/*	 Fields amareq_afifo_thresh	 */
#define AMAREQ_AFIFO_THRESH1_WIDTH                                            2
#define AMAREQ_AFIFO_THRESH1_SHIFT                                           24
#define AMAREQ_AFIFO_THRESH1_MASK                                    0x03000000
#define AMAREQ_AFIFO_THRESH1_RD(src)                 (((src) & 0x03000000)>>24)
#define AMAREQ_AFIFO_THRESH1_WR(src)            (((u32)(src)<<24) & 0x03000000)
#define AMAREQ_AFIFO_THRESH1_SET(dst,src) \
                      (((dst) & ~0x03000000) | (((u32)(src)<<24) & 0x03000000))
/*	 Fields amareq_dfifo_thresh	 */
#define AMAREQ_DFIFO_THRESH1_WIDTH                                            4
#define AMAREQ_DFIFO_THRESH1_SHIFT                                           16
#define AMAREQ_DFIFO_THRESH1_MASK                                    0x000f0000
#define AMAREQ_DFIFO_THRESH1_RD(src)                 (((src) & 0x000f0000)>>16)
#define AMAREQ_DFIFO_THRESH1_WR(src)            (((u32)(src)<<16) & 0x000f0000)
#define AMAREQ_DFIFO_THRESH1_SET(dst,src) \
                      (((dst) & ~0x000f0000) | (((u32)(src)<<16) & 0x000f0000))
/*	 Fields wctrl_afifo_thresh	 */
#define WCTRL_AFIFO_THRESH1_WIDTH                                             2
#define WCTRL_AFIFO_THRESH1_SHIFT                                             8
#define WCTRL_AFIFO_THRESH1_MASK                                     0x00000300
#define WCTRL_AFIFO_THRESH1_RD(src)                   (((src) & 0x00000300)>>8)
#define WCTRL_AFIFO_THRESH1_WR(src)              (((u32)(src)<<8) & 0x00000300)
#define WCTRL_AFIFO_THRESH1_SET(dst,src) \
                       (((dst) & ~0x00000300) | (((u32)(src)<<8) & 0x00000300))
/*	 Fields wctrl_dfifo_thresh	 */
#define WCTRL_DFIFO_THRESH1_WIDTH                                             4
#define WCTRL_DFIFO_THRESH1_SHIFT                                             0
#define WCTRL_DFIFO_THRESH1_MASK                                     0x0000000f
#define WCTRL_DFIFO_THRESH1_RD(src)                      (((src) & 0x0000000f))
#define WCTRL_DFIFO_THRESH1_WR(src)                 (((u32)(src)) & 0x0000000f)
#define WCTRL_DFIFO_THRESH1_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_recomb_ctrl_2	*/ 
/*	 Fields bresp_brespfifo_thresh	 */
#define BRESP_BRESPFIFO_THRESH2_WIDTH                                         8
#define BRESP_BRESPFIFO_THRESH2_SHIFT                                        24
#define BRESP_BRESPFIFO_THRESH2_MASK                                 0xff000000
#define BRESP_BRESPFIFO_THRESH2_RD(src)              (((src) & 0xff000000)>>24)
#define BRESP_BRESPFIFO_THRESH2_WR(src)         (((u32)(src)<<24) & 0xff000000)
#define BRESP_BRESPFIFO_THRESH2_SET(dst,src) \
                      (((dst) & ~0xff000000) | (((u32)(src)<<24) & 0xff000000))
/*	 Fields bresp_vc0bfifo_thresh	 */
#define BRESP_VC0BFIFO_THRESH2_WIDTH                                          6
#define BRESP_VC0BFIFO_THRESH2_SHIFT                                         16
#define BRESP_VC0BFIFO_THRESH2_MASK                                  0x003f0000
#define BRESP_VC0BFIFO_THRESH2_RD(src)               (((src) & 0x003f0000)>>16)
#define BRESP_VC0BFIFO_THRESH2_WR(src)          (((u32)(src)<<16) & 0x003f0000)
#define BRESP_VC0BFIFO_THRESH2_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields bresp_vc1bfifo_thresh	 */
#define BRESP_VC1BFIFO_THRESH2_WIDTH                                          6
#define BRESP_VC1BFIFO_THRESH2_SHIFT                                          8
#define BRESP_VC1BFIFO_THRESH2_MASK                                  0x00003f00
#define BRESP_VC1BFIFO_THRESH2_RD(src)                (((src) & 0x00003f00)>>8)
#define BRESP_VC1BFIFO_THRESH2_WR(src)           (((u32)(src)<<8) & 0x00003f00)
#define BRESP_VC1BFIFO_THRESH2_SET(dst,src) \
                       (((dst) & ~0x00003f00) | (((u32)(src)<<8) & 0x00003f00))
/*	 Fields bresp_vc2bfifo_thresh	 */
#define BRESP_VC2BFIFO_THRESH2_WIDTH                                          6
#define BRESP_VC2BFIFO_THRESH2_SHIFT                                          0
#define BRESP_VC2BFIFO_THRESH2_MASK                                  0x0000003f
#define BRESP_VC2BFIFO_THRESH2_RD(src)                   (((src) & 0x0000003f))
#define BRESP_VC2BFIFO_THRESH2_WR(src)              (((u32)(src)) & 0x0000003f)
#define BRESP_VC2BFIFO_THRESH2_SET(dst,src) \
                          (((dst) & ~0x0000003f) | (((u32)(src)) & 0x0000003f))

/*	Register csr_qm_recomb_ram_margin	*/ 
/*	 Fields addrmem_rmea	 */
#define ADDRMEM_RMEA_WIDTH                                                    1
#define ADDRMEM_RMEA_SHIFT                                                   21
#define ADDRMEM_RMEA_MASK                                            0x00200000
#define ADDRMEM_RMEA_RD(src)                         (((src) & 0x00200000)>>21)
#define ADDRMEM_RMEA_WR(src)                    (((u32)(src)<<21) & 0x00200000)
#define ADDRMEM_RMEA_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields addrmem_rmeb	 */
#define ADDRMEM_RMEB_WIDTH                                                    1
#define ADDRMEM_RMEB_SHIFT                                                   20
#define ADDRMEM_RMEB_MASK                                            0x00100000
#define ADDRMEM_RMEB_RD(src)                         (((src) & 0x00100000)>>20)
#define ADDRMEM_RMEB_WR(src)                    (((u32)(src)<<20) & 0x00100000)
#define ADDRMEM_RMEB_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields addrmem_rma	 */
#define ADDRMEM_RMA_WIDTH                                                     2
#define ADDRMEM_RMA_SHIFT                                                    18
#define ADDRMEM_RMA_MASK                                             0x000c0000
#define ADDRMEM_RMA_RD(src)                          (((src) & 0x000c0000)>>18)
#define ADDRMEM_RMA_WR(src)                     (((u32)(src)<<18) & 0x000c0000)
#define ADDRMEM_RMA_SET(dst,src) \
                      (((dst) & ~0x000c0000) | (((u32)(src)<<18) & 0x000c0000))
/*	 Fields addrmem_rmb	 */
#define ADDRMEM_RMB_WIDTH                                                     2
#define ADDRMEM_RMB_SHIFT                                                    16
#define ADDRMEM_RMB_MASK                                             0x00030000
#define ADDRMEM_RMB_RD(src)                          (((src) & 0x00030000)>>16)
#define ADDRMEM_RMB_WR(src)                     (((u32)(src)<<16) & 0x00030000)
#define ADDRMEM_RMB_SET(dst,src) \
                      (((dst) & ~0x00030000) | (((u32)(src)<<16) & 0x00030000))
/*	 Fields qidsbmem_rmea	 */
#define QIDSBMEM_RMEA_WIDTH                                                   1
#define QIDSBMEM_RMEA_SHIFT                                                  13
#define QIDSBMEM_RMEA_MASK                                           0x00002000
#define QIDSBMEM_RMEA_RD(src)                        (((src) & 0x00002000)>>13)
#define QIDSBMEM_RMEA_WR(src)                   (((u32)(src)<<13) & 0x00002000)
#define QIDSBMEM_RMEA_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields qidsbmem_rmeb	 */
#define QIDSBMEM_RMEB_WIDTH                                                   1
#define QIDSBMEM_RMEB_SHIFT                                                  12
#define QIDSBMEM_RMEB_MASK                                           0x00001000
#define QIDSBMEM_RMEB_RD(src)                        (((src) & 0x00001000)>>12)
#define QIDSBMEM_RMEB_WR(src)                   (((u32)(src)<<12) & 0x00001000)
#define QIDSBMEM_RMEB_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qidsbmem_rma	 */
#define QIDSBMEM_RMA_WIDTH                                                    2
#define QIDSBMEM_RMA_SHIFT                                                   10
#define QIDSBMEM_RMA_MASK                                            0x00000c00
#define QIDSBMEM_RMA_RD(src)                         (((src) & 0x00000c00)>>10)
#define QIDSBMEM_RMA_WR(src)                    (((u32)(src)<<10) & 0x00000c00)
#define QIDSBMEM_RMA_SET(dst,src) \
                      (((dst) & ~0x00000c00) | (((u32)(src)<<10) & 0x00000c00))
/*	 Fields qidsbmem_rmb	 */
#define QIDSBMEM_RMB_WIDTH                                                    2
#define QIDSBMEM_RMB_SHIFT                                                    8
#define QIDSBMEM_RMB_MASK                                            0x00000300
#define QIDSBMEM_RMB_RD(src)                          (((src) & 0x00000300)>>8)
#define QIDSBMEM_RMB_WR(src)                     (((u32)(src)<<8) & 0x00000300)
#define QIDSBMEM_RMB_SET(dst,src) \
                       (((dst) & ~0x00000300) | (((u32)(src)<<8) & 0x00000300))
/*	 Fields cmem_rmea	 */
#define CMEM_RMEA_WIDTH                                                       1
#define CMEM_RMEA_SHIFT                                                       5
#define CMEM_RMEA_MASK                                               0x00000020
#define CMEM_RMEA_RD(src)                             (((src) & 0x00000020)>>5)
#define CMEM_RMEA_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define CMEM_RMEA_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields cmem_rmeb	 */
#define CMEM_RMEB_WIDTH                                                       1
#define CMEM_RMEB_SHIFT                                                       4
#define CMEM_RMEB_MASK                                               0x00000010
#define CMEM_RMEB_RD(src)                             (((src) & 0x00000010)>>4)
#define CMEM_RMEB_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define CMEM_RMEB_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields cmem_rma	 */
#define CMEM_RMA_WIDTH                                                        2
#define CMEM_RMA_SHIFT                                                        2
#define CMEM_RMA_MASK                                                0x0000000c
#define CMEM_RMA_RD(src)                              (((src) & 0x0000000c)>>2)
#define CMEM_RMA_WR(src)                         (((u32)(src)<<2) & 0x0000000c)
#define CMEM_RMA_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields cmem_rmb	 */
#define CMEM_RMB_WIDTH                                                        2
#define CMEM_RMB_SHIFT                                                        0
#define CMEM_RMB_MASK                                                0x00000003
#define CMEM_RMB_RD(src)                                 (((src) & 0x00000003))
#define CMEM_RMB_WR(src)                            (((u32)(src)) & 0x00000003)
#define CMEM_RMB_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register csr_recomb_sts_0	*/ 
/*	 Fields cstate_empty	 */
#define CSTATE_EMPTY0_WIDTH                                                   1
#define CSTATE_EMPTY0_SHIFT                                                   8
#define CSTATE_EMPTY0_MASK                                           0x00000100
#define CSTATE_EMPTY0_RD(src)                         (((src) & 0x00000100)>>8)
#define CSTATE_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields amareq_afifo_empty	 */
#define AMAREQ_AFIFO_EMPTY0_WIDTH                                             1
#define AMAREQ_AFIFO_EMPTY0_SHIFT                                             7
#define AMAREQ_AFIFO_EMPTY0_MASK                                     0x00000080
#define AMAREQ_AFIFO_EMPTY0_RD(src)                   (((src) & 0x00000080)>>7)
#define AMAREQ_AFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields amareq_dfifo_empty	 */
#define AMAREQ_DFIFO_EMPTY0_WIDTH                                             1
#define AMAREQ_DFIFO_EMPTY0_SHIFT                                             6
#define AMAREQ_DFIFO_EMPTY0_MASK                                     0x00000040
#define AMAREQ_DFIFO_EMPTY0_RD(src)                   (((src) & 0x00000040)>>6)
#define AMAREQ_DFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields bresp_brespfifo_empty	 */
#define BRESP_BRESPFIFO_EMPTY0_WIDTH                                          1
#define BRESP_BRESPFIFO_EMPTY0_SHIFT                                          5
#define BRESP_BRESPFIFO_EMPTY0_MASK                                  0x00000020
#define BRESP_BRESPFIFO_EMPTY0_RD(src)                (((src) & 0x00000020)>>5)
#define BRESP_BRESPFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields bresp_vc0bfifo_empty	 */
#define BRESP_VC0BFIFO_EMPTY0_WIDTH                                           1
#define BRESP_VC0BFIFO_EMPTY0_SHIFT                                           4
#define BRESP_VC0BFIFO_EMPTY0_MASK                                   0x00000010
#define BRESP_VC0BFIFO_EMPTY0_RD(src)                 (((src) & 0x00000010)>>4)
#define BRESP_VC0BFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields bresp_vc1bfifo_empty	 */
#define BRESP_VC1BFIFO_EMPTY0_WIDTH                                           1
#define BRESP_VC1BFIFO_EMPTY0_SHIFT                                           3
#define BRESP_VC1BFIFO_EMPTY0_MASK                                   0x00000008
#define BRESP_VC1BFIFO_EMPTY0_RD(src)                 (((src) & 0x00000008)>>3)
#define BRESP_VC1BFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields bresp_vc2bfifo_empty	 */
#define BRESP_VC2BFIFO_EMPTY0_WIDTH                                           1
#define BRESP_VC2BFIFO_EMPTY0_SHIFT                                           2
#define BRESP_VC2BFIFO_EMPTY0_MASK                                   0x00000004
#define BRESP_VC2BFIFO_EMPTY0_RD(src)                 (((src) & 0x00000004)>>2)
#define BRESP_VC2BFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields wctrl_afifo_empty	 */
#define WCTRL_AFIFO_EMPTY0_WIDTH                                              1
#define WCTRL_AFIFO_EMPTY0_SHIFT                                              1
#define WCTRL_AFIFO_EMPTY0_MASK                                      0x00000002
#define WCTRL_AFIFO_EMPTY0_RD(src)                    (((src) & 0x00000002)>>1)
#define WCTRL_AFIFO_EMPTY0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields wctrl_dfifo_empty	 */
#define WCTRL_DFIFO_EMPTY0_WIDTH                                              1
#define WCTRL_DFIFO_EMPTY0_SHIFT                                              0
#define WCTRL_DFIFO_EMPTY0_MASK                                      0x00000001
#define WCTRL_DFIFO_EMPTY0_RD(src)                       (((src) & 0x00000001))
#define WCTRL_DFIFO_EMPTY0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_recomb_sts_1	*/ 
/*	 Fields cstate_empty	 */
#define CSTATE_EMPTY1_WIDTH                                                  32
#define CSTATE_EMPTY1_SHIFT                                                   0
#define CSTATE_EMPTY1_MASK                                           0xffffffff
#define CSTATE_EMPTY1_RD(src)                            (((src) & 0xffffffff))
#define CSTATE_EMPTY1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_recomb_sts_2	*/ 
/*	 Fields cstate_empty	 */
#define CSTATE_EMPTY2_WIDTH                                                  32
#define CSTATE_EMPTY2_SHIFT                                                   0
#define CSTATE_EMPTY2_MASK                                           0xffffffff
#define CSTATE_EMPTY2_RD(src)                            (((src) & 0xffffffff))
#define CSTATE_EMPTY2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_recomb_sts_3	*/ 
/*	 Fields cstate_empty	 */
#define CSTATE_EMPTY3_WIDTH                                                  32
#define CSTATE_EMPTY3_SHIFT                                                   0
#define CSTATE_EMPTY3_MASK                                           0xffffffff
#define CSTATE_EMPTY3_RD(src)                            (((src) & 0xffffffff))
#define CSTATE_EMPTY3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_recomb_sts_4	*/ 
/*	 Fields cstate_empty	 */
#define CSTATE_EMPTY4_WIDTH                                                  32
#define CSTATE_EMPTY4_SHIFT                                                   0
#define CSTATE_EMPTY4_MASK                                           0xffffffff
#define CSTATE_EMPTY4_RD(src)                            (((src) & 0xffffffff))
#define CSTATE_EMPTY4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register recomb_INT	*/ 
/*	 Fields amareq_afifo_overfl_intr	 */
#define AMAREQ_AFIFO_OVERFL_INTR_WIDTH                                        1
#define AMAREQ_AFIFO_OVERFL_INTR_SHIFT                                       15
#define AMAREQ_AFIFO_OVERFL_INTR_MASK                                0x00008000
#define AMAREQ_AFIFO_OVERFL_INTR_RD(src)             (((src) & 0x00008000)>>15)
#define AMAREQ_AFIFO_OVERFL_INTR_WR(src)        (((u32)(src)<<15) & 0x00008000)
#define AMAREQ_AFIFO_OVERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields amareq_afifo_underfl_intr	 */
#define AMAREQ_AFIFO_UNDERFL_INTR_WIDTH                                       1
#define AMAREQ_AFIFO_UNDERFL_INTR_SHIFT                                      14
#define AMAREQ_AFIFO_UNDERFL_INTR_MASK                               0x00004000
#define AMAREQ_AFIFO_UNDERFL_INTR_RD(src)            (((src) & 0x00004000)>>14)
#define AMAREQ_AFIFO_UNDERFL_INTR_WR(src)       (((u32)(src)<<14) & 0x00004000)
#define AMAREQ_AFIFO_UNDERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields amareq_dfifo_overfl_intr	 */
#define AMAREQ_DFIFO_OVERFL_INTR_WIDTH                                        1
#define AMAREQ_DFIFO_OVERFL_INTR_SHIFT                                       13
#define AMAREQ_DFIFO_OVERFL_INTR_MASK                                0x00002000
#define AMAREQ_DFIFO_OVERFL_INTR_RD(src)             (((src) & 0x00002000)>>13)
#define AMAREQ_DFIFO_OVERFL_INTR_WR(src)        (((u32)(src)<<13) & 0x00002000)
#define AMAREQ_DFIFO_OVERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields amareq_dfifo_underfl_intr	 */
#define AMAREQ_DFIFO_UNDERFL_INTR_WIDTH                                       1
#define AMAREQ_DFIFO_UNDERFL_INTR_SHIFT                                      12
#define AMAREQ_DFIFO_UNDERFL_INTR_MASK                               0x00001000
#define AMAREQ_DFIFO_UNDERFL_INTR_RD(src)            (((src) & 0x00001000)>>12)
#define AMAREQ_DFIFO_UNDERFL_INTR_WR(src)       (((u32)(src)<<12) & 0x00001000)
#define AMAREQ_DFIFO_UNDERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields bresp_brespfifo_overfl_intr	 */
#define BRESP_BRESPFIFO_OVERFL_INTR_WIDTH                                     1
#define BRESP_BRESPFIFO_OVERFL_INTR_SHIFT                                    11
#define BRESP_BRESPFIFO_OVERFL_INTR_MASK                             0x00000800
#define BRESP_BRESPFIFO_OVERFL_INTR_RD(src)          (((src) & 0x00000800)>>11)
#define BRESP_BRESPFIFO_OVERFL_INTR_WR(src)     (((u32)(src)<<11) & 0x00000800)
#define BRESP_BRESPFIFO_OVERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields bresp_brespfifo_underfl_intr	 */
#define BRESP_BRESPFIFO_UNDERFL_INTR_WIDTH                                    1
#define BRESP_BRESPFIFO_UNDERFL_INTR_SHIFT                                   10
#define BRESP_BRESPFIFO_UNDERFL_INTR_MASK                            0x00000400
#define BRESP_BRESPFIFO_UNDERFL_INTR_RD(src)         (((src) & 0x00000400)>>10)
#define BRESP_BRESPFIFO_UNDERFL_INTR_WR(src)    (((u32)(src)<<10) & 0x00000400)
#define BRESP_BRESPFIFO_UNDERFL_INTR_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields bresp_vc0bfifo_overfl_intr	 */
#define BRESP_VC0BFIFO_OVERFL_INTR_WIDTH                                      1
#define BRESP_VC0BFIFO_OVERFL_INTR_SHIFT                                      9
#define BRESP_VC0BFIFO_OVERFL_INTR_MASK                              0x00000200
#define BRESP_VC0BFIFO_OVERFL_INTR_RD(src)            (((src) & 0x00000200)>>9)
#define BRESP_VC0BFIFO_OVERFL_INTR_WR(src)       (((u32)(src)<<9) & 0x00000200)
#define BRESP_VC0BFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields bresp_vc0bfifo_underfl_intr	 */
#define BRESP_VC0BFIFO_UNDERFL_INTR_WIDTH                                     1
#define BRESP_VC0BFIFO_UNDERFL_INTR_SHIFT                                     8
#define BRESP_VC0BFIFO_UNDERFL_INTR_MASK                             0x00000100
#define BRESP_VC0BFIFO_UNDERFL_INTR_RD(src)           (((src) & 0x00000100)>>8)
#define BRESP_VC0BFIFO_UNDERFL_INTR_WR(src)      (((u32)(src)<<8) & 0x00000100)
#define BRESP_VC0BFIFO_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields bresp_vc1bfifo_overfl_intr	 */
#define BRESP_VC1BFIFO_OVERFL_INTR_WIDTH                                      1
#define BRESP_VC1BFIFO_OVERFL_INTR_SHIFT                                      7
#define BRESP_VC1BFIFO_OVERFL_INTR_MASK                              0x00000080
#define BRESP_VC1BFIFO_OVERFL_INTR_RD(src)            (((src) & 0x00000080)>>7)
#define BRESP_VC1BFIFO_OVERFL_INTR_WR(src)       (((u32)(src)<<7) & 0x00000080)
#define BRESP_VC1BFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields bresp_vc1bfifo_underfl_intr	 */
#define BRESP_VC1BFIFO_UNDERFL_INTR_WIDTH                                     1
#define BRESP_VC1BFIFO_UNDERFL_INTR_SHIFT                                     6
#define BRESP_VC1BFIFO_UNDERFL_INTR_MASK                             0x00000040
#define BRESP_VC1BFIFO_UNDERFL_INTR_RD(src)           (((src) & 0x00000040)>>6)
#define BRESP_VC1BFIFO_UNDERFL_INTR_WR(src)      (((u32)(src)<<6) & 0x00000040)
#define BRESP_VC1BFIFO_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields bresp_vc2bfifo_overfl_intr	 */
#define BRESP_VC2BFIFO_OVERFL_INTR_WIDTH                                      1
#define BRESP_VC2BFIFO_OVERFL_INTR_SHIFT                                      5
#define BRESP_VC2BFIFO_OVERFL_INTR_MASK                              0x00000020
#define BRESP_VC2BFIFO_OVERFL_INTR_RD(src)            (((src) & 0x00000020)>>5)
#define BRESP_VC2BFIFO_OVERFL_INTR_WR(src)       (((u32)(src)<<5) & 0x00000020)
#define BRESP_VC2BFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields bresp_vc2bfifo_underfl_intr	 */
#define BRESP_VC2BFIFO_UNDERFL_INTR_WIDTH                                     1
#define BRESP_VC2BFIFO_UNDERFL_INTR_SHIFT                                     4
#define BRESP_VC2BFIFO_UNDERFL_INTR_MASK                             0x00000010
#define BRESP_VC2BFIFO_UNDERFL_INTR_RD(src)           (((src) & 0x00000010)>>4)
#define BRESP_VC2BFIFO_UNDERFL_INTR_WR(src)      (((u32)(src)<<4) & 0x00000010)
#define BRESP_VC2BFIFO_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields wctrl_afifo_overfl_intr	 */
#define WCTRL_AFIFO_OVERFL_INTR_WIDTH                                         1
#define WCTRL_AFIFO_OVERFL_INTR_SHIFT                                         3
#define WCTRL_AFIFO_OVERFL_INTR_MASK                                 0x00000008
#define WCTRL_AFIFO_OVERFL_INTR_RD(src)               (((src) & 0x00000008)>>3)
#define WCTRL_AFIFO_OVERFL_INTR_WR(src)          (((u32)(src)<<3) & 0x00000008)
#define WCTRL_AFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields wctrl_afifo_underfl_intr	 */
#define WCTRL_AFIFO_UNDERFL_INTR_WIDTH                                        1
#define WCTRL_AFIFO_UNDERFL_INTR_SHIFT                                        2
#define WCTRL_AFIFO_UNDERFL_INTR_MASK                                0x00000004
#define WCTRL_AFIFO_UNDERFL_INTR_RD(src)              (((src) & 0x00000004)>>2)
#define WCTRL_AFIFO_UNDERFL_INTR_WR(src)         (((u32)(src)<<2) & 0x00000004)
#define WCTRL_AFIFO_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields wctrl_dfifo_overfl_intr	 */
#define WCTRL_DFIFO_OVERFL_INTR_WIDTH                                         1
#define WCTRL_DFIFO_OVERFL_INTR_SHIFT                                         1
#define WCTRL_DFIFO_OVERFL_INTR_MASK                                 0x00000002
#define WCTRL_DFIFO_OVERFL_INTR_RD(src)               (((src) & 0x00000002)>>1)
#define WCTRL_DFIFO_OVERFL_INTR_WR(src)          (((u32)(src)<<1) & 0x00000002)
#define WCTRL_DFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields wctrl_dfifo_underfl_intr	 */
#define WCTRL_DFIFO_UNDERFL_INTR_WIDTH                                        1
#define WCTRL_DFIFO_UNDERFL_INTR_SHIFT                                        0
#define WCTRL_DFIFO_UNDERFL_INTR_MASK                                0x00000001
#define WCTRL_DFIFO_UNDERFL_INTR_RD(src)                 (((src) & 0x00000001))
#define WCTRL_DFIFO_UNDERFL_INTR_WR(src)            (((u32)(src)) & 0x00000001)
#define WCTRL_DFIFO_UNDERFL_INTR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register recomb_interruptMask	*/
/*    Mask Register Fields amareq_afifo_overfl_intrMask    */
#define AMAREQ_AFIFO_OVERFL_INTRMASK_WIDTH                                    1
#define AMAREQ_AFIFO_OVERFL_INTRMASK_SHIFT                                   15
#define AMAREQ_AFIFO_OVERFL_INTRMASK_MASK                            0x00008000
#define AMAREQ_AFIFO_OVERFL_INTRMASK_RD(src)         (((src) & 0x00008000)>>15)
#define AMAREQ_AFIFO_OVERFL_INTRMASK_WR(src)    (((u32)(src)<<15) & 0x00008000)
#define AMAREQ_AFIFO_OVERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields amareq_afifo_underfl_intrMask    */
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_WIDTH                                   1
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_SHIFT                                  14
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_MASK                           0x00004000
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_RD(src)        (((src) & 0x00004000)>>14)
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_WR(src)   (((u32)(src)<<14) & 0x00004000)
#define AMAREQ_AFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields amareq_dfifo_overfl_intrMask    */
#define AMAREQ_DFIFO_OVERFL_INTRMASK_WIDTH                                    1
#define AMAREQ_DFIFO_OVERFL_INTRMASK_SHIFT                                   13
#define AMAREQ_DFIFO_OVERFL_INTRMASK_MASK                            0x00002000
#define AMAREQ_DFIFO_OVERFL_INTRMASK_RD(src)         (((src) & 0x00002000)>>13)
#define AMAREQ_DFIFO_OVERFL_INTRMASK_WR(src)    (((u32)(src)<<13) & 0x00002000)
#define AMAREQ_DFIFO_OVERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields amareq_dfifo_underfl_intrMask    */
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_WIDTH                                   1
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_SHIFT                                  12
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_MASK                           0x00001000
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_RD(src)        (((src) & 0x00001000)>>12)
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_WR(src)   (((u32)(src)<<12) & 0x00001000)
#define AMAREQ_DFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields bresp_brespfifo_overfl_intrMask    */
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_WIDTH                                 1
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_SHIFT                                11
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_MASK                         0x00000800
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_RD(src)      (((src) & 0x00000800)>>11)
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_WR(src) \
                                                (((u32)(src)<<11) & 0x00000800)
#define BRESP_BRESPFIFO_OVERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields bresp_brespfifo_underfl_intrMask    */
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_WIDTH                                1
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_SHIFT                               10
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_MASK                        0x00000400
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_RD(src)     (((src) & 0x00000400)>>10)
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_WR(src) \
                                                (((u32)(src)<<10) & 0x00000400)
#define BRESP_BRESPFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields bresp_vc0bfifo_overfl_intrMask    */
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_WIDTH                                  1
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_SHIFT                                  9
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_MASK                          0x00000200
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_RD(src)        (((src) & 0x00000200)>>9)
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_WR(src)   (((u32)(src)<<9) & 0x00000200)
#define BRESP_VC0BFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields bresp_vc0bfifo_underfl_intrMask    */
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_WIDTH                                 1
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_SHIFT                                 8
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_MASK                         0x00000100
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_RD(src)       (((src) & 0x00000100)>>8)
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_WR(src)  (((u32)(src)<<8) & 0x00000100)
#define BRESP_VC0BFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields bresp_vc1bfifo_overfl_intrMask    */
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_WIDTH                                  1
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_SHIFT                                  7
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_MASK                          0x00000080
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_RD(src)        (((src) & 0x00000080)>>7)
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_WR(src)   (((u32)(src)<<7) & 0x00000080)
#define BRESP_VC1BFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields bresp_vc1bfifo_underfl_intrMask    */
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_WIDTH                                 1
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_SHIFT                                 6
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_MASK                         0x00000040
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_RD(src)       (((src) & 0x00000040)>>6)
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_WR(src)  (((u32)(src)<<6) & 0x00000040)
#define BRESP_VC1BFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields bresp_vc2bfifo_overfl_intrMask    */
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_WIDTH                                  1
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_SHIFT                                  5
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_MASK                          0x00000020
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_RD(src)        (((src) & 0x00000020)>>5)
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_WR(src)   (((u32)(src)<<5) & 0x00000020)
#define BRESP_VC2BFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields bresp_vc2bfifo_underfl_intrMask    */
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_WIDTH                                 1
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_SHIFT                                 4
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_MASK                         0x00000010
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_RD(src)       (((src) & 0x00000010)>>4)
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_WR(src)  (((u32)(src)<<4) & 0x00000010)
#define BRESP_VC2BFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields wctrl_afifo_overfl_intrMask    */
#define WCTRL_AFIFO_OVERFL_INTRMASK_WIDTH                                     1
#define WCTRL_AFIFO_OVERFL_INTRMASK_SHIFT                                     3
#define WCTRL_AFIFO_OVERFL_INTRMASK_MASK                             0x00000008
#define WCTRL_AFIFO_OVERFL_INTRMASK_RD(src)           (((src) & 0x00000008)>>3)
#define WCTRL_AFIFO_OVERFL_INTRMASK_WR(src)      (((u32)(src)<<3) & 0x00000008)
#define WCTRL_AFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields wctrl_afifo_underfl_intrMask    */
#define WCTRL_AFIFO_UNDERFL_INTRMASK_WIDTH                                    1
#define WCTRL_AFIFO_UNDERFL_INTRMASK_SHIFT                                    2
#define WCTRL_AFIFO_UNDERFL_INTRMASK_MASK                            0x00000004
#define WCTRL_AFIFO_UNDERFL_INTRMASK_RD(src)          (((src) & 0x00000004)>>2)
#define WCTRL_AFIFO_UNDERFL_INTRMASK_WR(src)     (((u32)(src)<<2) & 0x00000004)
#define WCTRL_AFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields wctrl_dfifo_overfl_intrMask    */
#define WCTRL_DFIFO_OVERFL_INTRMASK_WIDTH                                     1
#define WCTRL_DFIFO_OVERFL_INTRMASK_SHIFT                                     1
#define WCTRL_DFIFO_OVERFL_INTRMASK_MASK                             0x00000002
#define WCTRL_DFIFO_OVERFL_INTRMASK_RD(src)           (((src) & 0x00000002)>>1)
#define WCTRL_DFIFO_OVERFL_INTRMASK_WR(src)      (((u32)(src)<<1) & 0x00000002)
#define WCTRL_DFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields wctrl_dfifo_underfl_intrMask    */
#define WCTRL_DFIFO_UNDERFL_INTRMASK_WIDTH                                    1
#define WCTRL_DFIFO_UNDERFL_INTRMASK_SHIFT                                    0
#define WCTRL_DFIFO_UNDERFL_INTRMASK_MASK                            0x00000001
#define WCTRL_DFIFO_UNDERFL_INTRMASK_RD(src)             (((src) & 0x00000001))
#define WCTRL_DFIFO_UNDERFL_INTRMASK_WR(src)        (((u32)(src)) & 0x00000001)
#define WCTRL_DFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_deq_ctrl_0	*/ 
/*	 Fields dis_256mbox	 */
#define DIS_256MBOX0_WIDTH                                                    1
#define DIS_256MBOX0_SHIFT                                                    2
#define DIS_256MBOX0_MASK                                            0x00000004
#define DIS_256MBOX0_RD(src)                          (((src) & 0x00000004)>>2)
#define DIS_256MBOX0_WR(src)                     (((u32)(src)<<2) & 0x00000004)
#define DIS_256MBOX0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields dis_4msg_push	 */
#define DIS_4MSG_PUSH0_WIDTH                                                  1
#define DIS_4MSG_PUSH0_SHIFT                                                  1
#define DIS_4MSG_PUSH0_MASK                                          0x00000002
#define DIS_4MSG_PUSH0_RD(src)                        (((src) & 0x00000002)>>1)
#define DIS_4MSG_PUSH0_WR(src)                   (((u32)(src)<<1) & 0x00000002)
#define DIS_4MSG_PUSH0_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields dis_half_64b_push	 */
#define DIS_HALF_64B_PUSH0_WIDTH                                              1
#define DIS_HALF_64B_PUSH0_SHIFT                                              0
#define DIS_HALF_64B_PUSH0_MASK                                      0x00000001
#define DIS_HALF_64B_PUSH0_RD(src)                       (((src) & 0x00000001))
#define DIS_HALF_64B_PUSH0_WR(src)                  (((u32)(src)) & 0x00000001)
#define DIS_HALF_64B_PUSH0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_mpic_ctrl_0	*/ 
/*	 Fields dis_irq2wr	 */
#define DIS_IRQ2WR0_WIDTH                                                     1
#define DIS_IRQ2WR0_SHIFT                                                     0
#define DIS_IRQ2WR0_MASK                                             0x00000001
#define DIS_IRQ2WR0_RD(src)                              (((src) & 0x00000001))
#define DIS_IRQ2WR0_WR(src)                         (((u32)(src)) & 0x00000001)
#define DIS_IRQ2WR0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_misc_ctrl_0	*/ 
/*	 Fields sab_en_override	 */
#define SAB_EN_OVERRIDE0_WIDTH                                                1
#define SAB_EN_OVERRIDE0_SHIFT                                                4
#define SAB_EN_OVERRIDE0_MASK                                        0x00000010
#define SAB_EN_OVERRIDE0_RD(src)                      (((src) & 0x00000010)>>4)
#define SAB_EN_OVERRIDE0_WR(src)                 (((u32)(src)<<4) & 0x00000010)
#define SAB_EN_OVERRIDE0_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields qmi_hold_hyst	 */
#define QMI_HOLD_HYST0_WIDTH                                                  4
#define QMI_HOLD_HYST0_SHIFT                                                  0
#define QMI_HOLD_HYST0_MASK                                          0x0000000f
#define QMI_HOLD_HYST0_RD(src)                           (((src) & 0x0000000f))
#define QMI_HOLD_HYST0_WR(src)                      (((u32)(src)) & 0x0000000f)
#define QMI_HOLD_HYST0_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_vmid0_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_WIDTH                                                   32
#define REGSPEC_ADDR_SHIFT                                                    0
#define REGSPEC_ADDR_MASK                                            0xffffffff
#define REGSPEC_ADDR_RD(src)                             (((src) & 0xffffffff))
#define REGSPEC_ADDR_WR(src)                        (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid1_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F1_WIDTH                                                32
#define REGSPEC_ADDR_F1_SHIFT                                                 0
#define REGSPEC_ADDR_F1_MASK                                         0xffffffff
#define REGSPEC_ADDR_F1_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F1_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid2_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F2_WIDTH                                                32
#define REGSPEC_ADDR_F2_SHIFT                                                 0
#define REGSPEC_ADDR_F2_MASK                                         0xffffffff
#define REGSPEC_ADDR_F2_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F2_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid3_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F3_WIDTH                                                32
#define REGSPEC_ADDR_F3_SHIFT                                                 0
#define REGSPEC_ADDR_F3_MASK                                         0xffffffff
#define REGSPEC_ADDR_F3_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F3_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F3_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid4_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F4_WIDTH                                                32
#define REGSPEC_ADDR_F4_SHIFT                                                 0
#define REGSPEC_ADDR_F4_MASK                                         0xffffffff
#define REGSPEC_ADDR_F4_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F4_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F4_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid5_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F5_WIDTH                                                32
#define REGSPEC_ADDR_F5_SHIFT                                                 0
#define REGSPEC_ADDR_F5_MASK                                         0xffffffff
#define REGSPEC_ADDR_F5_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F5_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F5_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid6_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F6_WIDTH                                                32
#define REGSPEC_ADDR_F6_SHIFT                                                 0
#define REGSPEC_ADDR_F6_MASK                                         0xffffffff
#define REGSPEC_ADDR_F6_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F6_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F6_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid7_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F7_WIDTH                                                32
#define REGSPEC_ADDR_F7_SHIFT                                                 0
#define REGSPEC_ADDR_F7_MASK                                         0xffffffff
#define REGSPEC_ADDR_F7_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F7_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F7_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid8_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F8_WIDTH                                                32
#define REGSPEC_ADDR_F8_SHIFT                                                 0
#define REGSPEC_ADDR_F8_MASK                                         0xffffffff
#define REGSPEC_ADDR_F8_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F8_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F8_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid9_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F9_WIDTH                                                32
#define REGSPEC_ADDR_F9_SHIFT                                                 0
#define REGSPEC_ADDR_F9_MASK                                         0xffffffff
#define REGSPEC_ADDR_F9_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_ADDR_F9_WR(src)                     (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F9_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid10_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F10_WIDTH                                               32
#define REGSPEC_ADDR_F10_SHIFT                                                0
#define REGSPEC_ADDR_F10_MASK                                        0xffffffff
#define REGSPEC_ADDR_F10_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F10_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F10_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid11_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F11_WIDTH                                               32
#define REGSPEC_ADDR_F11_SHIFT                                                0
#define REGSPEC_ADDR_F11_MASK                                        0xffffffff
#define REGSPEC_ADDR_F11_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F11_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F11_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid12_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F12_WIDTH                                               32
#define REGSPEC_ADDR_F12_SHIFT                                                0
#define REGSPEC_ADDR_F12_MASK                                        0xffffffff
#define REGSPEC_ADDR_F12_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F12_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F12_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid13_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F13_WIDTH                                               32
#define REGSPEC_ADDR_F13_SHIFT                                                0
#define REGSPEC_ADDR_F13_MASK                                        0xffffffff
#define REGSPEC_ADDR_F13_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F13_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F13_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid14_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F14_WIDTH                                               32
#define REGSPEC_ADDR_F14_SHIFT                                                0
#define REGSPEC_ADDR_F14_MASK                                        0xffffffff
#define REGSPEC_ADDR_F14_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F14_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F14_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid15_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F15_WIDTH                                               32
#define REGSPEC_ADDR_F15_SHIFT                                                0
#define REGSPEC_ADDR_F15_MASK                                        0xffffffff
#define REGSPEC_ADDR_F15_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F15_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F15_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid16_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F16_WIDTH                                               32
#define REGSPEC_ADDR_F16_SHIFT                                                0
#define REGSPEC_ADDR_F16_MASK                                        0xffffffff
#define REGSPEC_ADDR_F16_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F16_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F16_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid17_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F17_WIDTH                                               32
#define REGSPEC_ADDR_F17_SHIFT                                                0
#define REGSPEC_ADDR_F17_MASK                                        0xffffffff
#define REGSPEC_ADDR_F17_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F17_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F17_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid18_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F18_WIDTH                                               32
#define REGSPEC_ADDR_F18_SHIFT                                                0
#define REGSPEC_ADDR_F18_MASK                                        0xffffffff
#define REGSPEC_ADDR_F18_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F18_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F18_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid19_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F19_WIDTH                                               32
#define REGSPEC_ADDR_F19_SHIFT                                                0
#define REGSPEC_ADDR_F19_MASK                                        0xffffffff
#define REGSPEC_ADDR_F19_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F19_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F19_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid20_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F20_WIDTH                                               32
#define REGSPEC_ADDR_F20_SHIFT                                                0
#define REGSPEC_ADDR_F20_MASK                                        0xffffffff
#define REGSPEC_ADDR_F20_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F20_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F20_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid21_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F21_WIDTH                                               32
#define REGSPEC_ADDR_F21_SHIFT                                                0
#define REGSPEC_ADDR_F21_MASK                                        0xffffffff
#define REGSPEC_ADDR_F21_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F21_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F21_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid22_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F22_WIDTH                                               32
#define REGSPEC_ADDR_F22_SHIFT                                                0
#define REGSPEC_ADDR_F22_MASK                                        0xffffffff
#define REGSPEC_ADDR_F22_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F22_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F22_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid23_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F23_WIDTH                                               32
#define REGSPEC_ADDR_F23_SHIFT                                                0
#define REGSPEC_ADDR_F23_MASK                                        0xffffffff
#define REGSPEC_ADDR_F23_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F23_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F23_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid24_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F24_WIDTH                                               32
#define REGSPEC_ADDR_F24_SHIFT                                                0
#define REGSPEC_ADDR_F24_MASK                                        0xffffffff
#define REGSPEC_ADDR_F24_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F24_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F24_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid25_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F25_WIDTH                                               32
#define REGSPEC_ADDR_F25_SHIFT                                                0
#define REGSPEC_ADDR_F25_MASK                                        0xffffffff
#define REGSPEC_ADDR_F25_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F25_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F25_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid26_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F26_WIDTH                                               32
#define REGSPEC_ADDR_F26_SHIFT                                                0
#define REGSPEC_ADDR_F26_MASK                                        0xffffffff
#define REGSPEC_ADDR_F26_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F26_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F26_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid27_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F27_WIDTH                                               32
#define REGSPEC_ADDR_F27_SHIFT                                                0
#define REGSPEC_ADDR_F27_MASK                                        0xffffffff
#define REGSPEC_ADDR_F27_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F27_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F27_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid28_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F28_WIDTH                                               32
#define REGSPEC_ADDR_F28_SHIFT                                                0
#define REGSPEC_ADDR_F28_MASK                                        0xffffffff
#define REGSPEC_ADDR_F28_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F28_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F28_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid29_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F29_WIDTH                                               32
#define REGSPEC_ADDR_F29_SHIFT                                                0
#define REGSPEC_ADDR_F29_MASK                                        0xffffffff
#define REGSPEC_ADDR_F29_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F29_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F29_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid30_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F30_WIDTH                                               32
#define REGSPEC_ADDR_F30_SHIFT                                                0
#define REGSPEC_ADDR_F30_MASK                                        0xffffffff
#define REGSPEC_ADDR_F30_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F30_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F30_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid31_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F31_WIDTH                                               32
#define REGSPEC_ADDR_F31_SHIFT                                                0
#define REGSPEC_ADDR_F31_MASK                                        0xffffffff
#define REGSPEC_ADDR_F31_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F31_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F31_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_vmid0_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_WIDTH                                                        1
#define COHERENT_SHIFT                                                        8
#define COHERENT_MASK                                                0x00000100
#define COHERENT_RD(src)                              (((src) & 0x00000100)>>8)
#define COHERENT_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define COHERENT_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_WIDTH                                                              2
#define VC_SHIFT                                                              4
#define VC_MASK                                                      0x00000030
#define VC_RD(src)                                    (((src) & 0x00000030)>>4)
#define VC_WR(src)                               (((u32)(src)<<4) & 0x00000030)
#define VC_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_WIDTH                                                        1
#define STASHING_SHIFT                                                        0
#define STASHING_MASK                                                0x00000001
#define STASHING_RD(src)                                 (((src) & 0x00000001))
#define STASHING_WR(src)                            (((u32)(src)) & 0x00000001)
#define STASHING_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid1_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F1_WIDTH                                                     1
#define COHERENT_F1_SHIFT                                                     8
#define COHERENT_F1_MASK                                             0x00000100
#define COHERENT_F1_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F1_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F1_WIDTH                                                           2
#define VC_F1_SHIFT                                                           4
#define VC_F1_MASK                                                   0x00000030
#define VC_F1_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F1_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F1_WIDTH                                                     1
#define STASHING_F1_SHIFT                                                     0
#define STASHING_F1_MASK                                             0x00000001
#define STASHING_F1_RD(src)                              (((src) & 0x00000001))
#define STASHING_F1_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid2_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F2_WIDTH                                                     1
#define COHERENT_F2_SHIFT                                                     8
#define COHERENT_F2_MASK                                             0x00000100
#define COHERENT_F2_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F2_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F2_WIDTH                                                           2
#define VC_F2_SHIFT                                                           4
#define VC_F2_MASK                                                   0x00000030
#define VC_F2_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F2_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F2_WIDTH                                                     1
#define STASHING_F2_SHIFT                                                     0
#define STASHING_F2_MASK                                             0x00000001
#define STASHING_F2_RD(src)                              (((src) & 0x00000001))
#define STASHING_F2_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid3_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F3_WIDTH                                                     1
#define COHERENT_F3_SHIFT                                                     8
#define COHERENT_F3_MASK                                             0x00000100
#define COHERENT_F3_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F3_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F3_WIDTH                                                           2
#define VC_F3_SHIFT                                                           4
#define VC_F3_MASK                                                   0x00000030
#define VC_F3_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F3_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F3_WIDTH                                                     1
#define STASHING_F3_SHIFT                                                     0
#define STASHING_F3_MASK                                             0x00000001
#define STASHING_F3_RD(src)                              (((src) & 0x00000001))
#define STASHING_F3_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid4_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F4_WIDTH                                                     1
#define COHERENT_F4_SHIFT                                                     8
#define COHERENT_F4_MASK                                             0x00000100
#define COHERENT_F4_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F4_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F4_WIDTH                                                           2
#define VC_F4_SHIFT                                                           4
#define VC_F4_MASK                                                   0x00000030
#define VC_F4_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F4_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F4_WIDTH                                                     1
#define STASHING_F4_SHIFT                                                     0
#define STASHING_F4_MASK                                             0x00000001
#define STASHING_F4_RD(src)                              (((src) & 0x00000001))
#define STASHING_F4_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid5_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F5_WIDTH                                                     1
#define COHERENT_F5_SHIFT                                                     8
#define COHERENT_F5_MASK                                             0x00000100
#define COHERENT_F5_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F5_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F5_WIDTH                                                           2
#define VC_F5_SHIFT                                                           4
#define VC_F5_MASK                                                   0x00000030
#define VC_F5_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F5_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F5_WIDTH                                                     1
#define STASHING_F5_SHIFT                                                     0
#define STASHING_F5_MASK                                             0x00000001
#define STASHING_F5_RD(src)                              (((src) & 0x00000001))
#define STASHING_F5_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid6_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F6_WIDTH                                                     1
#define COHERENT_F6_SHIFT                                                     8
#define COHERENT_F6_MASK                                             0x00000100
#define COHERENT_F6_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F6_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F6_WIDTH                                                           2
#define VC_F6_SHIFT                                                           4
#define VC_F6_MASK                                                   0x00000030
#define VC_F6_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F6_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F6_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F6_WIDTH                                                     1
#define STASHING_F6_SHIFT                                                     0
#define STASHING_F6_MASK                                             0x00000001
#define STASHING_F6_RD(src)                              (((src) & 0x00000001))
#define STASHING_F6_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid7_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F7_WIDTH                                                     1
#define COHERENT_F7_SHIFT                                                     8
#define COHERENT_F7_MASK                                             0x00000100
#define COHERENT_F7_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F7_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F7_WIDTH                                                           2
#define VC_F7_SHIFT                                                           4
#define VC_F7_MASK                                                   0x00000030
#define VC_F7_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F7_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F7_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F7_WIDTH                                                     1
#define STASHING_F7_SHIFT                                                     0
#define STASHING_F7_MASK                                             0x00000001
#define STASHING_F7_RD(src)                              (((src) & 0x00000001))
#define STASHING_F7_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid8_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F8_WIDTH                                                     1
#define COHERENT_F8_SHIFT                                                     8
#define COHERENT_F8_MASK                                             0x00000100
#define COHERENT_F8_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F8_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F8_WIDTH                                                           2
#define VC_F8_SHIFT                                                           4
#define VC_F8_MASK                                                   0x00000030
#define VC_F8_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F8_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F8_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F8_WIDTH                                                     1
#define STASHING_F8_SHIFT                                                     0
#define STASHING_F8_MASK                                             0x00000001
#define STASHING_F8_RD(src)                              (((src) & 0x00000001))
#define STASHING_F8_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F8_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid9_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F9_WIDTH                                                     1
#define COHERENT_F9_SHIFT                                                     8
#define COHERENT_F9_MASK                                             0x00000100
#define COHERENT_F9_RD(src)                           (((src) & 0x00000100)>>8)
#define COHERENT_F9_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F9_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F9_WIDTH                                                           2
#define VC_F9_SHIFT                                                           4
#define VC_F9_MASK                                                   0x00000030
#define VC_F9_RD(src)                                 (((src) & 0x00000030)>>4)
#define VC_F9_WR(src)                            (((u32)(src)<<4) & 0x00000030)
#define VC_F9_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F9_WIDTH                                                     1
#define STASHING_F9_SHIFT                                                     0
#define STASHING_F9_MASK                                             0x00000001
#define STASHING_F9_RD(src)                              (((src) & 0x00000001))
#define STASHING_F9_WR(src)                         (((u32)(src)) & 0x00000001)
#define STASHING_F9_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid10_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F10_WIDTH                                                    1
#define COHERENT_F10_SHIFT                                                    8
#define COHERENT_F10_MASK                                            0x00000100
#define COHERENT_F10_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F10_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F10_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F10_WIDTH                                                          2
#define VC_F10_SHIFT                                                          4
#define VC_F10_MASK                                                  0x00000030
#define VC_F10_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F10_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F10_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F10_WIDTH                                                    1
#define STASHING_F10_SHIFT                                                    0
#define STASHING_F10_MASK                                            0x00000001
#define STASHING_F10_RD(src)                             (((src) & 0x00000001))
#define STASHING_F10_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F10_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid11_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F11_WIDTH                                                    1
#define COHERENT_F11_SHIFT                                                    8
#define COHERENT_F11_MASK                                            0x00000100
#define COHERENT_F11_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F11_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F11_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F11_WIDTH                                                          2
#define VC_F11_SHIFT                                                          4
#define VC_F11_MASK                                                  0x00000030
#define VC_F11_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F11_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F11_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F11_WIDTH                                                    1
#define STASHING_F11_SHIFT                                                    0
#define STASHING_F11_MASK                                            0x00000001
#define STASHING_F11_RD(src)                             (((src) & 0x00000001))
#define STASHING_F11_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F11_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid12_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F12_WIDTH                                                    1
#define COHERENT_F12_SHIFT                                                    8
#define COHERENT_F12_MASK                                            0x00000100
#define COHERENT_F12_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F12_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F12_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F12_WIDTH                                                          2
#define VC_F12_SHIFT                                                          4
#define VC_F12_MASK                                                  0x00000030
#define VC_F12_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F12_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F12_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F12_WIDTH                                                    1
#define STASHING_F12_SHIFT                                                    0
#define STASHING_F12_MASK                                            0x00000001
#define STASHING_F12_RD(src)                             (((src) & 0x00000001))
#define STASHING_F12_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F12_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid13_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F13_WIDTH                                                    1
#define COHERENT_F13_SHIFT                                                    8
#define COHERENT_F13_MASK                                            0x00000100
#define COHERENT_F13_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F13_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F13_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F13_WIDTH                                                          2
#define VC_F13_SHIFT                                                          4
#define VC_F13_MASK                                                  0x00000030
#define VC_F13_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F13_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F13_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F13_WIDTH                                                    1
#define STASHING_F13_SHIFT                                                    0
#define STASHING_F13_MASK                                            0x00000001
#define STASHING_F13_RD(src)                             (((src) & 0x00000001))
#define STASHING_F13_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F13_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid14_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F14_WIDTH                                                    1
#define COHERENT_F14_SHIFT                                                    8
#define COHERENT_F14_MASK                                            0x00000100
#define COHERENT_F14_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F14_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F14_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F14_WIDTH                                                          2
#define VC_F14_SHIFT                                                          4
#define VC_F14_MASK                                                  0x00000030
#define VC_F14_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F14_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F14_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F14_WIDTH                                                    1
#define STASHING_F14_SHIFT                                                    0
#define STASHING_F14_MASK                                            0x00000001
#define STASHING_F14_RD(src)                             (((src) & 0x00000001))
#define STASHING_F14_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F14_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid15_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F15_WIDTH                                                    1
#define COHERENT_F15_SHIFT                                                    8
#define COHERENT_F15_MASK                                            0x00000100
#define COHERENT_F15_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F15_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F15_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F15_WIDTH                                                          2
#define VC_F15_SHIFT                                                          4
#define VC_F15_MASK                                                  0x00000030
#define VC_F15_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F15_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F15_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F15_WIDTH                                                    1
#define STASHING_F15_SHIFT                                                    0
#define STASHING_F15_MASK                                            0x00000001
#define STASHING_F15_RD(src)                             (((src) & 0x00000001))
#define STASHING_F15_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F15_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid16_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F16_WIDTH                                                    1
#define COHERENT_F16_SHIFT                                                    8
#define COHERENT_F16_MASK                                            0x00000100
#define COHERENT_F16_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F16_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F16_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F16_WIDTH                                                          2
#define VC_F16_SHIFT                                                          4
#define VC_F16_MASK                                                  0x00000030
#define VC_F16_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F16_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F16_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F16_WIDTH                                                    1
#define STASHING_F16_SHIFT                                                    0
#define STASHING_F16_MASK                                            0x00000001
#define STASHING_F16_RD(src)                             (((src) & 0x00000001))
#define STASHING_F16_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F16_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid17_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F17_WIDTH                                                    1
#define COHERENT_F17_SHIFT                                                    8
#define COHERENT_F17_MASK                                            0x00000100
#define COHERENT_F17_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F17_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F17_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F17_WIDTH                                                          2
#define VC_F17_SHIFT                                                          4
#define VC_F17_MASK                                                  0x00000030
#define VC_F17_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F17_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F17_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F17_WIDTH                                                    1
#define STASHING_F17_SHIFT                                                    0
#define STASHING_F17_MASK                                            0x00000001
#define STASHING_F17_RD(src)                             (((src) & 0x00000001))
#define STASHING_F17_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F17_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid18_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F18_WIDTH                                                    1
#define COHERENT_F18_SHIFT                                                    8
#define COHERENT_F18_MASK                                            0x00000100
#define COHERENT_F18_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F18_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F18_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F18_WIDTH                                                          2
#define VC_F18_SHIFT                                                          4
#define VC_F18_MASK                                                  0x00000030
#define VC_F18_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F18_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F18_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F18_WIDTH                                                    1
#define STASHING_F18_SHIFT                                                    0
#define STASHING_F18_MASK                                            0x00000001
#define STASHING_F18_RD(src)                             (((src) & 0x00000001))
#define STASHING_F18_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F18_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid19_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F19_WIDTH                                                    1
#define COHERENT_F19_SHIFT                                                    8
#define COHERENT_F19_MASK                                            0x00000100
#define COHERENT_F19_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F19_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F19_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F19_WIDTH                                                          2
#define VC_F19_SHIFT                                                          4
#define VC_F19_MASK                                                  0x00000030
#define VC_F19_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F19_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F19_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F19_WIDTH                                                    1
#define STASHING_F19_SHIFT                                                    0
#define STASHING_F19_MASK                                            0x00000001
#define STASHING_F19_RD(src)                             (((src) & 0x00000001))
#define STASHING_F19_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F19_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid20_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F20_WIDTH                                                    1
#define COHERENT_F20_SHIFT                                                    8
#define COHERENT_F20_MASK                                            0x00000100
#define COHERENT_F20_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F20_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F20_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F20_WIDTH                                                          2
#define VC_F20_SHIFT                                                          4
#define VC_F20_MASK                                                  0x00000030
#define VC_F20_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F20_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F20_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F20_WIDTH                                                    1
#define STASHING_F20_SHIFT                                                    0
#define STASHING_F20_MASK                                            0x00000001
#define STASHING_F20_RD(src)                             (((src) & 0x00000001))
#define STASHING_F20_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F20_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid21_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F21_WIDTH                                                    1
#define COHERENT_F21_SHIFT                                                    8
#define COHERENT_F21_MASK                                            0x00000100
#define COHERENT_F21_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F21_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F21_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F21_WIDTH                                                          2
#define VC_F21_SHIFT                                                          4
#define VC_F21_MASK                                                  0x00000030
#define VC_F21_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F21_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F21_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F21_WIDTH                                                    1
#define STASHING_F21_SHIFT                                                    0
#define STASHING_F21_MASK                                            0x00000001
#define STASHING_F21_RD(src)                             (((src) & 0x00000001))
#define STASHING_F21_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F21_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid22_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F22_WIDTH                                                    1
#define COHERENT_F22_SHIFT                                                    8
#define COHERENT_F22_MASK                                            0x00000100
#define COHERENT_F22_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F22_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F22_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F22_WIDTH                                                          2
#define VC_F22_SHIFT                                                          4
#define VC_F22_MASK                                                  0x00000030
#define VC_F22_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F22_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F22_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F22_WIDTH                                                    1
#define STASHING_F22_SHIFT                                                    0
#define STASHING_F22_MASK                                            0x00000001
#define STASHING_F22_RD(src)                             (((src) & 0x00000001))
#define STASHING_F22_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F22_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid23_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F23_WIDTH                                                    1
#define COHERENT_F23_SHIFT                                                    8
#define COHERENT_F23_MASK                                            0x00000100
#define COHERENT_F23_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F23_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F23_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F23_WIDTH                                                          2
#define VC_F23_SHIFT                                                          4
#define VC_F23_MASK                                                  0x00000030
#define VC_F23_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F23_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F23_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F23_WIDTH                                                    1
#define STASHING_F23_SHIFT                                                    0
#define STASHING_F23_MASK                                            0x00000001
#define STASHING_F23_RD(src)                             (((src) & 0x00000001))
#define STASHING_F23_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F23_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid24_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F24_WIDTH                                                    1
#define COHERENT_F24_SHIFT                                                    8
#define COHERENT_F24_MASK                                            0x00000100
#define COHERENT_F24_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F24_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F24_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F24_WIDTH                                                          2
#define VC_F24_SHIFT                                                          4
#define VC_F24_MASK                                                  0x00000030
#define VC_F24_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F24_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F24_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F24_WIDTH                                                    1
#define STASHING_F24_SHIFT                                                    0
#define STASHING_F24_MASK                                            0x00000001
#define STASHING_F24_RD(src)                             (((src) & 0x00000001))
#define STASHING_F24_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F24_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid25_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F25_WIDTH                                                    1
#define COHERENT_F25_SHIFT                                                    8
#define COHERENT_F25_MASK                                            0x00000100
#define COHERENT_F25_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F25_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F25_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F25_WIDTH                                                          2
#define VC_F25_SHIFT                                                          4
#define VC_F25_MASK                                                  0x00000030
#define VC_F25_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F25_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F25_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F25_WIDTH                                                    1
#define STASHING_F25_SHIFT                                                    0
#define STASHING_F25_MASK                                            0x00000001
#define STASHING_F25_RD(src)                             (((src) & 0x00000001))
#define STASHING_F25_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F25_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid26_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F26_WIDTH                                                    1
#define COHERENT_F26_SHIFT                                                    8
#define COHERENT_F26_MASK                                            0x00000100
#define COHERENT_F26_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F26_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F26_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F26_WIDTH                                                          2
#define VC_F26_SHIFT                                                          4
#define VC_F26_MASK                                                  0x00000030
#define VC_F26_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F26_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F26_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F26_WIDTH                                                    1
#define STASHING_F26_SHIFT                                                    0
#define STASHING_F26_MASK                                            0x00000001
#define STASHING_F26_RD(src)                             (((src) & 0x00000001))
#define STASHING_F26_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F26_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid27_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F27_WIDTH                                                    1
#define COHERENT_F27_SHIFT                                                    8
#define COHERENT_F27_MASK                                            0x00000100
#define COHERENT_F27_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F27_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F27_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F27_WIDTH                                                          2
#define VC_F27_SHIFT                                                          4
#define VC_F27_MASK                                                  0x00000030
#define VC_F27_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F27_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F27_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F27_WIDTH                                                    1
#define STASHING_F27_SHIFT                                                    0
#define STASHING_F27_MASK                                            0x00000001
#define STASHING_F27_RD(src)                             (((src) & 0x00000001))
#define STASHING_F27_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F27_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid28_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F28_WIDTH                                                    1
#define COHERENT_F28_SHIFT                                                    8
#define COHERENT_F28_MASK                                            0x00000100
#define COHERENT_F28_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F28_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F28_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F28_WIDTH                                                          2
#define VC_F28_SHIFT                                                          4
#define VC_F28_MASK                                                  0x00000030
#define VC_F28_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F28_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F28_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F28_WIDTH                                                    1
#define STASHING_F28_SHIFT                                                    0
#define STASHING_F28_MASK                                            0x00000001
#define STASHING_F28_RD(src)                             (((src) & 0x00000001))
#define STASHING_F28_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F28_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid29_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F29_WIDTH                                                    1
#define COHERENT_F29_SHIFT                                                    8
#define COHERENT_F29_MASK                                            0x00000100
#define COHERENT_F29_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F29_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F29_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F29_WIDTH                                                          2
#define VC_F29_SHIFT                                                          4
#define VC_F29_MASK                                                  0x00000030
#define VC_F29_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F29_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F29_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F29_WIDTH                                                    1
#define STASHING_F29_SHIFT                                                    0
#define STASHING_F29_MASK                                            0x00000001
#define STASHING_F29_RD(src)                             (((src) & 0x00000001))
#define STASHING_F29_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F29_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid30_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F30_WIDTH                                                    1
#define COHERENT_F30_SHIFT                                                    8
#define COHERENT_F30_MASK                                            0x00000100
#define COHERENT_F30_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F30_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F30_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F30_WIDTH                                                          2
#define VC_F30_SHIFT                                                          4
#define VC_F30_MASK                                                  0x00000030
#define VC_F30_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F30_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F30_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F30_WIDTH                                                    1
#define STASHING_F30_SHIFT                                                    0
#define STASHING_F30_MASK                                            0x00000001
#define STASHING_F30_RD(src)                             (((src) & 0x00000001))
#define STASHING_F30_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F30_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid31_intr_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F31_WIDTH                                                    1
#define COHERENT_F31_SHIFT                                                    8
#define COHERENT_F31_MASK                                            0x00000100
#define COHERENT_F31_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F31_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F31_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F31_WIDTH                                                          2
#define VC_F31_SHIFT                                                          4
#define VC_F31_MASK                                                  0x00000030
#define VC_F31_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F31_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F31_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F31_WIDTH                                                    1
#define STASHING_F31_SHIFT                                                    0
#define STASHING_F31_MASK                                            0x00000001
#define STASHING_F31_RD(src)                             (((src) & 0x00000001))
#define STASHING_F31_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F31_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_intr_mbox_recombination	*/ 
/*	 Fields timer	 */
#define TIMER_WIDTH                                                          10
#define TIMER_SHIFT                                                           0
#define TIMER_MASK                                                   0x000003ff
#define TIMER_RD(src)                                    (((src) & 0x000003ff))
#define TIMER_WR(src)                               (((u32)(src)) & 0x000003ff)
#define TIMER_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_vmid0_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F32_WIDTH                                               29
#define REGSPEC_ADDR_F32_SHIFT                                                0
#define REGSPEC_ADDR_F32_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F32_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F32_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F32_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid1_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F33_WIDTH                                               29
#define REGSPEC_ADDR_F33_SHIFT                                                0
#define REGSPEC_ADDR_F33_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F33_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F33_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F33_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid2_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F34_WIDTH                                               29
#define REGSPEC_ADDR_F34_SHIFT                                                0
#define REGSPEC_ADDR_F34_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F34_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F34_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F34_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid3_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F35_WIDTH                                               29
#define REGSPEC_ADDR_F35_SHIFT                                                0
#define REGSPEC_ADDR_F35_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F35_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F35_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F35_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid4_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F36_WIDTH                                               29
#define REGSPEC_ADDR_F36_SHIFT                                                0
#define REGSPEC_ADDR_F36_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F36_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F36_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F36_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid5_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F37_WIDTH                                               29
#define REGSPEC_ADDR_F37_SHIFT                                                0
#define REGSPEC_ADDR_F37_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F37_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F37_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F37_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid6_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F38_WIDTH                                               29
#define REGSPEC_ADDR_F38_SHIFT                                                0
#define REGSPEC_ADDR_F38_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F38_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F38_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F38_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid7_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F39_WIDTH                                               29
#define REGSPEC_ADDR_F39_SHIFT                                                0
#define REGSPEC_ADDR_F39_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F39_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F39_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F39_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid8_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F40_WIDTH                                               29
#define REGSPEC_ADDR_F40_SHIFT                                                0
#define REGSPEC_ADDR_F40_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F40_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F40_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F40_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid9_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F41_WIDTH                                               29
#define REGSPEC_ADDR_F41_SHIFT                                                0
#define REGSPEC_ADDR_F41_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F41_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F41_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F41_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid10_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F42_WIDTH                                               29
#define REGSPEC_ADDR_F42_SHIFT                                                0
#define REGSPEC_ADDR_F42_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F42_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F42_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F42_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid11_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F43_WIDTH                                               29
#define REGSPEC_ADDR_F43_SHIFT                                                0
#define REGSPEC_ADDR_F43_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F43_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F43_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F43_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid12_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F44_WIDTH                                               29
#define REGSPEC_ADDR_F44_SHIFT                                                0
#define REGSPEC_ADDR_F44_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F44_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F44_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F44_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid13_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F45_WIDTH                                               29
#define REGSPEC_ADDR_F45_SHIFT                                                0
#define REGSPEC_ADDR_F45_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F45_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F45_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F45_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid14_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F46_WIDTH                                               29
#define REGSPEC_ADDR_F46_SHIFT                                                0
#define REGSPEC_ADDR_F46_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F46_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F46_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F46_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid15_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F47_WIDTH                                               29
#define REGSPEC_ADDR_F47_SHIFT                                                0
#define REGSPEC_ADDR_F47_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F47_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F47_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F47_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid16_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F48_WIDTH                                               29
#define REGSPEC_ADDR_F48_SHIFT                                                0
#define REGSPEC_ADDR_F48_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F48_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F48_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F48_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid17_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F49_WIDTH                                               29
#define REGSPEC_ADDR_F49_SHIFT                                                0
#define REGSPEC_ADDR_F49_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F49_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F49_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F49_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid18_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F50_WIDTH                                               29
#define REGSPEC_ADDR_F50_SHIFT                                                0
#define REGSPEC_ADDR_F50_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F50_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F50_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F50_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid19_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F51_WIDTH                                               29
#define REGSPEC_ADDR_F51_SHIFT                                                0
#define REGSPEC_ADDR_F51_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F51_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F51_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F51_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid20_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F52_WIDTH                                               29
#define REGSPEC_ADDR_F52_SHIFT                                                0
#define REGSPEC_ADDR_F52_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F52_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F52_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F52_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid21_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F53_WIDTH                                               29
#define REGSPEC_ADDR_F53_SHIFT                                                0
#define REGSPEC_ADDR_F53_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F53_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F53_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F53_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid22_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F54_WIDTH                                               29
#define REGSPEC_ADDR_F54_SHIFT                                                0
#define REGSPEC_ADDR_F54_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F54_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F54_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F54_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid23_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F55_WIDTH                                               29
#define REGSPEC_ADDR_F55_SHIFT                                                0
#define REGSPEC_ADDR_F55_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F55_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F55_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F55_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid24_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F56_WIDTH                                               29
#define REGSPEC_ADDR_F56_SHIFT                                                0
#define REGSPEC_ADDR_F56_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F56_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F56_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F56_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid25_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F57_WIDTH                                               29
#define REGSPEC_ADDR_F57_SHIFT                                                0
#define REGSPEC_ADDR_F57_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F57_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F57_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F57_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid26_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F58_WIDTH                                               29
#define REGSPEC_ADDR_F58_SHIFT                                                0
#define REGSPEC_ADDR_F58_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F58_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F58_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F58_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid27_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F59_WIDTH                                               29
#define REGSPEC_ADDR_F59_SHIFT                                                0
#define REGSPEC_ADDR_F59_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F59_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F59_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F59_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid28_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F60_WIDTH                                               29
#define REGSPEC_ADDR_F60_SHIFT                                                0
#define REGSPEC_ADDR_F60_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F60_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F60_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F60_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid29_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F61_WIDTH                                               29
#define REGSPEC_ADDR_F61_SHIFT                                                0
#define REGSPEC_ADDR_F61_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F61_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F61_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F61_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid30_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F62_WIDTH                                               29
#define REGSPEC_ADDR_F62_SHIFT                                                0
#define REGSPEC_ADDR_F62_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F62_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F62_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F62_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid31_deq_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F63_WIDTH                                               29
#define REGSPEC_ADDR_F63_SHIFT                                                0
#define REGSPEC_ADDR_F63_MASK                                        0x1fffffff
#define REGSPEC_ADDR_F63_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR_F63_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR_F63_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_vmid0_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F32_WIDTH                                                    1
#define COHERENT_F32_SHIFT                                                    8
#define COHERENT_F32_MASK                                            0x00000100
#define COHERENT_F32_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F32_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F32_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F32_WIDTH                                                          2
#define VC_F32_SHIFT                                                          4
#define VC_F32_MASK                                                  0x00000030
#define VC_F32_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F32_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F32_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F32_WIDTH                                                    1
#define STASHING_F32_SHIFT                                                    0
#define STASHING_F32_MASK                                            0x00000001
#define STASHING_F32_RD(src)                             (((src) & 0x00000001))
#define STASHING_F32_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid1_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F33_WIDTH                                                    1
#define COHERENT_F33_SHIFT                                                    8
#define COHERENT_F33_MASK                                            0x00000100
#define COHERENT_F33_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F33_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F33_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F33_WIDTH                                                          2
#define VC_F33_SHIFT                                                          4
#define VC_F33_MASK                                                  0x00000030
#define VC_F33_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F33_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F33_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F33_WIDTH                                                    1
#define STASHING_F33_SHIFT                                                    0
#define STASHING_F33_MASK                                            0x00000001
#define STASHING_F33_RD(src)                             (((src) & 0x00000001))
#define STASHING_F33_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F33_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid2_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F34_WIDTH                                                    1
#define COHERENT_F34_SHIFT                                                    8
#define COHERENT_F34_MASK                                            0x00000100
#define COHERENT_F34_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F34_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F34_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F34_WIDTH                                                          2
#define VC_F34_SHIFT                                                          4
#define VC_F34_MASK                                                  0x00000030
#define VC_F34_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F34_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F34_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F34_WIDTH                                                    1
#define STASHING_F34_SHIFT                                                    0
#define STASHING_F34_MASK                                            0x00000001
#define STASHING_F34_RD(src)                             (((src) & 0x00000001))
#define STASHING_F34_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F34_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid3_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F35_WIDTH                                                    1
#define COHERENT_F35_SHIFT                                                    8
#define COHERENT_F35_MASK                                            0x00000100
#define COHERENT_F35_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F35_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F35_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F35_WIDTH                                                          2
#define VC_F35_SHIFT                                                          4
#define VC_F35_MASK                                                  0x00000030
#define VC_F35_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F35_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F35_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F35_WIDTH                                                    1
#define STASHING_F35_SHIFT                                                    0
#define STASHING_F35_MASK                                            0x00000001
#define STASHING_F35_RD(src)                             (((src) & 0x00000001))
#define STASHING_F35_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F35_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid4_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F36_WIDTH                                                    1
#define COHERENT_F36_SHIFT                                                    8
#define COHERENT_F36_MASK                                            0x00000100
#define COHERENT_F36_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F36_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F36_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F36_WIDTH                                                          2
#define VC_F36_SHIFT                                                          4
#define VC_F36_MASK                                                  0x00000030
#define VC_F36_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F36_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F36_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F36_WIDTH                                                    1
#define STASHING_F36_SHIFT                                                    0
#define STASHING_F36_MASK                                            0x00000001
#define STASHING_F36_RD(src)                             (((src) & 0x00000001))
#define STASHING_F36_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F36_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid5_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F37_WIDTH                                                    1
#define COHERENT_F37_SHIFT                                                    8
#define COHERENT_F37_MASK                                            0x00000100
#define COHERENT_F37_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F37_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F37_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F37_WIDTH                                                          2
#define VC_F37_SHIFT                                                          4
#define VC_F37_MASK                                                  0x00000030
#define VC_F37_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F37_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F37_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F37_WIDTH                                                    1
#define STASHING_F37_SHIFT                                                    0
#define STASHING_F37_MASK                                            0x00000001
#define STASHING_F37_RD(src)                             (((src) & 0x00000001))
#define STASHING_F37_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F37_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid6_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F38_WIDTH                                                    1
#define COHERENT_F38_SHIFT                                                    8
#define COHERENT_F38_MASK                                            0x00000100
#define COHERENT_F38_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F38_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F38_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F38_WIDTH                                                          2
#define VC_F38_SHIFT                                                          4
#define VC_F38_MASK                                                  0x00000030
#define VC_F38_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F38_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F38_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F38_WIDTH                                                    1
#define STASHING_F38_SHIFT                                                    0
#define STASHING_F38_MASK                                            0x00000001
#define STASHING_F38_RD(src)                             (((src) & 0x00000001))
#define STASHING_F38_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F38_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid7_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F39_WIDTH                                                    1
#define COHERENT_F39_SHIFT                                                    8
#define COHERENT_F39_MASK                                            0x00000100
#define COHERENT_F39_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F39_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F39_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F39_WIDTH                                                          2
#define VC_F39_SHIFT                                                          4
#define VC_F39_MASK                                                  0x00000030
#define VC_F39_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F39_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F39_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F39_WIDTH                                                    1
#define STASHING_F39_SHIFT                                                    0
#define STASHING_F39_MASK                                            0x00000001
#define STASHING_F39_RD(src)                             (((src) & 0x00000001))
#define STASHING_F39_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F39_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid8_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F40_WIDTH                                                    1
#define COHERENT_F40_SHIFT                                                    8
#define COHERENT_F40_MASK                                            0x00000100
#define COHERENT_F40_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F40_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F40_WIDTH                                                          2
#define VC_F40_SHIFT                                                          4
#define VC_F40_MASK                                                  0x00000030
#define VC_F40_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F40_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F40_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F40_WIDTH                                                    1
#define STASHING_F40_SHIFT                                                    0
#define STASHING_F40_MASK                                            0x00000001
#define STASHING_F40_RD(src)                             (((src) & 0x00000001))
#define STASHING_F40_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F40_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid9_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F41_WIDTH                                                    1
#define COHERENT_F41_SHIFT                                                    8
#define COHERENT_F41_MASK                                            0x00000100
#define COHERENT_F41_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F41_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F41_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F41_WIDTH                                                          2
#define VC_F41_SHIFT                                                          4
#define VC_F41_MASK                                                  0x00000030
#define VC_F41_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F41_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F41_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F41_WIDTH                                                    1
#define STASHING_F41_SHIFT                                                    0
#define STASHING_F41_MASK                                            0x00000001
#define STASHING_F41_RD(src)                             (((src) & 0x00000001))
#define STASHING_F41_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F41_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid10_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F42_WIDTH                                                    1
#define COHERENT_F42_SHIFT                                                    8
#define COHERENT_F42_MASK                                            0x00000100
#define COHERENT_F42_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F42_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F42_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F42_WIDTH                                                          2
#define VC_F42_SHIFT                                                          4
#define VC_F42_MASK                                                  0x00000030
#define VC_F42_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F42_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F42_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F42_WIDTH                                                    1
#define STASHING_F42_SHIFT                                                    0
#define STASHING_F42_MASK                                            0x00000001
#define STASHING_F42_RD(src)                             (((src) & 0x00000001))
#define STASHING_F42_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F42_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid11_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F43_WIDTH                                                    1
#define COHERENT_F43_SHIFT                                                    8
#define COHERENT_F43_MASK                                            0x00000100
#define COHERENT_F43_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F43_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F43_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F43_WIDTH                                                          2
#define VC_F43_SHIFT                                                          4
#define VC_F43_MASK                                                  0x00000030
#define VC_F43_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F43_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F43_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F43_WIDTH                                                    1
#define STASHING_F43_SHIFT                                                    0
#define STASHING_F43_MASK                                            0x00000001
#define STASHING_F43_RD(src)                             (((src) & 0x00000001))
#define STASHING_F43_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F43_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid12_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F44_WIDTH                                                    1
#define COHERENT_F44_SHIFT                                                    8
#define COHERENT_F44_MASK                                            0x00000100
#define COHERENT_F44_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F44_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F44_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F44_WIDTH                                                          2
#define VC_F44_SHIFT                                                          4
#define VC_F44_MASK                                                  0x00000030
#define VC_F44_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F44_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F44_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F44_WIDTH                                                    1
#define STASHING_F44_SHIFT                                                    0
#define STASHING_F44_MASK                                            0x00000001
#define STASHING_F44_RD(src)                             (((src) & 0x00000001))
#define STASHING_F44_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F44_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid13_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F45_WIDTH                                                    1
#define COHERENT_F45_SHIFT                                                    8
#define COHERENT_F45_MASK                                            0x00000100
#define COHERENT_F45_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F45_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F45_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F45_WIDTH                                                          2
#define VC_F45_SHIFT                                                          4
#define VC_F45_MASK                                                  0x00000030
#define VC_F45_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F45_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F45_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F45_WIDTH                                                    1
#define STASHING_F45_SHIFT                                                    0
#define STASHING_F45_MASK                                            0x00000001
#define STASHING_F45_RD(src)                             (((src) & 0x00000001))
#define STASHING_F45_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F45_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid14_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F46_WIDTH                                                    1
#define COHERENT_F46_SHIFT                                                    8
#define COHERENT_F46_MASK                                            0x00000100
#define COHERENT_F46_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F46_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F46_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F46_WIDTH                                                          2
#define VC_F46_SHIFT                                                          4
#define VC_F46_MASK                                                  0x00000030
#define VC_F46_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F46_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F46_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F46_WIDTH                                                    1
#define STASHING_F46_SHIFT                                                    0
#define STASHING_F46_MASK                                            0x00000001
#define STASHING_F46_RD(src)                             (((src) & 0x00000001))
#define STASHING_F46_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F46_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid15_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F47_WIDTH                                                    1
#define COHERENT_F47_SHIFT                                                    8
#define COHERENT_F47_MASK                                            0x00000100
#define COHERENT_F47_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F47_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F47_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F47_WIDTH                                                          2
#define VC_F47_SHIFT                                                          4
#define VC_F47_MASK                                                  0x00000030
#define VC_F47_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F47_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F47_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F47_WIDTH                                                    1
#define STASHING_F47_SHIFT                                                    0
#define STASHING_F47_MASK                                            0x00000001
#define STASHING_F47_RD(src)                             (((src) & 0x00000001))
#define STASHING_F47_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F47_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid16_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F48_WIDTH                                                    1
#define COHERENT_F48_SHIFT                                                    8
#define COHERENT_F48_MASK                                            0x00000100
#define COHERENT_F48_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F48_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F48_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F48_WIDTH                                                          2
#define VC_F48_SHIFT                                                          4
#define VC_F48_MASK                                                  0x00000030
#define VC_F48_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F48_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F48_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F48_WIDTH                                                    1
#define STASHING_F48_SHIFT                                                    0
#define STASHING_F48_MASK                                            0x00000001
#define STASHING_F48_RD(src)                             (((src) & 0x00000001))
#define STASHING_F48_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F48_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid17_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F49_WIDTH                                                    1
#define COHERENT_F49_SHIFT                                                    8
#define COHERENT_F49_MASK                                            0x00000100
#define COHERENT_F49_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F49_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F49_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F49_WIDTH                                                          2
#define VC_F49_SHIFT                                                          4
#define VC_F49_MASK                                                  0x00000030
#define VC_F49_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F49_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F49_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F49_WIDTH                                                    1
#define STASHING_F49_SHIFT                                                    0
#define STASHING_F49_MASK                                            0x00000001
#define STASHING_F49_RD(src)                             (((src) & 0x00000001))
#define STASHING_F49_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F49_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid18_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F50_WIDTH                                                    1
#define COHERENT_F50_SHIFT                                                    8
#define COHERENT_F50_MASK                                            0x00000100
#define COHERENT_F50_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F50_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F50_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F50_WIDTH                                                          2
#define VC_F50_SHIFT                                                          4
#define VC_F50_MASK                                                  0x00000030
#define VC_F50_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F50_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F50_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F50_WIDTH                                                    1
#define STASHING_F50_SHIFT                                                    0
#define STASHING_F50_MASK                                            0x00000001
#define STASHING_F50_RD(src)                             (((src) & 0x00000001))
#define STASHING_F50_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F50_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid19_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F51_WIDTH                                                    1
#define COHERENT_F51_SHIFT                                                    8
#define COHERENT_F51_MASK                                            0x00000100
#define COHERENT_F51_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F51_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F51_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F51_WIDTH                                                          2
#define VC_F51_SHIFT                                                          4
#define VC_F51_MASK                                                  0x00000030
#define VC_F51_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F51_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F51_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F51_WIDTH                                                    1
#define STASHING_F51_SHIFT                                                    0
#define STASHING_F51_MASK                                            0x00000001
#define STASHING_F51_RD(src)                             (((src) & 0x00000001))
#define STASHING_F51_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F51_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid20_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F52_WIDTH                                                    1
#define COHERENT_F52_SHIFT                                                    8
#define COHERENT_F52_MASK                                            0x00000100
#define COHERENT_F52_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F52_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F52_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F52_WIDTH                                                          2
#define VC_F52_SHIFT                                                          4
#define VC_F52_MASK                                                  0x00000030
#define VC_F52_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F52_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F52_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F52_WIDTH                                                    1
#define STASHING_F52_SHIFT                                                    0
#define STASHING_F52_MASK                                            0x00000001
#define STASHING_F52_RD(src)                             (((src) & 0x00000001))
#define STASHING_F52_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F52_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid21_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F53_WIDTH                                                    1
#define COHERENT_F53_SHIFT                                                    8
#define COHERENT_F53_MASK                                            0x00000100
#define COHERENT_F53_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F53_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F53_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F53_WIDTH                                                          2
#define VC_F53_SHIFT                                                          4
#define VC_F53_MASK                                                  0x00000030
#define VC_F53_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F53_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F53_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F53_WIDTH                                                    1
#define STASHING_F53_SHIFT                                                    0
#define STASHING_F53_MASK                                            0x00000001
#define STASHING_F53_RD(src)                             (((src) & 0x00000001))
#define STASHING_F53_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F53_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid22_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F54_WIDTH                                                    1
#define COHERENT_F54_SHIFT                                                    8
#define COHERENT_F54_MASK                                            0x00000100
#define COHERENT_F54_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F54_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F54_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F54_WIDTH                                                          2
#define VC_F54_SHIFT                                                          4
#define VC_F54_MASK                                                  0x00000030
#define VC_F54_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F54_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F54_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F54_WIDTH                                                    1
#define STASHING_F54_SHIFT                                                    0
#define STASHING_F54_MASK                                            0x00000001
#define STASHING_F54_RD(src)                             (((src) & 0x00000001))
#define STASHING_F54_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F54_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid23_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F55_WIDTH                                                    1
#define COHERENT_F55_SHIFT                                                    8
#define COHERENT_F55_MASK                                            0x00000100
#define COHERENT_F55_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F55_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F55_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F55_WIDTH                                                          2
#define VC_F55_SHIFT                                                          4
#define VC_F55_MASK                                                  0x00000030
#define VC_F55_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F55_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F55_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F55_WIDTH                                                    1
#define STASHING_F55_SHIFT                                                    0
#define STASHING_F55_MASK                                            0x00000001
#define STASHING_F55_RD(src)                             (((src) & 0x00000001))
#define STASHING_F55_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F55_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid24_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F56_WIDTH                                                    1
#define COHERENT_F56_SHIFT                                                    8
#define COHERENT_F56_MASK                                            0x00000100
#define COHERENT_F56_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F56_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F56_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F56_WIDTH                                                          2
#define VC_F56_SHIFT                                                          4
#define VC_F56_MASK                                                  0x00000030
#define VC_F56_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F56_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F56_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F56_WIDTH                                                    1
#define STASHING_F56_SHIFT                                                    0
#define STASHING_F56_MASK                                            0x00000001
#define STASHING_F56_RD(src)                             (((src) & 0x00000001))
#define STASHING_F56_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F56_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid25_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F57_WIDTH                                                    1
#define COHERENT_F57_SHIFT                                                    8
#define COHERENT_F57_MASK                                            0x00000100
#define COHERENT_F57_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F57_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F57_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F57_WIDTH                                                          2
#define VC_F57_SHIFT                                                          4
#define VC_F57_MASK                                                  0x00000030
#define VC_F57_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F57_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F57_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F57_WIDTH                                                    1
#define STASHING_F57_SHIFT                                                    0
#define STASHING_F57_MASK                                            0x00000001
#define STASHING_F57_RD(src)                             (((src) & 0x00000001))
#define STASHING_F57_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F57_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid26_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F58_WIDTH                                                    1
#define COHERENT_F58_SHIFT                                                    8
#define COHERENT_F58_MASK                                            0x00000100
#define COHERENT_F58_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F58_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F58_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F58_WIDTH                                                          2
#define VC_F58_SHIFT                                                          4
#define VC_F58_MASK                                                  0x00000030
#define VC_F58_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F58_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F58_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F58_WIDTH                                                    1
#define STASHING_F58_SHIFT                                                    0
#define STASHING_F58_MASK                                            0x00000001
#define STASHING_F58_RD(src)                             (((src) & 0x00000001))
#define STASHING_F58_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F58_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid27_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F59_WIDTH                                                    1
#define COHERENT_F59_SHIFT                                                    8
#define COHERENT_F59_MASK                                            0x00000100
#define COHERENT_F59_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F59_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F59_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F59_WIDTH                                                          2
#define VC_F59_SHIFT                                                          4
#define VC_F59_MASK                                                  0x00000030
#define VC_F59_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F59_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F59_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F59_WIDTH                                                    1
#define STASHING_F59_SHIFT                                                    0
#define STASHING_F59_MASK                                            0x00000001
#define STASHING_F59_RD(src)                             (((src) & 0x00000001))
#define STASHING_F59_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F59_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid28_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F60_WIDTH                                                    1
#define COHERENT_F60_SHIFT                                                    8
#define COHERENT_F60_MASK                                            0x00000100
#define COHERENT_F60_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F60_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F60_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F60_WIDTH                                                          2
#define VC_F60_SHIFT                                                          4
#define VC_F60_MASK                                                  0x00000030
#define VC_F60_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F60_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F60_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F60_WIDTH                                                    1
#define STASHING_F60_SHIFT                                                    0
#define STASHING_F60_MASK                                            0x00000001
#define STASHING_F60_RD(src)                             (((src) & 0x00000001))
#define STASHING_F60_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F60_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid29_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F61_WIDTH                                                    1
#define COHERENT_F61_SHIFT                                                    8
#define COHERENT_F61_MASK                                            0x00000100
#define COHERENT_F61_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F61_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F61_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F61_WIDTH                                                          2
#define VC_F61_SHIFT                                                          4
#define VC_F61_MASK                                                  0x00000030
#define VC_F61_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F61_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F61_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F61_WIDTH                                                    1
#define STASHING_F61_SHIFT                                                    0
#define STASHING_F61_MASK                                            0x00000001
#define STASHING_F61_RD(src)                             (((src) & 0x00000001))
#define STASHING_F61_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F61_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid30_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F62_WIDTH                                                    1
#define COHERENT_F62_SHIFT                                                    8
#define COHERENT_F62_MASK                                            0x00000100
#define COHERENT_F62_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F62_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F62_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F62_WIDTH                                                          2
#define VC_F62_SHIFT                                                          4
#define VC_F62_MASK                                                  0x00000030
#define VC_F62_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F62_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F62_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F62_WIDTH                                                    1
#define STASHING_F62_SHIFT                                                    0
#define STASHING_F62_MASK                                            0x00000001
#define STASHING_F62_RD(src)                             (((src) & 0x00000001))
#define STASHING_F62_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F62_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_vmid31_deq_mbox_axisb	*/ 
/*	 Fields coherent	 */
#define COHERENT_F63_WIDTH                                                    1
#define COHERENT_F63_SHIFT                                                    8
#define COHERENT_F63_MASK                                            0x00000100
#define COHERENT_F63_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT_F63_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT_F63_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC_F63_WIDTH                                                          2
#define VC_F63_SHIFT                                                          4
#define VC_F63_MASK                                                  0x00000030
#define VC_F63_RD(src)                                (((src) & 0x00000030)>>4)
#define VC_F63_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC_F63_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING_F63_WIDTH                                                    1
#define STASHING_F63_SHIFT                                                    0
#define STASHING_F63_MASK                                            0x00000001
#define STASHING_F63_RD(src)                             (((src) & 0x00000001))
#define STASHING_F63_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING_F63_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_baseaddr_0	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_WIDTH                                                  30
#define REGSPEC_ADDR0_SHIFT                                                   0
#define REGSPEC_ADDR0_MASK                                           0x3fffffff
#define REGSPEC_ADDR0_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR0_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR0_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_1	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_WIDTH                                                  30
#define REGSPEC_ADDR1_SHIFT                                                   0
#define REGSPEC_ADDR1_MASK                                           0x3fffffff
#define REGSPEC_ADDR1_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR1_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_2	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_WIDTH                                                  30
#define REGSPEC_ADDR2_SHIFT                                                   0
#define REGSPEC_ADDR2_MASK                                           0x3fffffff
#define REGSPEC_ADDR2_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR2_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_3	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_WIDTH                                                  30
#define REGSPEC_ADDR3_SHIFT                                                   0
#define REGSPEC_ADDR3_MASK                                           0x3fffffff
#define REGSPEC_ADDR3_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR3_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR3_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_4	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_WIDTH                                                  30
#define REGSPEC_ADDR4_SHIFT                                                   0
#define REGSPEC_ADDR4_MASK                                           0x3fffffff
#define REGSPEC_ADDR4_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR4_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR4_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_5	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_WIDTH                                                  30
#define REGSPEC_ADDR5_SHIFT                                                   0
#define REGSPEC_ADDR5_MASK                                           0x3fffffff
#define REGSPEC_ADDR5_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR5_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR5_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_6	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_WIDTH                                                  30
#define REGSPEC_ADDR6_SHIFT                                                   0
#define REGSPEC_ADDR6_MASK                                           0x3fffffff
#define REGSPEC_ADDR6_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR6_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR6_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_7	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_WIDTH                                                  30
#define REGSPEC_ADDR7_SHIFT                                                   0
#define REGSPEC_ADDR7_MASK                                           0x3fffffff
#define REGSPEC_ADDR7_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR7_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR7_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_8	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_WIDTH                                                  30
#define REGSPEC_ADDR8_SHIFT                                                   0
#define REGSPEC_ADDR8_MASK                                           0x3fffffff
#define REGSPEC_ADDR8_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR8_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR8_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_9	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_WIDTH                                                  30
#define REGSPEC_ADDR9_SHIFT                                                   0
#define REGSPEC_ADDR9_MASK                                           0x3fffffff
#define REGSPEC_ADDR9_RD(src)                            (((src) & 0x3fffffff))
#define REGSPEC_ADDR9_WR(src)                       (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR9_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_10	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F1_WIDTH                                               30
#define REGSPEC_ADDR0_F1_SHIFT                                                0
#define REGSPEC_ADDR0_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR0_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR0_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR0_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_11	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F1_WIDTH                                               30
#define REGSPEC_ADDR1_F1_SHIFT                                                0
#define REGSPEC_ADDR1_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR1_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR1_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR1_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_12	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_F1_WIDTH                                               30
#define REGSPEC_ADDR2_F1_SHIFT                                                0
#define REGSPEC_ADDR2_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR2_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR2_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR2_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_13	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_F1_WIDTH                                               30
#define REGSPEC_ADDR3_F1_SHIFT                                                0
#define REGSPEC_ADDR3_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR3_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR3_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR3_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_14	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_F1_WIDTH                                               30
#define REGSPEC_ADDR4_F1_SHIFT                                                0
#define REGSPEC_ADDR4_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR4_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR4_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR4_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_15	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_F1_WIDTH                                               30
#define REGSPEC_ADDR5_F1_SHIFT                                                0
#define REGSPEC_ADDR5_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR5_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR5_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR5_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_16	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_F1_WIDTH                                               30
#define REGSPEC_ADDR6_F1_SHIFT                                                0
#define REGSPEC_ADDR6_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR6_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR6_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR6_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_17	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_F1_WIDTH                                               30
#define REGSPEC_ADDR7_F1_SHIFT                                                0
#define REGSPEC_ADDR7_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR7_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR7_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR7_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_18	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_F1_WIDTH                                               30
#define REGSPEC_ADDR8_F1_SHIFT                                                0
#define REGSPEC_ADDR8_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR8_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR8_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR8_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_19	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_F1_WIDTH                                               30
#define REGSPEC_ADDR9_F1_SHIFT                                                0
#define REGSPEC_ADDR9_F1_MASK                                        0x3fffffff
#define REGSPEC_ADDR9_F1_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR9_F1_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR9_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_20	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F2_WIDTH                                               30
#define REGSPEC_ADDR0_F2_SHIFT                                                0
#define REGSPEC_ADDR0_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR0_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR0_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR0_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_21	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F2_WIDTH                                               30
#define REGSPEC_ADDR1_F2_SHIFT                                                0
#define REGSPEC_ADDR1_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR1_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR1_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR1_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_22	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_F2_WIDTH                                               30
#define REGSPEC_ADDR2_F2_SHIFT                                                0
#define REGSPEC_ADDR2_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR2_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR2_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR2_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_23	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_F2_WIDTH                                               30
#define REGSPEC_ADDR3_F2_SHIFT                                                0
#define REGSPEC_ADDR3_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR3_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR3_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR3_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_24	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_F2_WIDTH                                               30
#define REGSPEC_ADDR4_F2_SHIFT                                                0
#define REGSPEC_ADDR4_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR4_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR4_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR4_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_25	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_F2_WIDTH                                               30
#define REGSPEC_ADDR5_F2_SHIFT                                                0
#define REGSPEC_ADDR5_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR5_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR5_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR5_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_26	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_F2_WIDTH                                               30
#define REGSPEC_ADDR6_F2_SHIFT                                                0
#define REGSPEC_ADDR6_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR6_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR6_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR6_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_27	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_F2_WIDTH                                               30
#define REGSPEC_ADDR7_F2_SHIFT                                                0
#define REGSPEC_ADDR7_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR7_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR7_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR7_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_28	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_F2_WIDTH                                               30
#define REGSPEC_ADDR8_F2_SHIFT                                                0
#define REGSPEC_ADDR8_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR8_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR8_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR8_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_29	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_F2_WIDTH                                               30
#define REGSPEC_ADDR9_F2_SHIFT                                                0
#define REGSPEC_ADDR9_F2_MASK                                        0x3fffffff
#define REGSPEC_ADDR9_F2_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR9_F2_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR9_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_30	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F3_WIDTH                                               30
#define REGSPEC_ADDR0_F3_SHIFT                                                0
#define REGSPEC_ADDR0_F3_MASK                                        0x3fffffff
#define REGSPEC_ADDR0_F3_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR0_F3_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR0_F3_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_baseaddr_31	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F3_WIDTH                                               30
#define REGSPEC_ADDR1_F3_SHIFT                                                0
#define REGSPEC_ADDR1_F3_MASK                                        0x3fffffff
#define REGSPEC_ADDR1_F3_RD(src)                         (((src) & 0x3fffffff))
#define REGSPEC_ADDR1_F3_WR(src)                    (((u32)(src)) & 0x3fffffff)
#define REGSPEC_ADDR1_F3_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register csr_proc_fpool_axisb_0	*/ 
/*	 Fields coherent	 */
#define COHERENT0_WIDTH                                                       1
#define COHERENT0_SHIFT                                                       8
#define COHERENT0_MASK                                               0x00000100
#define COHERENT0_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT0_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_WIDTH                                                             2
#define VC0_SHIFT                                                             4
#define VC0_MASK                                                     0x00000030
#define VC0_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC0_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC0_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_WIDTH                                                       1
#define STASHING0_SHIFT                                                       0
#define STASHING0_MASK                                               0x00000001
#define STASHING0_RD(src)                                (((src) & 0x00000001))
#define STASHING0_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_1	*/ 
/*	 Fields coherent	 */
#define COHERENT1_WIDTH                                                       1
#define COHERENT1_SHIFT                                                       8
#define COHERENT1_MASK                                               0x00000100
#define COHERENT1_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT1_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_WIDTH                                                             2
#define VC1_SHIFT                                                             4
#define VC1_MASK                                                     0x00000030
#define VC1_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC1_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_WIDTH                                                       1
#define STASHING1_SHIFT                                                       0
#define STASHING1_MASK                                               0x00000001
#define STASHING1_RD(src)                                (((src) & 0x00000001))
#define STASHING1_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_2	*/ 
/*	 Fields coherent	 */
#define COHERENT2_WIDTH                                                       1
#define COHERENT2_SHIFT                                                       8
#define COHERENT2_MASK                                               0x00000100
#define COHERENT2_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT2_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_WIDTH                                                             2
#define VC2_SHIFT                                                             4
#define VC2_MASK                                                     0x00000030
#define VC2_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC2_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_WIDTH                                                       1
#define STASHING2_SHIFT                                                       0
#define STASHING2_MASK                                               0x00000001
#define STASHING2_RD(src)                                (((src) & 0x00000001))
#define STASHING2_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_3	*/ 
/*	 Fields coherent	 */
#define COHERENT3_WIDTH                                                       1
#define COHERENT3_SHIFT                                                       8
#define COHERENT3_MASK                                               0x00000100
#define COHERENT3_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT3_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_WIDTH                                                             2
#define VC3_SHIFT                                                             4
#define VC3_MASK                                                     0x00000030
#define VC3_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC3_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_WIDTH                                                       1
#define STASHING3_SHIFT                                                       0
#define STASHING3_MASK                                               0x00000001
#define STASHING3_RD(src)                                (((src) & 0x00000001))
#define STASHING3_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_4	*/ 
/*	 Fields coherent	 */
#define COHERENT4_WIDTH                                                       1
#define COHERENT4_SHIFT                                                       8
#define COHERENT4_MASK                                               0x00000100
#define COHERENT4_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT4_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_WIDTH                                                             2
#define VC4_SHIFT                                                             4
#define VC4_MASK                                                     0x00000030
#define VC4_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC4_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_WIDTH                                                       1
#define STASHING4_SHIFT                                                       0
#define STASHING4_MASK                                               0x00000001
#define STASHING4_RD(src)                                (((src) & 0x00000001))
#define STASHING4_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_5	*/ 
/*	 Fields coherent	 */
#define COHERENT5_WIDTH                                                       1
#define COHERENT5_SHIFT                                                       8
#define COHERENT5_MASK                                               0x00000100
#define COHERENT5_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT5_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_WIDTH                                                             2
#define VC5_SHIFT                                                             4
#define VC5_MASK                                                     0x00000030
#define VC5_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC5_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_WIDTH                                                       1
#define STASHING5_SHIFT                                                       0
#define STASHING5_MASK                                               0x00000001
#define STASHING5_RD(src)                                (((src) & 0x00000001))
#define STASHING5_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_6	*/ 
/*	 Fields coherent	 */
#define COHERENT6_WIDTH                                                       1
#define COHERENT6_SHIFT                                                       8
#define COHERENT6_MASK                                               0x00000100
#define COHERENT6_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT6_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_WIDTH                                                             2
#define VC6_SHIFT                                                             4
#define VC6_MASK                                                     0x00000030
#define VC6_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC6_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC6_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_WIDTH                                                       1
#define STASHING6_SHIFT                                                       0
#define STASHING6_MASK                                               0x00000001
#define STASHING6_RD(src)                                (((src) & 0x00000001))
#define STASHING6_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_7	*/ 
/*	 Fields coherent	 */
#define COHERENT7_WIDTH                                                       1
#define COHERENT7_SHIFT                                                       8
#define COHERENT7_MASK                                               0x00000100
#define COHERENT7_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT7_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_WIDTH                                                             2
#define VC7_SHIFT                                                             4
#define VC7_MASK                                                     0x00000030
#define VC7_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC7_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC7_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_WIDTH                                                       1
#define STASHING7_SHIFT                                                       0
#define STASHING7_MASK                                               0x00000001
#define STASHING7_RD(src)                                (((src) & 0x00000001))
#define STASHING7_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_8	*/ 
/*	 Fields coherent	 */
#define COHERENT8_WIDTH                                                       1
#define COHERENT8_SHIFT                                                       8
#define COHERENT8_MASK                                               0x00000100
#define COHERENT8_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT8_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_WIDTH                                                             2
#define VC8_SHIFT                                                             4
#define VC8_MASK                                                     0x00000030
#define VC8_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC8_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC8_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_WIDTH                                                       1
#define STASHING8_SHIFT                                                       0
#define STASHING8_MASK                                               0x00000001
#define STASHING8_RD(src)                                (((src) & 0x00000001))
#define STASHING8_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING8_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_9	*/ 
/*	 Fields coherent	 */
#define COHERENT9_WIDTH                                                       1
#define COHERENT9_SHIFT                                                       8
#define COHERENT9_MASK                                               0x00000100
#define COHERENT9_RD(src)                             (((src) & 0x00000100)>>8)
#define COHERENT9_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_WIDTH                                                             2
#define VC9_SHIFT                                                             4
#define VC9_MASK                                                     0x00000030
#define VC9_RD(src)                                   (((src) & 0x00000030)>>4)
#define VC9_WR(src)                              (((u32)(src)<<4) & 0x00000030)
#define VC9_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_WIDTH                                                       1
#define STASHING9_SHIFT                                                       0
#define STASHING9_MASK                                               0x00000001
#define STASHING9_RD(src)                                (((src) & 0x00000001))
#define STASHING9_WR(src)                           (((u32)(src)) & 0x00000001)
#define STASHING9_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_10	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F1_WIDTH                                                    1
#define COHERENT0_F1_SHIFT                                                    8
#define COHERENT0_F1_MASK                                            0x00000100
#define COHERENT0_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F1_WIDTH                                                          2
#define VC0_F1_SHIFT                                                          4
#define VC0_F1_MASK                                                  0x00000030
#define VC0_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F1_WIDTH                                                    1
#define STASHING0_F1_SHIFT                                                    0
#define STASHING0_F1_MASK                                            0x00000001
#define STASHING0_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_11	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F1_WIDTH                                                    1
#define COHERENT1_F1_SHIFT                                                    8
#define COHERENT1_F1_MASK                                            0x00000100
#define COHERENT1_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F1_WIDTH                                                          2
#define VC1_F1_SHIFT                                                          4
#define VC1_F1_MASK                                                  0x00000030
#define VC1_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F1_WIDTH                                                    1
#define STASHING1_F1_SHIFT                                                    0
#define STASHING1_F1_MASK                                            0x00000001
#define STASHING1_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_12	*/ 
/*	 Fields coherent	 */
#define COHERENT2_F1_WIDTH                                                    1
#define COHERENT2_F1_SHIFT                                                    8
#define COHERENT2_F1_MASK                                            0x00000100
#define COHERENT2_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT2_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_F1_WIDTH                                                          2
#define VC2_F1_SHIFT                                                          4
#define VC2_F1_MASK                                                  0x00000030
#define VC2_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC2_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC2_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_F1_WIDTH                                                    1
#define STASHING2_F1_SHIFT                                                    0
#define STASHING2_F1_MASK                                            0x00000001
#define STASHING2_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING2_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING2_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_13	*/ 
/*	 Fields coherent	 */
#define COHERENT3_F1_WIDTH                                                    1
#define COHERENT3_F1_SHIFT                                                    8
#define COHERENT3_F1_MASK                                            0x00000100
#define COHERENT3_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT3_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_F1_WIDTH                                                          2
#define VC3_F1_SHIFT                                                          4
#define VC3_F1_MASK                                                  0x00000030
#define VC3_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC3_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC3_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_F1_WIDTH                                                    1
#define STASHING3_F1_SHIFT                                                    0
#define STASHING3_F1_MASK                                            0x00000001
#define STASHING3_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING3_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING3_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_14	*/ 
/*	 Fields coherent	 */
#define COHERENT4_F1_WIDTH                                                    1
#define COHERENT4_F1_SHIFT                                                    8
#define COHERENT4_F1_MASK                                            0x00000100
#define COHERENT4_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT4_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_F1_WIDTH                                                          2
#define VC4_F1_SHIFT                                                          4
#define VC4_F1_MASK                                                  0x00000030
#define VC4_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC4_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC4_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_F1_WIDTH                                                    1
#define STASHING4_F1_SHIFT                                                    0
#define STASHING4_F1_MASK                                            0x00000001
#define STASHING4_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING4_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING4_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_15	*/ 
/*	 Fields coherent	 */
#define COHERENT5_F1_WIDTH                                                    1
#define COHERENT5_F1_SHIFT                                                    8
#define COHERENT5_F1_MASK                                            0x00000100
#define COHERENT5_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT5_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_F1_WIDTH                                                          2
#define VC5_F1_SHIFT                                                          4
#define VC5_F1_MASK                                                  0x00000030
#define VC5_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC5_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC5_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_F1_WIDTH                                                    1
#define STASHING5_F1_SHIFT                                                    0
#define STASHING5_F1_MASK                                            0x00000001
#define STASHING5_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING5_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING5_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_16	*/ 
/*	 Fields coherent	 */
#define COHERENT6_F1_WIDTH                                                    1
#define COHERENT6_F1_SHIFT                                                    8
#define COHERENT6_F1_MASK                                            0x00000100
#define COHERENT6_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT6_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_F1_WIDTH                                                          2
#define VC6_F1_SHIFT                                                          4
#define VC6_F1_MASK                                                  0x00000030
#define VC6_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC6_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC6_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_F1_WIDTH                                                    1
#define STASHING6_F1_SHIFT                                                    0
#define STASHING6_F1_MASK                                            0x00000001
#define STASHING6_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING6_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING6_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_17	*/ 
/*	 Fields coherent	 */
#define COHERENT7_F1_WIDTH                                                    1
#define COHERENT7_F1_SHIFT                                                    8
#define COHERENT7_F1_MASK                                            0x00000100
#define COHERENT7_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT7_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_F1_WIDTH                                                          2
#define VC7_F1_SHIFT                                                          4
#define VC7_F1_MASK                                                  0x00000030
#define VC7_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC7_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC7_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_F1_WIDTH                                                    1
#define STASHING7_F1_SHIFT                                                    0
#define STASHING7_F1_MASK                                            0x00000001
#define STASHING7_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING7_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING7_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_18	*/ 
/*	 Fields coherent	 */
#define COHERENT8_F1_WIDTH                                                    1
#define COHERENT8_F1_SHIFT                                                    8
#define COHERENT8_F1_MASK                                            0x00000100
#define COHERENT8_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT8_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_F1_WIDTH                                                          2
#define VC8_F1_SHIFT                                                          4
#define VC8_F1_MASK                                                  0x00000030
#define VC8_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC8_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC8_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_F1_WIDTH                                                    1
#define STASHING8_F1_SHIFT                                                    0
#define STASHING8_F1_MASK                                            0x00000001
#define STASHING8_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING8_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING8_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_19	*/ 
/*	 Fields coherent	 */
#define COHERENT9_F1_WIDTH                                                    1
#define COHERENT9_F1_SHIFT                                                    8
#define COHERENT9_F1_MASK                                            0x00000100
#define COHERENT9_F1_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT9_F1_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_F1_WIDTH                                                          2
#define VC9_F1_SHIFT                                                          4
#define VC9_F1_MASK                                                  0x00000030
#define VC9_F1_RD(src)                                (((src) & 0x00000030)>>4)
#define VC9_F1_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC9_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_F1_WIDTH                                                    1
#define STASHING9_F1_SHIFT                                                    0
#define STASHING9_F1_MASK                                            0x00000001
#define STASHING9_F1_RD(src)                             (((src) & 0x00000001))
#define STASHING9_F1_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING9_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_20	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F2_WIDTH                                                    1
#define COHERENT0_F2_SHIFT                                                    8
#define COHERENT0_F2_MASK                                            0x00000100
#define COHERENT0_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F2_WIDTH                                                          2
#define VC0_F2_SHIFT                                                          4
#define VC0_F2_MASK                                                  0x00000030
#define VC0_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F2_WIDTH                                                    1
#define STASHING0_F2_SHIFT                                                    0
#define STASHING0_F2_MASK                                            0x00000001
#define STASHING0_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_21	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F2_WIDTH                                                    1
#define COHERENT1_F2_SHIFT                                                    8
#define COHERENT1_F2_MASK                                            0x00000100
#define COHERENT1_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F2_WIDTH                                                          2
#define VC1_F2_SHIFT                                                          4
#define VC1_F2_MASK                                                  0x00000030
#define VC1_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F2_WIDTH                                                    1
#define STASHING1_F2_SHIFT                                                    0
#define STASHING1_F2_MASK                                            0x00000001
#define STASHING1_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_22	*/ 
/*	 Fields coherent	 */
#define COHERENT2_F2_WIDTH                                                    1
#define COHERENT2_F2_SHIFT                                                    8
#define COHERENT2_F2_MASK                                            0x00000100
#define COHERENT2_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT2_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_F2_WIDTH                                                          2
#define VC2_F2_SHIFT                                                          4
#define VC2_F2_MASK                                                  0x00000030
#define VC2_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC2_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC2_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_F2_WIDTH                                                    1
#define STASHING2_F2_SHIFT                                                    0
#define STASHING2_F2_MASK                                            0x00000001
#define STASHING2_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING2_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING2_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_23	*/ 
/*	 Fields coherent	 */
#define COHERENT3_F2_WIDTH                                                    1
#define COHERENT3_F2_SHIFT                                                    8
#define COHERENT3_F2_MASK                                            0x00000100
#define COHERENT3_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT3_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_F2_WIDTH                                                          2
#define VC3_F2_SHIFT                                                          4
#define VC3_F2_MASK                                                  0x00000030
#define VC3_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC3_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC3_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_F2_WIDTH                                                    1
#define STASHING3_F2_SHIFT                                                    0
#define STASHING3_F2_MASK                                            0x00000001
#define STASHING3_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING3_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING3_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_24	*/ 
/*	 Fields coherent	 */
#define COHERENT4_F2_WIDTH                                                    1
#define COHERENT4_F2_SHIFT                                                    8
#define COHERENT4_F2_MASK                                            0x00000100
#define COHERENT4_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT4_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_F2_WIDTH                                                          2
#define VC4_F2_SHIFT                                                          4
#define VC4_F2_MASK                                                  0x00000030
#define VC4_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC4_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC4_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_F2_WIDTH                                                    1
#define STASHING4_F2_SHIFT                                                    0
#define STASHING4_F2_MASK                                            0x00000001
#define STASHING4_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING4_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING4_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_25	*/ 
/*	 Fields coherent	 */
#define COHERENT5_F2_WIDTH                                                    1
#define COHERENT5_F2_SHIFT                                                    8
#define COHERENT5_F2_MASK                                            0x00000100
#define COHERENT5_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT5_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_F2_WIDTH                                                          2
#define VC5_F2_SHIFT                                                          4
#define VC5_F2_MASK                                                  0x00000030
#define VC5_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC5_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC5_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_F2_WIDTH                                                    1
#define STASHING5_F2_SHIFT                                                    0
#define STASHING5_F2_MASK                                            0x00000001
#define STASHING5_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING5_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING5_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_26	*/ 
/*	 Fields coherent	 */
#define COHERENT6_F2_WIDTH                                                    1
#define COHERENT6_F2_SHIFT                                                    8
#define COHERENT6_F2_MASK                                            0x00000100
#define COHERENT6_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT6_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_F2_WIDTH                                                          2
#define VC6_F2_SHIFT                                                          4
#define VC6_F2_MASK                                                  0x00000030
#define VC6_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC6_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC6_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_F2_WIDTH                                                    1
#define STASHING6_F2_SHIFT                                                    0
#define STASHING6_F2_MASK                                            0x00000001
#define STASHING6_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING6_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING6_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_27	*/ 
/*	 Fields coherent	 */
#define COHERENT7_F2_WIDTH                                                    1
#define COHERENT7_F2_SHIFT                                                    8
#define COHERENT7_F2_MASK                                            0x00000100
#define COHERENT7_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT7_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_F2_WIDTH                                                          2
#define VC7_F2_SHIFT                                                          4
#define VC7_F2_MASK                                                  0x00000030
#define VC7_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC7_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC7_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_F2_WIDTH                                                    1
#define STASHING7_F2_SHIFT                                                    0
#define STASHING7_F2_MASK                                            0x00000001
#define STASHING7_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING7_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING7_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_28	*/ 
/*	 Fields coherent	 */
#define COHERENT8_F2_WIDTH                                                    1
#define COHERENT8_F2_SHIFT                                                    8
#define COHERENT8_F2_MASK                                            0x00000100
#define COHERENT8_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT8_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_F2_WIDTH                                                          2
#define VC8_F2_SHIFT                                                          4
#define VC8_F2_MASK                                                  0x00000030
#define VC8_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC8_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC8_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_F2_WIDTH                                                    1
#define STASHING8_F2_SHIFT                                                    0
#define STASHING8_F2_MASK                                            0x00000001
#define STASHING8_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING8_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING8_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_29	*/ 
/*	 Fields coherent	 */
#define COHERENT9_F2_WIDTH                                                    1
#define COHERENT9_F2_SHIFT                                                    8
#define COHERENT9_F2_MASK                                            0x00000100
#define COHERENT9_F2_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT9_F2_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_F2_WIDTH                                                          2
#define VC9_F2_SHIFT                                                          4
#define VC9_F2_MASK                                                  0x00000030
#define VC9_F2_RD(src)                                (((src) & 0x00000030)>>4)
#define VC9_F2_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC9_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_F2_WIDTH                                                    1
#define STASHING9_F2_SHIFT                                                    0
#define STASHING9_F2_MASK                                            0x00000001
#define STASHING9_F2_RD(src)                             (((src) & 0x00000001))
#define STASHING9_F2_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING9_F2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_30	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F3_WIDTH                                                    1
#define COHERENT0_F3_SHIFT                                                    8
#define COHERENT0_F3_MASK                                            0x00000100
#define COHERENT0_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F3_WIDTH                                                          2
#define VC0_F3_SHIFT                                                          4
#define VC0_F3_MASK                                                  0x00000030
#define VC0_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F3_WIDTH                                                    1
#define STASHING0_F3_SHIFT                                                    0
#define STASHING0_F3_MASK                                            0x00000001
#define STASHING0_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_proc_fpool_axisb_31	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F3_WIDTH                                                    1
#define COHERENT1_F3_SHIFT                                                    8
#define COHERENT1_F3_MASK                                            0x00000100
#define COHERENT1_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F3_WIDTH                                                          2
#define VC1_F3_SHIFT                                                          4
#define VC1_F3_MASK                                                  0x00000030
#define VC1_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F3_WIDTH                                                    1
#define STASHING1_F3_SHIFT                                                    0
#define STASHING1_F3_MASK                                            0x00000001
#define STASHING1_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_baseaddr_0	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F4_WIDTH                                               29
#define REGSPEC_ADDR0_F4_SHIFT                                                0
#define REGSPEC_ADDR0_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR0_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR0_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR0_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_1	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F4_WIDTH                                               29
#define REGSPEC_ADDR1_F4_SHIFT                                                0
#define REGSPEC_ADDR1_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR1_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR1_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR1_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_2	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_F3_WIDTH                                               29
#define REGSPEC_ADDR2_F3_SHIFT                                                0
#define REGSPEC_ADDR2_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR2_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR2_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR2_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_3	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_F3_WIDTH                                               29
#define REGSPEC_ADDR3_F3_SHIFT                                                0
#define REGSPEC_ADDR3_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR3_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR3_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR3_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_4	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_F3_WIDTH                                               29
#define REGSPEC_ADDR4_F3_SHIFT                                                0
#define REGSPEC_ADDR4_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR4_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR4_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR4_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_5	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_F3_WIDTH                                               29
#define REGSPEC_ADDR5_F3_SHIFT                                                0
#define REGSPEC_ADDR5_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR5_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR5_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR5_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_6	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_F3_WIDTH                                               29
#define REGSPEC_ADDR6_F3_SHIFT                                                0
#define REGSPEC_ADDR6_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR6_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR6_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR6_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_7	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_F3_WIDTH                                               29
#define REGSPEC_ADDR7_F3_SHIFT                                                0
#define REGSPEC_ADDR7_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR7_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR7_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR7_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_8	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_F3_WIDTH                                               29
#define REGSPEC_ADDR8_F3_SHIFT                                                0
#define REGSPEC_ADDR8_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR8_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR8_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR8_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_9	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_F3_WIDTH                                               29
#define REGSPEC_ADDR9_F3_SHIFT                                                0
#define REGSPEC_ADDR9_F3_MASK                                        0x1fffffff
#define REGSPEC_ADDR9_F3_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR9_F3_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR9_F3_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_10	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F5_WIDTH                                               29
#define REGSPEC_ADDR0_F5_SHIFT                                                0
#define REGSPEC_ADDR0_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR0_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR0_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR0_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_11	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F5_WIDTH                                               29
#define REGSPEC_ADDR1_F5_SHIFT                                                0
#define REGSPEC_ADDR1_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR1_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR1_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR1_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_12	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_F4_WIDTH                                               29
#define REGSPEC_ADDR2_F4_SHIFT                                                0
#define REGSPEC_ADDR2_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR2_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR2_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR2_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_13	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_F4_WIDTH                                               29
#define REGSPEC_ADDR3_F4_SHIFT                                                0
#define REGSPEC_ADDR3_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR3_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR3_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR3_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_14	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_F4_WIDTH                                               29
#define REGSPEC_ADDR4_F4_SHIFT                                                0
#define REGSPEC_ADDR4_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR4_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR4_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR4_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_15	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_F4_WIDTH                                               29
#define REGSPEC_ADDR5_F4_SHIFT                                                0
#define REGSPEC_ADDR5_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR5_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR5_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR5_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_16	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_F4_WIDTH                                               29
#define REGSPEC_ADDR6_F4_SHIFT                                                0
#define REGSPEC_ADDR6_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR6_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR6_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR6_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_17	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_F4_WIDTH                                               29
#define REGSPEC_ADDR7_F4_SHIFT                                                0
#define REGSPEC_ADDR7_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR7_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR7_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR7_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_18	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_F4_WIDTH                                               29
#define REGSPEC_ADDR8_F4_SHIFT                                                0
#define REGSPEC_ADDR8_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR8_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR8_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR8_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_19	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_F4_WIDTH                                               29
#define REGSPEC_ADDR9_F4_SHIFT                                                0
#define REGSPEC_ADDR9_F4_MASK                                        0x1fffffff
#define REGSPEC_ADDR9_F4_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR9_F4_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR9_F4_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_20	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F6_WIDTH                                               29
#define REGSPEC_ADDR0_F6_SHIFT                                                0
#define REGSPEC_ADDR0_F6_MASK                                        0x1fffffff
#define REGSPEC_ADDR0_F6_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR0_F6_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR0_F6_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_21	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F6_WIDTH                                               29
#define REGSPEC_ADDR1_F6_SHIFT                                                0
#define REGSPEC_ADDR1_F6_MASK                                        0x1fffffff
#define REGSPEC_ADDR1_F6_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR1_F6_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR1_F6_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_22	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR2_F5_WIDTH                                               29
#define REGSPEC_ADDR2_F5_SHIFT                                                0
#define REGSPEC_ADDR2_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR2_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR2_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR2_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_23	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR3_F5_WIDTH                                               29
#define REGSPEC_ADDR3_F5_SHIFT                                                0
#define REGSPEC_ADDR3_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR3_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR3_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR3_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_24	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR4_F5_WIDTH                                               29
#define REGSPEC_ADDR4_F5_SHIFT                                                0
#define REGSPEC_ADDR4_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR4_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR4_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR4_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_25	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR5_F5_WIDTH                                               29
#define REGSPEC_ADDR5_F5_SHIFT                                                0
#define REGSPEC_ADDR5_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR5_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR5_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR5_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_26	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR6_F5_WIDTH                                               29
#define REGSPEC_ADDR6_F5_SHIFT                                                0
#define REGSPEC_ADDR6_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR6_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR6_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR6_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_27	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR7_F5_WIDTH                                               29
#define REGSPEC_ADDR7_F5_SHIFT                                                0
#define REGSPEC_ADDR7_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR7_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR7_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR7_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_28	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR8_F5_WIDTH                                               29
#define REGSPEC_ADDR8_F5_SHIFT                                                0
#define REGSPEC_ADDR8_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR8_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR8_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR8_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_29	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR9_F5_WIDTH                                               29
#define REGSPEC_ADDR9_F5_SHIFT                                                0
#define REGSPEC_ADDR9_F5_MASK                                        0x1fffffff
#define REGSPEC_ADDR9_F5_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR9_F5_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR9_F5_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_30	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR0_F7_WIDTH                                               29
#define REGSPEC_ADDR0_F7_SHIFT                                                0
#define REGSPEC_ADDR0_F7_MASK                                        0x1fffffff
#define REGSPEC_ADDR0_F7_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR0_F7_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR0_F7_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_baseaddr_31	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR1_F7_WIDTH                                               29
#define REGSPEC_ADDR1_F7_SHIFT                                                0
#define REGSPEC_ADDR1_F7_MASK                                        0x1fffffff
#define REGSPEC_ADDR1_F7_RD(src)                         (((src) & 0x1fffffff))
#define REGSPEC_ADDR1_F7_WR(src)                    (((u32)(src)) & 0x1fffffff)
#define REGSPEC_ADDR1_F7_SET(dst,src) \
                          (((dst) & ~0x1fffffff) | (((u32)(src)) & 0x1fffffff))

/*	Register csr_enq_mbox_axisb_0	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F4_WIDTH                                                    1
#define COHERENT0_F4_SHIFT                                                    8
#define COHERENT0_F4_MASK                                            0x00000100
#define COHERENT0_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F4_WIDTH                                                          2
#define VC0_F4_SHIFT                                                          4
#define VC0_F4_MASK                                                  0x00000030
#define VC0_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F4_WIDTH                                                    1
#define STASHING0_F4_SHIFT                                                    0
#define STASHING0_F4_MASK                                            0x00000001
#define STASHING0_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_1	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F4_WIDTH                                                    1
#define COHERENT1_F4_SHIFT                                                    8
#define COHERENT1_F4_MASK                                            0x00000100
#define COHERENT1_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F4_WIDTH                                                          2
#define VC1_F4_SHIFT                                                          4
#define VC1_F4_MASK                                                  0x00000030
#define VC1_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F4_WIDTH                                                    1
#define STASHING1_F4_SHIFT                                                    0
#define STASHING1_F4_MASK                                            0x00000001
#define STASHING1_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_2	*/ 
/*	 Fields coherent	 */
#define COHERENT2_F3_WIDTH                                                    1
#define COHERENT2_F3_SHIFT                                                    8
#define COHERENT2_F3_MASK                                            0x00000100
#define COHERENT2_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT2_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_F3_WIDTH                                                          2
#define VC2_F3_SHIFT                                                          4
#define VC2_F3_MASK                                                  0x00000030
#define VC2_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC2_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC2_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_F3_WIDTH                                                    1
#define STASHING2_F3_SHIFT                                                    0
#define STASHING2_F3_MASK                                            0x00000001
#define STASHING2_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING2_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING2_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_3	*/ 
/*	 Fields coherent	 */
#define COHERENT3_F3_WIDTH                                                    1
#define COHERENT3_F3_SHIFT                                                    8
#define COHERENT3_F3_MASK                                            0x00000100
#define COHERENT3_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT3_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_F3_WIDTH                                                          2
#define VC3_F3_SHIFT                                                          4
#define VC3_F3_MASK                                                  0x00000030
#define VC3_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC3_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC3_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_F3_WIDTH                                                    1
#define STASHING3_F3_SHIFT                                                    0
#define STASHING3_F3_MASK                                            0x00000001
#define STASHING3_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING3_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING3_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_4	*/ 
/*	 Fields coherent	 */
#define COHERENT4_F3_WIDTH                                                    1
#define COHERENT4_F3_SHIFT                                                    8
#define COHERENT4_F3_MASK                                            0x00000100
#define COHERENT4_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT4_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_F3_WIDTH                                                          2
#define VC4_F3_SHIFT                                                          4
#define VC4_F3_MASK                                                  0x00000030
#define VC4_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC4_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC4_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_F3_WIDTH                                                    1
#define STASHING4_F3_SHIFT                                                    0
#define STASHING4_F3_MASK                                            0x00000001
#define STASHING4_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING4_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING4_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_5	*/ 
/*	 Fields coherent	 */
#define COHERENT5_F3_WIDTH                                                    1
#define COHERENT5_F3_SHIFT                                                    8
#define COHERENT5_F3_MASK                                            0x00000100
#define COHERENT5_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT5_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_F3_WIDTH                                                          2
#define VC5_F3_SHIFT                                                          4
#define VC5_F3_MASK                                                  0x00000030
#define VC5_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC5_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC5_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_F3_WIDTH                                                    1
#define STASHING5_F3_SHIFT                                                    0
#define STASHING5_F3_MASK                                            0x00000001
#define STASHING5_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING5_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING5_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_6	*/ 
/*	 Fields coherent	 */
#define COHERENT6_F3_WIDTH                                                    1
#define COHERENT6_F3_SHIFT                                                    8
#define COHERENT6_F3_MASK                                            0x00000100
#define COHERENT6_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT6_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_F3_WIDTH                                                          2
#define VC6_F3_SHIFT                                                          4
#define VC6_F3_MASK                                                  0x00000030
#define VC6_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC6_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC6_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_F3_WIDTH                                                    1
#define STASHING6_F3_SHIFT                                                    0
#define STASHING6_F3_MASK                                            0x00000001
#define STASHING6_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING6_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING6_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_7	*/ 
/*	 Fields coherent	 */
#define COHERENT7_F3_WIDTH                                                    1
#define COHERENT7_F3_SHIFT                                                    8
#define COHERENT7_F3_MASK                                            0x00000100
#define COHERENT7_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT7_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_F3_WIDTH                                                          2
#define VC7_F3_SHIFT                                                          4
#define VC7_F3_MASK                                                  0x00000030
#define VC7_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC7_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC7_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_F3_WIDTH                                                    1
#define STASHING7_F3_SHIFT                                                    0
#define STASHING7_F3_MASK                                            0x00000001
#define STASHING7_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING7_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING7_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_8	*/ 
/*	 Fields coherent	 */
#define COHERENT8_F3_WIDTH                                                    1
#define COHERENT8_F3_SHIFT                                                    8
#define COHERENT8_F3_MASK                                            0x00000100
#define COHERENT8_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT8_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_F3_WIDTH                                                          2
#define VC8_F3_SHIFT                                                          4
#define VC8_F3_MASK                                                  0x00000030
#define VC8_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC8_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC8_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_F3_WIDTH                                                    1
#define STASHING8_F3_SHIFT                                                    0
#define STASHING8_F3_MASK                                            0x00000001
#define STASHING8_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING8_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING8_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_9	*/ 
/*	 Fields coherent	 */
#define COHERENT9_F3_WIDTH                                                    1
#define COHERENT9_F3_SHIFT                                                    8
#define COHERENT9_F3_MASK                                            0x00000100
#define COHERENT9_F3_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT9_F3_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_F3_WIDTH                                                          2
#define VC9_F3_SHIFT                                                          4
#define VC9_F3_MASK                                                  0x00000030
#define VC9_F3_RD(src)                                (((src) & 0x00000030)>>4)
#define VC9_F3_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC9_F3_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_F3_WIDTH                                                    1
#define STASHING9_F3_SHIFT                                                    0
#define STASHING9_F3_MASK                                            0x00000001
#define STASHING9_F3_RD(src)                             (((src) & 0x00000001))
#define STASHING9_F3_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING9_F3_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_10	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F5_WIDTH                                                    1
#define COHERENT0_F5_SHIFT                                                    8
#define COHERENT0_F5_MASK                                            0x00000100
#define COHERENT0_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F5_WIDTH                                                          2
#define VC0_F5_SHIFT                                                          4
#define VC0_F5_MASK                                                  0x00000030
#define VC0_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F5_WIDTH                                                    1
#define STASHING0_F5_SHIFT                                                    0
#define STASHING0_F5_MASK                                            0x00000001
#define STASHING0_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_11	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F5_WIDTH                                                    1
#define COHERENT1_F5_SHIFT                                                    8
#define COHERENT1_F5_MASK                                            0x00000100
#define COHERENT1_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F5_WIDTH                                                          2
#define VC1_F5_SHIFT                                                          4
#define VC1_F5_MASK                                                  0x00000030
#define VC1_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F5_WIDTH                                                    1
#define STASHING1_F5_SHIFT                                                    0
#define STASHING1_F5_MASK                                            0x00000001
#define STASHING1_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_12	*/ 
/*	 Fields coherent	 */
#define COHERENT2_F4_WIDTH                                                    1
#define COHERENT2_F4_SHIFT                                                    8
#define COHERENT2_F4_MASK                                            0x00000100
#define COHERENT2_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT2_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_F4_WIDTH                                                          2
#define VC2_F4_SHIFT                                                          4
#define VC2_F4_MASK                                                  0x00000030
#define VC2_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC2_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC2_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_F4_WIDTH                                                    1
#define STASHING2_F4_SHIFT                                                    0
#define STASHING2_F4_MASK                                            0x00000001
#define STASHING2_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING2_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING2_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_13	*/ 
/*	 Fields coherent	 */
#define COHERENT3_F4_WIDTH                                                    1
#define COHERENT3_F4_SHIFT                                                    8
#define COHERENT3_F4_MASK                                            0x00000100
#define COHERENT3_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT3_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_F4_WIDTH                                                          2
#define VC3_F4_SHIFT                                                          4
#define VC3_F4_MASK                                                  0x00000030
#define VC3_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC3_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC3_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_F4_WIDTH                                                    1
#define STASHING3_F4_SHIFT                                                    0
#define STASHING3_F4_MASK                                            0x00000001
#define STASHING3_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING3_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING3_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_14	*/ 
/*	 Fields coherent	 */
#define COHERENT4_F4_WIDTH                                                    1
#define COHERENT4_F4_SHIFT                                                    8
#define COHERENT4_F4_MASK                                            0x00000100
#define COHERENT4_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT4_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_F4_WIDTH                                                          2
#define VC4_F4_SHIFT                                                          4
#define VC4_F4_MASK                                                  0x00000030
#define VC4_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC4_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC4_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_F4_WIDTH                                                    1
#define STASHING4_F4_SHIFT                                                    0
#define STASHING4_F4_MASK                                            0x00000001
#define STASHING4_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING4_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING4_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_15	*/ 
/*	 Fields coherent	 */
#define COHERENT5_F4_WIDTH                                                    1
#define COHERENT5_F4_SHIFT                                                    8
#define COHERENT5_F4_MASK                                            0x00000100
#define COHERENT5_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT5_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_F4_WIDTH                                                          2
#define VC5_F4_SHIFT                                                          4
#define VC5_F4_MASK                                                  0x00000030
#define VC5_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC5_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC5_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_F4_WIDTH                                                    1
#define STASHING5_F4_SHIFT                                                    0
#define STASHING5_F4_MASK                                            0x00000001
#define STASHING5_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING5_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING5_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_16	*/ 
/*	 Fields coherent	 */
#define COHERENT6_F4_WIDTH                                                    1
#define COHERENT6_F4_SHIFT                                                    8
#define COHERENT6_F4_MASK                                            0x00000100
#define COHERENT6_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT6_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_F4_WIDTH                                                          2
#define VC6_F4_SHIFT                                                          4
#define VC6_F4_MASK                                                  0x00000030
#define VC6_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC6_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC6_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_F4_WIDTH                                                    1
#define STASHING6_F4_SHIFT                                                    0
#define STASHING6_F4_MASK                                            0x00000001
#define STASHING6_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING6_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING6_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_17	*/ 
/*	 Fields coherent	 */
#define COHERENT7_F4_WIDTH                                                    1
#define COHERENT7_F4_SHIFT                                                    8
#define COHERENT7_F4_MASK                                            0x00000100
#define COHERENT7_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT7_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_F4_WIDTH                                                          2
#define VC7_F4_SHIFT                                                          4
#define VC7_F4_MASK                                                  0x00000030
#define VC7_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC7_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC7_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_F4_WIDTH                                                    1
#define STASHING7_F4_SHIFT                                                    0
#define STASHING7_F4_MASK                                            0x00000001
#define STASHING7_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING7_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING7_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_18	*/ 
/*	 Fields coherent	 */
#define COHERENT8_F4_WIDTH                                                    1
#define COHERENT8_F4_SHIFT                                                    8
#define COHERENT8_F4_MASK                                            0x00000100
#define COHERENT8_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT8_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_F4_WIDTH                                                          2
#define VC8_F4_SHIFT                                                          4
#define VC8_F4_MASK                                                  0x00000030
#define VC8_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC8_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC8_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_F4_WIDTH                                                    1
#define STASHING8_F4_SHIFT                                                    0
#define STASHING8_F4_MASK                                            0x00000001
#define STASHING8_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING8_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING8_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_19	*/ 
/*	 Fields coherent	 */
#define COHERENT9_F4_WIDTH                                                    1
#define COHERENT9_F4_SHIFT                                                    8
#define COHERENT9_F4_MASK                                            0x00000100
#define COHERENT9_F4_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT9_F4_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_F4_WIDTH                                                          2
#define VC9_F4_SHIFT                                                          4
#define VC9_F4_MASK                                                  0x00000030
#define VC9_F4_RD(src)                                (((src) & 0x00000030)>>4)
#define VC9_F4_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC9_F4_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_F4_WIDTH                                                    1
#define STASHING9_F4_SHIFT                                                    0
#define STASHING9_F4_MASK                                            0x00000001
#define STASHING9_F4_RD(src)                             (((src) & 0x00000001))
#define STASHING9_F4_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING9_F4_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_20	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F6_WIDTH                                                    1
#define COHERENT0_F6_SHIFT                                                    8
#define COHERENT0_F6_MASK                                            0x00000100
#define COHERENT0_F6_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F6_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F6_WIDTH                                                          2
#define VC0_F6_SHIFT                                                          4
#define VC0_F6_MASK                                                  0x00000030
#define VC0_F6_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F6_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F6_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F6_WIDTH                                                    1
#define STASHING0_F6_SHIFT                                                    0
#define STASHING0_F6_MASK                                            0x00000001
#define STASHING0_F6_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F6_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_21	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F6_WIDTH                                                    1
#define COHERENT1_F6_SHIFT                                                    8
#define COHERENT1_F6_MASK                                            0x00000100
#define COHERENT1_F6_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F6_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F6_WIDTH                                                          2
#define VC1_F6_SHIFT                                                          4
#define VC1_F6_MASK                                                  0x00000030
#define VC1_F6_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F6_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F6_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F6_WIDTH                                                    1
#define STASHING1_F6_SHIFT                                                    0
#define STASHING1_F6_MASK                                            0x00000001
#define STASHING1_F6_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F6_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F6_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_22	*/ 
/*	 Fields coherent	 */
#define COHERENT2_F5_WIDTH                                                    1
#define COHERENT2_F5_SHIFT                                                    8
#define COHERENT2_F5_MASK                                            0x00000100
#define COHERENT2_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT2_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT2_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC2_F5_WIDTH                                                          2
#define VC2_F5_SHIFT                                                          4
#define VC2_F5_MASK                                                  0x00000030
#define VC2_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC2_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC2_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING2_F5_WIDTH                                                    1
#define STASHING2_F5_SHIFT                                                    0
#define STASHING2_F5_MASK                                            0x00000001
#define STASHING2_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING2_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING2_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_23	*/ 
/*	 Fields coherent	 */
#define COHERENT3_F5_WIDTH                                                    1
#define COHERENT3_F5_SHIFT                                                    8
#define COHERENT3_F5_MASK                                            0x00000100
#define COHERENT3_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT3_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT3_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC3_F5_WIDTH                                                          2
#define VC3_F5_SHIFT                                                          4
#define VC3_F5_MASK                                                  0x00000030
#define VC3_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC3_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC3_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING3_F5_WIDTH                                                    1
#define STASHING3_F5_SHIFT                                                    0
#define STASHING3_F5_MASK                                            0x00000001
#define STASHING3_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING3_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING3_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_24	*/ 
/*	 Fields coherent	 */
#define COHERENT4_F5_WIDTH                                                    1
#define COHERENT4_F5_SHIFT                                                    8
#define COHERENT4_F5_MASK                                            0x00000100
#define COHERENT4_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT4_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT4_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC4_F5_WIDTH                                                          2
#define VC4_F5_SHIFT                                                          4
#define VC4_F5_MASK                                                  0x00000030
#define VC4_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC4_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC4_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING4_F5_WIDTH                                                    1
#define STASHING4_F5_SHIFT                                                    0
#define STASHING4_F5_MASK                                            0x00000001
#define STASHING4_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING4_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING4_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_25	*/ 
/*	 Fields coherent	 */
#define COHERENT5_F5_WIDTH                                                    1
#define COHERENT5_F5_SHIFT                                                    8
#define COHERENT5_F5_MASK                                            0x00000100
#define COHERENT5_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT5_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT5_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC5_F5_WIDTH                                                          2
#define VC5_F5_SHIFT                                                          4
#define VC5_F5_MASK                                                  0x00000030
#define VC5_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC5_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC5_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING5_F5_WIDTH                                                    1
#define STASHING5_F5_SHIFT                                                    0
#define STASHING5_F5_MASK                                            0x00000001
#define STASHING5_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING5_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING5_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_26	*/ 
/*	 Fields coherent	 */
#define COHERENT6_F5_WIDTH                                                    1
#define COHERENT6_F5_SHIFT                                                    8
#define COHERENT6_F5_MASK                                            0x00000100
#define COHERENT6_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT6_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT6_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC6_F5_WIDTH                                                          2
#define VC6_F5_SHIFT                                                          4
#define VC6_F5_MASK                                                  0x00000030
#define VC6_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC6_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC6_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING6_F5_WIDTH                                                    1
#define STASHING6_F5_SHIFT                                                    0
#define STASHING6_F5_MASK                                            0x00000001
#define STASHING6_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING6_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING6_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_27	*/ 
/*	 Fields coherent	 */
#define COHERENT7_F5_WIDTH                                                    1
#define COHERENT7_F5_SHIFT                                                    8
#define COHERENT7_F5_MASK                                            0x00000100
#define COHERENT7_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT7_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT7_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC7_F5_WIDTH                                                          2
#define VC7_F5_SHIFT                                                          4
#define VC7_F5_MASK                                                  0x00000030
#define VC7_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC7_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC7_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING7_F5_WIDTH                                                    1
#define STASHING7_F5_SHIFT                                                    0
#define STASHING7_F5_MASK                                            0x00000001
#define STASHING7_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING7_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING7_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_28	*/ 
/*	 Fields coherent	 */
#define COHERENT8_F5_WIDTH                                                    1
#define COHERENT8_F5_SHIFT                                                    8
#define COHERENT8_F5_MASK                                            0x00000100
#define COHERENT8_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT8_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT8_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC8_F5_WIDTH                                                          2
#define VC8_F5_SHIFT                                                          4
#define VC8_F5_MASK                                                  0x00000030
#define VC8_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC8_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC8_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING8_F5_WIDTH                                                    1
#define STASHING8_F5_SHIFT                                                    0
#define STASHING8_F5_MASK                                            0x00000001
#define STASHING8_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING8_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING8_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_29	*/ 
/*	 Fields coherent	 */
#define COHERENT9_F5_WIDTH                                                    1
#define COHERENT9_F5_SHIFT                                                    8
#define COHERENT9_F5_MASK                                            0x00000100
#define COHERENT9_F5_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT9_F5_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT9_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC9_F5_WIDTH                                                          2
#define VC9_F5_SHIFT                                                          4
#define VC9_F5_MASK                                                  0x00000030
#define VC9_F5_RD(src)                                (((src) & 0x00000030)>>4)
#define VC9_F5_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC9_F5_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING9_F5_WIDTH                                                    1
#define STASHING9_F5_SHIFT                                                    0
#define STASHING9_F5_MASK                                            0x00000001
#define STASHING9_F5_RD(src)                             (((src) & 0x00000001))
#define STASHING9_F5_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING9_F5_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_30	*/ 
/*	 Fields coherent	 */
#define COHERENT0_F7_WIDTH                                                    1
#define COHERENT0_F7_SHIFT                                                    8
#define COHERENT0_F7_MASK                                            0x00000100
#define COHERENT0_F7_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT0_F7_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT0_F7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC0_F7_WIDTH                                                          2
#define VC0_F7_SHIFT                                                          4
#define VC0_F7_MASK                                                  0x00000030
#define VC0_F7_RD(src)                                (((src) & 0x00000030)>>4)
#define VC0_F7_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC0_F7_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING0_F7_WIDTH                                                    1
#define STASHING0_F7_SHIFT                                                    0
#define STASHING0_F7_MASK                                            0x00000001
#define STASHING0_F7_RD(src)                             (((src) & 0x00000001))
#define STASHING0_F7_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING0_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_enq_mbox_axisb_31	*/ 
/*	 Fields coherent	 */
#define COHERENT1_F7_WIDTH                                                    1
#define COHERENT1_F7_SHIFT                                                    8
#define COHERENT1_F7_MASK                                            0x00000100
#define COHERENT1_F7_RD(src)                          (((src) & 0x00000100)>>8)
#define COHERENT1_F7_WR(src)                     (((u32)(src)<<8) & 0x00000100)
#define COHERENT1_F7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields vc	 */
#define VC1_F7_WIDTH                                                          2
#define VC1_F7_SHIFT                                                          4
#define VC1_F7_MASK                                                  0x00000030
#define VC1_F7_RD(src)                                (((src) & 0x00000030)>>4)
#define VC1_F7_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define VC1_F7_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields stashing	 */
#define STASHING1_F7_WIDTH                                                    1
#define STASHING1_F7_SHIFT                                                    0
#define STASHING1_F7_MASK                                            0x00000001
#define STASHING1_F7_RD(src)                             (((src) & 0x00000001))
#define STASHING1_F7_WR(src)                        (((u32)(src)) & 0x00000001)
#define STASHING1_F7_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_errq_ptype0	*/ 
/*	 Fields ovr_protect	 */
#define OVR_PROTECT0_WIDTH                                                    1
#define OVR_PROTECT0_SHIFT                                                   31
#define OVR_PROTECT0_MASK                                            0x80000000
#define OVR_PROTECT0_RD(src)                         (((src) & 0x80000000)>>31)
#define OVR_PROTECT0_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define OVR_PROTECT0_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields unexpected_en	 */
#define UNEXPECTED_EN0_WIDTH                                                  1
#define UNEXPECTED_EN0_SHIFT                                                 30
#define UNEXPECTED_EN0_MASK                                          0x40000000
#define UNEXPECTED_EN0_RD(src)                       (((src) & 0x40000000)>>30)
#define UNEXPECTED_EN0_WR(src)                  (((u32)(src)<<30) & 0x40000000)
#define UNEXPECTED_EN0_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields unexpected_qid	 */
#define UNEXPECTED_QID0_WIDTH                                                10
#define UNEXPECTED_QID0_SHIFT                                                16
#define UNEXPECTED_QID0_MASK                                         0x03ff0000
#define UNEXPECTED_QID0_RD(src)                      (((src) & 0x03ff0000)>>16)
#define UNEXPECTED_QID0_WR(src)                 (((u32)(src)<<16) & 0x03ff0000)
#define UNEXPECTED_QID0_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields expected_en	 */
#define EXPECTED_EN0_WIDTH                                                    1
#define EXPECTED_EN0_SHIFT                                                   14
#define EXPECTED_EN0_MASK                                            0x00004000
#define EXPECTED_EN0_RD(src)                         (((src) & 0x00004000)>>14)
#define EXPECTED_EN0_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define EXPECTED_EN0_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields expected_qid	 */
#define EXPECTED_QID0_WIDTH                                                  10
#define EXPECTED_QID0_SHIFT                                                   0
#define EXPECTED_QID0_MASK                                           0x000003ff
#define EXPECTED_QID0_RD(src)                            (((src) & 0x000003ff))
#define EXPECTED_QID0_WR(src)                       (((u32)(src)) & 0x000003ff)
#define EXPECTED_QID0_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_errq_ptype1	*/ 
/*	 Fields ovr_protect	 */
#define OVR_PROTECT1_WIDTH                                                    1
#define OVR_PROTECT1_SHIFT                                                   31
#define OVR_PROTECT1_MASK                                            0x80000000
#define OVR_PROTECT1_RD(src)                         (((src) & 0x80000000)>>31)
#define OVR_PROTECT1_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define OVR_PROTECT1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields unexpected_en	 */
#define UNEXPECTED_EN1_WIDTH                                                  1
#define UNEXPECTED_EN1_SHIFT                                                 30
#define UNEXPECTED_EN1_MASK                                          0x40000000
#define UNEXPECTED_EN1_RD(src)                       (((src) & 0x40000000)>>30)
#define UNEXPECTED_EN1_WR(src)                  (((u32)(src)<<30) & 0x40000000)
#define UNEXPECTED_EN1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields unexpected_qid	 */
#define UNEXPECTED_QID1_WIDTH                                                10
#define UNEXPECTED_QID1_SHIFT                                                16
#define UNEXPECTED_QID1_MASK                                         0x03ff0000
#define UNEXPECTED_QID1_RD(src)                      (((src) & 0x03ff0000)>>16)
#define UNEXPECTED_QID1_WR(src)                 (((u32)(src)<<16) & 0x03ff0000)
#define UNEXPECTED_QID1_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields expected_en	 */
#define EXPECTED_EN1_WIDTH                                                    1
#define EXPECTED_EN1_SHIFT                                                   14
#define EXPECTED_EN1_MASK                                            0x00004000
#define EXPECTED_EN1_RD(src)                         (((src) & 0x00004000)>>14)
#define EXPECTED_EN1_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define EXPECTED_EN1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields expected_qid	 */
#define EXPECTED_QID1_WIDTH                                                  10
#define EXPECTED_QID1_SHIFT                                                   0
#define EXPECTED_QID1_MASK                                           0x000003ff
#define EXPECTED_QID1_RD(src)                            (((src) & 0x000003ff))
#define EXPECTED_QID1_WR(src)                       (((u32)(src)) & 0x000003ff)
#define EXPECTED_QID1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_errq_ptype2	*/ 
/*	 Fields ovr_protect	 */
#define OVR_PROTECT2_WIDTH                                                    1
#define OVR_PROTECT2_SHIFT                                                   31
#define OVR_PROTECT2_MASK                                            0x80000000
#define OVR_PROTECT2_RD(src)                         (((src) & 0x80000000)>>31)
#define OVR_PROTECT2_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define OVR_PROTECT2_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields unexpected_en	 */
#define UNEXPECTED_EN2_WIDTH                                                  1
#define UNEXPECTED_EN2_SHIFT                                                 30
#define UNEXPECTED_EN2_MASK                                          0x40000000
#define UNEXPECTED_EN2_RD(src)                       (((src) & 0x40000000)>>30)
#define UNEXPECTED_EN2_WR(src)                  (((u32)(src)<<30) & 0x40000000)
#define UNEXPECTED_EN2_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields unexpected_qid	 */
#define UNEXPECTED_QID2_WIDTH                                                10
#define UNEXPECTED_QID2_SHIFT                                                16
#define UNEXPECTED_QID2_MASK                                         0x03ff0000
#define UNEXPECTED_QID2_RD(src)                      (((src) & 0x03ff0000)>>16)
#define UNEXPECTED_QID2_WR(src)                 (((u32)(src)<<16) & 0x03ff0000)
#define UNEXPECTED_QID2_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields expected_en	 */
#define EXPECTED_EN2_WIDTH                                                    1
#define EXPECTED_EN2_SHIFT                                                   14
#define EXPECTED_EN2_MASK                                            0x00004000
#define EXPECTED_EN2_RD(src)                         (((src) & 0x00004000)>>14)
#define EXPECTED_EN2_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define EXPECTED_EN2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields expected_qid	 */
#define EXPECTED_QID2_WIDTH                                                  10
#define EXPECTED_QID2_SHIFT                                                   0
#define EXPECTED_QID2_MASK                                           0x000003ff
#define EXPECTED_QID2_RD(src)                            (((src) & 0x000003ff))
#define EXPECTED_QID2_WR(src)                       (((u32)(src)) & 0x000003ff)
#define EXPECTED_QID2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_errq_ptype3	*/ 
/*	 Fields ovr_protect	 */
#define OVR_PROTECT3_WIDTH                                                    1
#define OVR_PROTECT3_SHIFT                                                   31
#define OVR_PROTECT3_MASK                                            0x80000000
#define OVR_PROTECT3_RD(src)                         (((src) & 0x80000000)>>31)
#define OVR_PROTECT3_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define OVR_PROTECT3_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields unexpected_en	 */
#define UNEXPECTED_EN3_WIDTH                                                  1
#define UNEXPECTED_EN3_SHIFT                                                 30
#define UNEXPECTED_EN3_MASK                                          0x40000000
#define UNEXPECTED_EN3_RD(src)                       (((src) & 0x40000000)>>30)
#define UNEXPECTED_EN3_WR(src)                  (((u32)(src)<<30) & 0x40000000)
#define UNEXPECTED_EN3_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields unexpected_qid	 */
#define UNEXPECTED_QID3_WIDTH                                                10
#define UNEXPECTED_QID3_SHIFT                                                16
#define UNEXPECTED_QID3_MASK                                         0x03ff0000
#define UNEXPECTED_QID3_RD(src)                      (((src) & 0x03ff0000)>>16)
#define UNEXPECTED_QID3_WR(src)                 (((u32)(src)<<16) & 0x03ff0000)
#define UNEXPECTED_QID3_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields expected_en	 */
#define EXPECTED_EN3_WIDTH                                                    1
#define EXPECTED_EN3_SHIFT                                                   14
#define EXPECTED_EN3_MASK                                            0x00004000
#define EXPECTED_EN3_RD(src)                         (((src) & 0x00004000)>>14)
#define EXPECTED_EN3_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define EXPECTED_EN3_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields expected_qid	 */
#define EXPECTED_QID3_WIDTH                                                  10
#define EXPECTED_QID3_SHIFT                                                   0
#define EXPECTED_QID3_MASK                                           0x000003ff
#define EXPECTED_QID3_RD(src)                            (((src) & 0x000003ff))
#define EXPECTED_QID3_WR(src)                       (((u32)(src)) & 0x000003ff)
#define EXPECTED_QID3_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_qm_mboxintr_fifo_threshold	*/ 
/*	 Fields deq_recomb_fifo_full_thrshld	 */
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_WIDTH                                    3
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_SHIFT                                   28
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_MASK                            0x70000000
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_RD(src)         (((src) & 0x70000000)>>28)
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_WR(src)    (((u32)(src)<<28) & 0x70000000)
#define DEQ_RECOMB_FIFO_FULL_THRSHLD_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields deq_recomb_fifo_ram_depth	 */
#define DEQ_RECOMB_FIFO_RAM_DEPTH_WIDTH                                       3
#define DEQ_RECOMB_FIFO_RAM_DEPTH_SHIFT                                      24
#define DEQ_RECOMB_FIFO_RAM_DEPTH_MASK                               0x07000000
#define DEQ_RECOMB_FIFO_RAM_DEPTH_RD(src)            (((src) & 0x07000000)>>24)
#define DEQ_RECOMB_FIFO_RAM_DEPTH_WR(src)       (((u32)(src)<<24) & 0x07000000)
#define DEQ_RECOMB_FIFO_RAM_DEPTH_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields dir_deq_fifo_full_level	 */
#define DIR_DEQ_FIFO_FULL_LEVEL_WIDTH                                         5
#define DIR_DEQ_FIFO_FULL_LEVEL_SHIFT                                        16
#define DIR_DEQ_FIFO_FULL_LEVEL_MASK                                 0x001f0000
#define DIR_DEQ_FIFO_FULL_LEVEL_RD(src)              (((src) & 0x001f0000)>>16)
#define DIR_DEQ_FIFO_FULL_LEVEL_WR(src)         (((u32)(src)<<16) & 0x001f0000)
#define DIR_DEQ_FIFO_FULL_LEVEL_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields mbox_deq_fifo_full_level	 */
#define MBOX_DEQ_FIFO_FULL_LEVEL_WIDTH                                        5
#define MBOX_DEQ_FIFO_FULL_LEVEL_SHIFT                                        8
#define MBOX_DEQ_FIFO_FULL_LEVEL_MASK                                0x00001f00
#define MBOX_DEQ_FIFO_FULL_LEVEL_RD(src)              (((src) & 0x00001f00)>>8)
#define MBOX_DEQ_FIFO_FULL_LEVEL_WR(src)         (((u32)(src)<<8) & 0x00001f00)
#define MBOX_DEQ_FIFO_FULL_LEVEL_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields amareq_afifo_thresh	 */
#define AMAREQ_AFIFO_THRESH_WIDTH                                             2
#define AMAREQ_AFIFO_THRESH_SHIFT                                             4
#define AMAREQ_AFIFO_THRESH_MASK                                     0x00000030
#define AMAREQ_AFIFO_THRESH_RD(src)                   (((src) & 0x00000030)>>4)
#define AMAREQ_AFIFO_THRESH_WR(src)              (((u32)(src)<<4) & 0x00000030)
#define AMAREQ_AFIFO_THRESH_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields amareq_dfifo_thresh	 */
#define AMAREQ_DFIFO_THRESH_WIDTH                                             4
#define AMAREQ_DFIFO_THRESH_SHIFT                                             0
#define AMAREQ_DFIFO_THRESH_MASK                                     0x0000000f
#define AMAREQ_DFIFO_THRESH_RD(src)                      (((src) & 0x0000000f))
#define AMAREQ_DFIFO_THRESH_WR(src)                 (((u32)(src)) & 0x0000000f)
#define AMAREQ_DFIFO_THRESH_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_sab_intr_mbox_baseaddr	*/ 
/*	 Fields addr	 */
#define REGSPEC_ADDR_F64_WIDTH                                               32
#define REGSPEC_ADDR_F64_SHIFT                                                0
#define REGSPEC_ADDR_F64_MASK                                        0xffffffff
#define REGSPEC_ADDR_F64_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_ADDR_F64_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_ADDR_F64_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_sab_intr_mbox	*/ 
/*	 Fields recombination_timer	 */
#define RECOMBINATION_TIMER_WIDTH                                            10
#define RECOMBINATION_TIMER_SHIFT                                            16
#define RECOMBINATION_TIMER_MASK                                     0x03ff0000
#define RECOMBINATION_TIMER_RD(src)                  (((src) & 0x03ff0000)>>16)
#define RECOMBINATION_TIMER_WR(src)             (((u32)(src)<<16) & 0x03ff0000)
#define RECOMBINATION_TIMER_SET(dst,src) \
                      (((dst) & ~0x03ff0000) | (((u32)(src)<<16) & 0x03ff0000))
/*	 Fields axisb_coherent	 */
#define AXISB_COHERENT_WIDTH                                                  1
#define AXISB_COHERENT_SHIFT                                                  8
#define AXISB_COHERENT_MASK                                          0x00000100
#define AXISB_COHERENT_RD(src)                        (((src) & 0x00000100)>>8)
#define AXISB_COHERENT_WR(src)                   (((u32)(src)<<8) & 0x00000100)
#define AXISB_COHERENT_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields axisb_vc	 */
#define AXISB_VC_WIDTH                                                        2
#define AXISB_VC_SHIFT                                                        4
#define AXISB_VC_MASK                                                0x00000030
#define AXISB_VC_RD(src)                              (((src) & 0x00000030)>>4)
#define AXISB_VC_WR(src)                         (((u32)(src)<<4) & 0x00000030)
#define AXISB_VC_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields axisb_stashing	 */
#define AXISB_STASHING_WIDTH                                                  1
#define AXISB_STASHING_SHIFT                                                  0
#define AXISB_STASHING_MASK                                          0x00000001
#define AXISB_STASHING_RD(src)                           (((src) & 0x00000001))
#define AXISB_STASHING_WR(src)                      (((u32)(src)) & 0x00000001)
#define AXISB_STASHING_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_msgwr_errinf	*/ 
/*	 Fields response_code	 */
#define RESPONSE_CODE_F1_WIDTH                                                2
#define RESPONSE_CODE_F1_SHIFT                                               10
#define RESPONSE_CODE_F1_MASK                                        0x00000c00
#define RESPONSE_CODE_F1_RD(src)                     (((src) & 0x00000c00)>>10)
#define RESPONSE_CODE_F1_SET(dst,src) \
                      (((dst) & ~0x00000c00) | (((u32)(src)<<10) & 0x00000c00))
/*	 Fields qid	 */
#define QID_F1_WIDTH                                                         10
#define QID_F1_SHIFT                                                          0
#define QID_F1_MASK                                                  0x000003ff
#define QID_F1_RD(src)                                   (((src) & 0x000003ff))
#define QID_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_qm_msgrd_fifo_threshold0	*/ 
/*	 Fields s0_cmd_fifo_vc2_thresh	 */
#define S0_CMD_FIFO_VC2_THRESH0_WIDTH                                         5
#define S0_CMD_FIFO_VC2_THRESH0_SHIFT                                        16
#define S0_CMD_FIFO_VC2_THRESH0_MASK                                 0x001f0000
#define S0_CMD_FIFO_VC2_THRESH0_RD(src)              (((src) & 0x001f0000)>>16)
#define S0_CMD_FIFO_VC2_THRESH0_WR(src)         (((u32)(src)<<16) & 0x001f0000)
#define S0_CMD_FIFO_VC2_THRESH0_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields s0_cmd_fifo_vc1_thresh	 */
#define S0_CMD_FIFO_VC1_THRESH0_WIDTH                                         5
#define S0_CMD_FIFO_VC1_THRESH0_SHIFT                                         8
#define S0_CMD_FIFO_VC1_THRESH0_MASK                                 0x00001f00
#define S0_CMD_FIFO_VC1_THRESH0_RD(src)               (((src) & 0x00001f00)>>8)
#define S0_CMD_FIFO_VC1_THRESH0_WR(src)          (((u32)(src)<<8) & 0x00001f00)
#define S0_CMD_FIFO_VC1_THRESH0_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields s0_cmd_fifo_vc0_thresh	 */
#define S0_CMD_FIFO_VC0_THRESH0_WIDTH                                         5
#define S0_CMD_FIFO_VC0_THRESH0_SHIFT                                         0
#define S0_CMD_FIFO_VC0_THRESH0_MASK                                 0x0000001f
#define S0_CMD_FIFO_VC0_THRESH0_RD(src)                  (((src) & 0x0000001f))
#define S0_CMD_FIFO_VC0_THRESH0_WR(src)             (((u32)(src)) & 0x0000001f)
#define S0_CMD_FIFO_VC0_THRESH0_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register csr_qm_msgrd_fifo_threshold1	*/ 
/*	 Fields s1_cmd_fifo_vc2_thresh	 */
#define S1_CMD_FIFO_VC2_THRESH1_WIDTH                                         5
#define S1_CMD_FIFO_VC2_THRESH1_SHIFT                                        16
#define S1_CMD_FIFO_VC2_THRESH1_MASK                                 0x001f0000
#define S1_CMD_FIFO_VC2_THRESH1_RD(src)              (((src) & 0x001f0000)>>16)
#define S1_CMD_FIFO_VC2_THRESH1_WR(src)         (((u32)(src)<<16) & 0x001f0000)
#define S1_CMD_FIFO_VC2_THRESH1_SET(dst,src) \
                      (((dst) & ~0x001f0000) | (((u32)(src)<<16) & 0x001f0000))
/*	 Fields s1_cmd_fifo_vc1_thresh	 */
#define S1_CMD_FIFO_VC1_THRESH1_WIDTH                                         5
#define S1_CMD_FIFO_VC1_THRESH1_SHIFT                                         8
#define S1_CMD_FIFO_VC1_THRESH1_MASK                                 0x00001f00
#define S1_CMD_FIFO_VC1_THRESH1_RD(src)               (((src) & 0x00001f00)>>8)
#define S1_CMD_FIFO_VC1_THRESH1_WR(src)          (((u32)(src)<<8) & 0x00001f00)
#define S1_CMD_FIFO_VC1_THRESH1_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields s1_cmd_fifo_vc0_thresh	 */
#define S1_CMD_FIFO_VC0_THRESH1_WIDTH                                         5
#define S1_CMD_FIFO_VC0_THRESH1_SHIFT                                         0
#define S1_CMD_FIFO_VC0_THRESH1_MASK                                 0x0000001f
#define S1_CMD_FIFO_VC0_THRESH1_RD(src)                  (((src) & 0x0000001f))
#define S1_CMD_FIFO_VC0_THRESH1_WR(src)             (((u32)(src)) & 0x0000001f)
#define S1_CMD_FIFO_VC0_THRESH1_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register csr_qm_msgrd_fifo_threshold2	*/ 
/*	 Fields rspqdat_thresh	 */
#define RSPQDAT_THRESH2_WIDTH                                                 7
#define RSPQDAT_THRESH2_SHIFT                                                24
#define RSPQDAT_THRESH2_MASK                                         0x7f000000
#define RSPQDAT_THRESH2_RD(src)                      (((src) & 0x7f000000)>>24)
#define RSPQDAT_THRESH2_WR(src)                 (((u32)(src)<<24) & 0x7f000000)
#define RSPQDAT_THRESH2_SET(dst,src) \
                      (((dst) & ~0x7f000000) | (((u32)(src)<<24) & 0x7f000000))
/*	 Fields s1_rsp_dfifo_vc2_thresh	 */
#define S1_RSP_DFIFO_VC2_THRESH2_WIDTH                                        7
#define S1_RSP_DFIFO_VC2_THRESH2_SHIFT                                       16
#define S1_RSP_DFIFO_VC2_THRESH2_MASK                                0x007f0000
#define S1_RSP_DFIFO_VC2_THRESH2_RD(src)             (((src) & 0x007f0000)>>16)
#define S1_RSP_DFIFO_VC2_THRESH2_WR(src)        (((u32)(src)<<16) & 0x007f0000)
#define S1_RSP_DFIFO_VC2_THRESH2_SET(dst,src) \
                      (((dst) & ~0x007f0000) | (((u32)(src)<<16) & 0x007f0000))
/*	 Fields s1_rsp_dfifo_vc1_thresh	 */
#define S1_RSP_DFIFO_VC1_THRESH2_WIDTH                                        7
#define S1_RSP_DFIFO_VC1_THRESH2_SHIFT                                        8
#define S1_RSP_DFIFO_VC1_THRESH2_MASK                                0x00007f00
#define S1_RSP_DFIFO_VC1_THRESH2_RD(src)              (((src) & 0x00007f00)>>8)
#define S1_RSP_DFIFO_VC1_THRESH2_WR(src)         (((u32)(src)<<8) & 0x00007f00)
#define S1_RSP_DFIFO_VC1_THRESH2_SET(dst,src) \
                       (((dst) & ~0x00007f00) | (((u32)(src)<<8) & 0x00007f00))
/*	 Fields s1_rsp_dfifo_vc0_thresh	 */
#define S1_RSP_DFIFO_VC0_THRESH2_WIDTH                                        7
#define S1_RSP_DFIFO_VC0_THRESH2_SHIFT                                        0
#define S1_RSP_DFIFO_VC0_THRESH2_MASK                                0x0000007f
#define S1_RSP_DFIFO_VC0_THRESH2_RD(src)                 (((src) & 0x0000007f))
#define S1_RSP_DFIFO_VC0_THRESH2_WR(src)            (((u32)(src)) & 0x0000007f)
#define S1_RSP_DFIFO_VC0_THRESH2_SET(dst,src) \
                          (((dst) & ~0x0000007f) | (((u32)(src)) & 0x0000007f))

/*	Register csr_qm_msgrd_fifo_sts	*/ 
/*	 Fields rspqdat_empty	 */
#define RSPQDAT_EMPTY_WIDTH                                                   1
#define RSPQDAT_EMPTY_SHIFT                                                   9
#define RSPQDAT_EMPTY_MASK                                           0x00000200
#define RSPQDAT_EMPTY_RD(src)                         (((src) & 0x00000200)>>9)
#define RSPQDAT_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields s1_rsp_dfifo_vc2_empty	 */
#define S1_RSP_DFIFO_VC2_EMPTY_WIDTH                                          1
#define S1_RSP_DFIFO_VC2_EMPTY_SHIFT                                          8
#define S1_RSP_DFIFO_VC2_EMPTY_MASK                                  0x00000100
#define S1_RSP_DFIFO_VC2_EMPTY_RD(src)                (((src) & 0x00000100)>>8)
#define S1_RSP_DFIFO_VC2_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields s1_rsp_dfifo_vc1_empty	 */
#define S1_RSP_DFIFO_VC1_EMPTY_WIDTH                                          1
#define S1_RSP_DFIFO_VC1_EMPTY_SHIFT                                          7
#define S1_RSP_DFIFO_VC1_EMPTY_MASK                                  0x00000080
#define S1_RSP_DFIFO_VC1_EMPTY_RD(src)                (((src) & 0x00000080)>>7)
#define S1_RSP_DFIFO_VC1_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields s1_rsp_dfifo_vc0_empty	 */
#define S1_RSP_DFIFO_VC0_EMPTY_WIDTH                                          1
#define S1_RSP_DFIFO_VC0_EMPTY_SHIFT                                          6
#define S1_RSP_DFIFO_VC0_EMPTY_MASK                                  0x00000040
#define S1_RSP_DFIFO_VC0_EMPTY_RD(src)                (((src) & 0x00000040)>>6)
#define S1_RSP_DFIFO_VC0_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields s1_cmd_fifo_vc2_empty	 */
#define S1_CMD_FIFO_VC2_EMPTY_WIDTH                                           1
#define S1_CMD_FIFO_VC2_EMPTY_SHIFT                                           5
#define S1_CMD_FIFO_VC2_EMPTY_MASK                                   0x00000020
#define S1_CMD_FIFO_VC2_EMPTY_RD(src)                 (((src) & 0x00000020)>>5)
#define S1_CMD_FIFO_VC2_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields s1_cmd_fifo_vc1_empty	 */
#define S1_CMD_FIFO_VC1_EMPTY_WIDTH                                           1
#define S1_CMD_FIFO_VC1_EMPTY_SHIFT                                           4
#define S1_CMD_FIFO_VC1_EMPTY_MASK                                   0x00000010
#define S1_CMD_FIFO_VC1_EMPTY_RD(src)                 (((src) & 0x00000010)>>4)
#define S1_CMD_FIFO_VC1_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields s1_cmd_fifo_vc0_empty	 */
#define S1_CMD_FIFO_VC0_EMPTY_WIDTH                                           1
#define S1_CMD_FIFO_VC0_EMPTY_SHIFT                                           3
#define S1_CMD_FIFO_VC0_EMPTY_MASK                                   0x00000008
#define S1_CMD_FIFO_VC0_EMPTY_RD(src)                 (((src) & 0x00000008)>>3)
#define S1_CMD_FIFO_VC0_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields s0_cmd_fifo_vc2_empty	 */
#define S0_CMD_FIFO_VC2_EMPTY_WIDTH                                           1
#define S0_CMD_FIFO_VC2_EMPTY_SHIFT                                           2
#define S0_CMD_FIFO_VC2_EMPTY_MASK                                   0x00000004
#define S0_CMD_FIFO_VC2_EMPTY_RD(src)                 (((src) & 0x00000004)>>2)
#define S0_CMD_FIFO_VC2_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields s0_cmd_fifo_vc1_empty	 */
#define S0_CMD_FIFO_VC1_EMPTY_WIDTH                                           1
#define S0_CMD_FIFO_VC1_EMPTY_SHIFT                                           1
#define S0_CMD_FIFO_VC1_EMPTY_MASK                                   0x00000002
#define S0_CMD_FIFO_VC1_EMPTY_RD(src)                 (((src) & 0x00000002)>>1)
#define S0_CMD_FIFO_VC1_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields s0_cmd_fifo_vc0_empty	 */
#define S0_CMD_FIFO_VC0_EMPTY_WIDTH                                           1
#define S0_CMD_FIFO_VC0_EMPTY_SHIFT                                           0
#define S0_CMD_FIFO_VC0_EMPTY_MASK                                   0x00000001
#define S0_CMD_FIFO_VC0_EMPTY_RD(src)                    (((src) & 0x00000001))
#define S0_CMD_FIFO_VC0_EMPTY_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_qm_msgwr_fifo_threshold0	*/ 
/*	 Fields wdat_fifo_thresh	 */
#define WDAT_FIFO_THRESH0_WIDTH                                               4
#define WDAT_FIFO_THRESH0_SHIFT                                               8
#define WDAT_FIFO_THRESH0_MASK                                       0x00000f00
#define WDAT_FIFO_THRESH0_RD(src)                     (((src) & 0x00000f00)>>8)
#define WDAT_FIFO_THRESH0_WR(src)                (((u32)(src)<<8) & 0x00000f00)
#define WDAT_FIFO_THRESH0_SET(dst,src) \
                       (((dst) & ~0x00000f00) | (((u32)(src)<<8) & 0x00000f00))
/*	 Fields awreq_fifo_thresh	 */
#define AWREQ_FIFO_THRESH0_WIDTH                                              4
#define AWREQ_FIFO_THRESH0_SHIFT                                              0
#define AWREQ_FIFO_THRESH0_MASK                                      0x0000000f
#define AWREQ_FIFO_THRESH0_RD(src)                       (((src) & 0x0000000f))
#define AWREQ_FIFO_THRESH0_WR(src)                  (((u32)(src)) & 0x0000000f)
#define AWREQ_FIFO_THRESH0_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_qm_msgwr_fifo_sts	*/ 
/*	 Fields wdat_fifo_empty	 */
#define WDAT_FIFO_EMPTY_WIDTH                                                 1
#define WDAT_FIFO_EMPTY_SHIFT                                                 1
#define WDAT_FIFO_EMPTY_MASK                                         0x00000002
#define WDAT_FIFO_EMPTY_RD(src)                       (((src) & 0x00000002)>>1)
#define WDAT_FIFO_EMPTY_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields awreq_fifo_empty	 */
#define AWREQ_FIFO_EMPTY_WIDTH                                                1
#define AWREQ_FIFO_EMPTY_SHIFT                                                0
#define AWREQ_FIFO_EMPTY_MASK                                        0x00000001
#define AWREQ_FIFO_EMPTY_RD(src)                         (((src) & 0x00000001))
#define AWREQ_FIFO_EMPTY_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_msg_intr_timer	*/ 
/*	 Fields cnt	 */
#define REGSPEC_CNT_WIDTH                                                     3
#define REGSPEC_CNT_SHIFT                                                     0
#define REGSPEC_CNT_MASK                                             0x00000007
#define REGSPEC_CNT_RD(src)                              (((src) & 0x00000007))
#define REGSPEC_CNT_WR(src)                         (((u32)(src)) & 0x00000007)
#define REGSPEC_CNT_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register csr_qm_pervm_mbox_temp_buffer_sts	*/ 
/*	 Fields temp_buffer_empty	 */
#define TEMP_BUFFER_EMPTY_WIDTH                                              32
#define TEMP_BUFFER_EMPTY_SHIFT                                               0
#define TEMP_BUFFER_EMPTY_MASK                                       0xffffffff
#define TEMP_BUFFER_EMPTY_RD(src)                        (((src) & 0xffffffff))
#define TEMP_BUFFER_EMPTY_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_qm_sab_intr_msg_fifo_sts	*/ 
/*	 Fields sab_msg_fifo_empty	 */
#define SAB_MSG_FIFO_EMPTY_WIDTH                                              1
#define SAB_MSG_FIFO_EMPTY_SHIFT                                              0
#define SAB_MSG_FIFO_EMPTY_MASK                                      0x00000001
#define SAB_MSG_FIFO_EMPTY_RD(src)                       (((src) & 0x00000001))
#define SAB_MSG_FIFO_EMPTY_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_sab_intr_fifo_threshold	*/ 
/*	 Fields bresp_fifo_full_thrshld	 */
#define BRESP_FIFO_FULL_THRSHLD_WIDTH                                         6
#define BRESP_FIFO_FULL_THRSHLD_SHIFT                                         8
#define BRESP_FIFO_FULL_THRSHLD_MASK                                 0x00003f00
#define BRESP_FIFO_FULL_THRSHLD_RD(src)               (((src) & 0x00003f00)>>8)
#define BRESP_FIFO_FULL_THRSHLD_WR(src)          (((u32)(src)<<8) & 0x00003f00)
#define BRESP_FIFO_FULL_THRSHLD_SET(dst,src) \
                       (((dst) & ~0x00003f00) | (((u32)(src)<<8) & 0x00003f00))
/*	 Fields recomb_fifo_ram_depth	 */
#define RECOMB_FIFO_RAM_DEPTH_WIDTH                                           4
#define RECOMB_FIFO_RAM_DEPTH_SHIFT                                           4
#define RECOMB_FIFO_RAM_DEPTH_MASK                                   0x000000f0
#define RECOMB_FIFO_RAM_DEPTH_RD(src)                 (((src) & 0x000000f0)>>4)
#define RECOMB_FIFO_RAM_DEPTH_WR(src)            (((u32)(src)<<4) & 0x000000f0)
#define RECOMB_FIFO_RAM_DEPTH_SET(dst,src) \
                       (((dst) & ~0x000000f0) | (((u32)(src)<<4) & 0x000000f0))
/*	 Fields recomb_fifo_full_thrshld	 */
#define RECOMB_FIFO_FULL_THRSHLD_WIDTH                                        4
#define RECOMB_FIFO_FULL_THRSHLD_SHIFT                                        0
#define RECOMB_FIFO_FULL_THRSHLD_MASK                                0x0000000f
#define RECOMB_FIFO_FULL_THRSHLD_RD(src)                 (((src) & 0x0000000f))
#define RECOMB_FIFO_FULL_THRSHLD_WR(src)            (((u32)(src)) & 0x0000000f)
#define RECOMB_FIFO_FULL_THRSHLD_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register csr_high_throughput	*/ 
/*	 Fields qstate_en	 */
#define QSTATE_EN_WIDTH                                                       1
#define QSTATE_EN_SHIFT                                                       1
#define QSTATE_EN_MASK                                               0x00000002
#define QSTATE_EN_RD(src)                             (((src) & 0x00000002)>>1)
#define QSTATE_EN_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define QSTATE_EN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields acr_en	 */
#define ACR_EN_WIDTH                                                          1
#define ACR_EN_SHIFT                                                          0
#define ACR_EN_MASK                                                  0x00000001
#define ACR_EN_RD(src)                                   (((src) & 0x00000001))
#define ACR_EN_WR(src)                              (((u32)(src)) & 0x00000001)
#define ACR_EN_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pbm_fifo_threshold	*/ 
/*	 Fields decrement_msg_fifo_threshold	 */
#define DECREMENT_MSG_FIFO_THRESHOLD_WIDTH                                    5
#define DECREMENT_MSG_FIFO_THRESHOLD_SHIFT                                    0
#define DECREMENT_MSG_FIFO_THRESHOLD_MASK                            0x0000001f
#define DECREMENT_MSG_FIFO_THRESHOLD_RD(src)             (((src) & 0x0000001f))
#define DECREMENT_MSG_FIFO_THRESHOLD_WR(src)        (((u32)(src)) & 0x0000001f)
#define DECREMENT_MSG_FIFO_THRESHOLD_SET(dst,src) \
                          (((dst) & ~0x0000001f) | (((u32)(src)) & 0x0000001f))

/*	Register csr_mboxintr_errinf	*/ 
/*	 Fields interrupt_line_faulty_intrclr	 */
#define INTERRUPT_LINE_FAULTY_INTRCLR_WIDTH                                   6
#define INTERRUPT_LINE_FAULTY_INTRCLR_SHIFT                                   8
#define INTERRUPT_LINE_FAULTY_INTRCLR_MASK                           0x00003f00
#define INTERRUPT_LINE_FAULTY_INTRCLR_RD(src)         (((src) & 0x00003f00)>>8)
#define INTERRUPT_LINE_FAULTY_INTRCLR_SET(dst,src) \
                       (((dst) & ~0x00003f00) | (((u32)(src)<<8) & 0x00003f00))
/*	 Fields interrupt_line	 */
#define INTERRUPT_LINE_WIDTH                                                  6
#define INTERRUPT_LINE_SHIFT                                                  0
#define INTERRUPT_LINE_MASK                                          0x0000003f
#define INTERRUPT_LINE_RD(src)                           (((src) & 0x0000003f))
#define INTERRUPT_LINE_SET(dst,src) \
                          (((dst) & ~0x0000003f) | (((u32)(src)) & 0x0000003f))

/*	Register csr_msgrd_errinf1	*/ 
/*	 Fields response_code	 */
#define RESPONSE_CODE1_WIDTH                                                  2
#define RESPONSE_CODE1_SHIFT                                                 10
#define RESPONSE_CODE1_MASK                                          0x00000c00
#define RESPONSE_CODE1_RD(src)                       (((src) & 0x00000c00)>>10)
#define RESPONSE_CODE1_SET(dst,src) \
                      (((dst) & ~0x00000c00) | (((u32)(src)<<10) & 0x00000c00))
/*	 Fields push_slvid	 */
#define PUSH_SLVID1_WIDTH                                                     4
#define PUSH_SLVID1_SHIFT                                                     6
#define PUSH_SLVID1_MASK                                             0x000003c0
#define PUSH_SLVID1_RD(src)                           (((src) & 0x000003c0)>>6)
#define PUSH_SLVID1_SET(dst,src) \
                       (((dst) & ~0x000003c0) | (((u32)(src)<<6) & 0x000003c0))
/*	 Fields push_pbn	 */
#define PUSH_PBN1_WIDTH                                                       6
#define PUSH_PBN1_SHIFT                                                       0
#define PUSH_PBN1_MASK                                               0x0000003f
#define PUSH_PBN1_RD(src)                                (((src) & 0x0000003f))
#define PUSH_PBN1_SET(dst,src) \
                          (((dst) & ~0x0000003f) | (((u32)(src)) & 0x0000003f))

/*	Register csr_acr_errinf	*/ 
/*	 Fields response_code	 */
#define RESPONSE_CODE_F2_WIDTH                                                2
#define RESPONSE_CODE_F2_SHIFT                                               13
#define RESPONSE_CODE_F2_MASK                                        0x00006000
#define RESPONSE_CODE_F2_RD(src)                     (((src) & 0x00006000)>>13)
#define RESPONSE_CODE_F2_SET(dst,src) \
                      (((dst) & ~0x00006000) | (((u32)(src)<<13) & 0x00006000))
/*	 Fields mbox_number	 */
#define MBOX_NUMBER_WIDTH                                                     5
#define MBOX_NUMBER_SHIFT                                                     8
#define MBOX_NUMBER_MASK                                             0x00001f00
#define MBOX_NUMBER_RD(src)                           (((src) & 0x00001f00)>>8)
#define MBOX_NUMBER_SET(dst,src) \
                       (((dst) & ~0x00001f00) | (((u32)(src)<<8) & 0x00001f00))
/*	 Fields slot_number	 */
#define SLOT_NUMBER_WIDTH                                                     8
#define SLOT_NUMBER_SHIFT                                                     0
#define SLOT_NUMBER_MASK                                             0x000000ff
#define SLOT_NUMBER_RD(src)                              (((src) & 0x000000ff))
#define SLOT_NUMBER_SET(dst,src) \
                          (((dst) & ~0x000000ff) | (((u32)(src)) & 0x000000ff))

/*	Register csr_pervm_errinf_0	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET0_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET0_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET0_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET0_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET0_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND0_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND0_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND0_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND0_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND0_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET0_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET0_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET0_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET0_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET0_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND0_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND0_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND0_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND0_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND0_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR0_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR0_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR0_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR0_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR0_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID0_WIDTH                                                           10
#define QID0_SHIFT                                                            0
#define QID0_MASK                                                    0x000003ff
#define QID0_RD(src)                                     (((src) & 0x000003ff))
#define QID0_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_1	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET1_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET1_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET1_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET1_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND1_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND1_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND1_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND1_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET1_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET1_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET1_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET1_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND1_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND1_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND1_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND1_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR1_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR1_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR1_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR1_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID1_WIDTH                                                           10
#define QID1_SHIFT                                                            0
#define QID1_MASK                                                    0x000003ff
#define QID1_RD(src)                                     (((src) & 0x000003ff))
#define QID1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_2	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET2_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET2_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET2_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET2_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND2_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND2_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND2_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND2_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET2_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET2_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET2_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET2_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND2_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND2_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND2_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND2_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR2_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR2_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR2_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR2_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID2_WIDTH                                                           10
#define QID2_SHIFT                                                            0
#define QID2_MASK                                                    0x000003ff
#define QID2_RD(src)                                     (((src) & 0x000003ff))
#define QID2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_3	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET3_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET3_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET3_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET3_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET3_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND3_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND3_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND3_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND3_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND3_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET3_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET3_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET3_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET3_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET3_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND3_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND3_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND3_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND3_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND3_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR3_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR3_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR3_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR3_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR3_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID3_WIDTH                                                           10
#define QID3_SHIFT                                                            0
#define QID3_MASK                                                    0x000003ff
#define QID3_RD(src)                                     (((src) & 0x000003ff))
#define QID3_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_4	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET4_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET4_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET4_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET4_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET4_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND4_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND4_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND4_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND4_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND4_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET4_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET4_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET4_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET4_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET4_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND4_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND4_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND4_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND4_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND4_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR4_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR4_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR4_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR4_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR4_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID4_WIDTH                                                           10
#define QID4_SHIFT                                                            0
#define QID4_MASK                                                    0x000003ff
#define QID4_RD(src)                                     (((src) & 0x000003ff))
#define QID4_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_5	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET5_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET5_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET5_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET5_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET5_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND5_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND5_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND5_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND5_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND5_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET5_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET5_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET5_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET5_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET5_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND5_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND5_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND5_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND5_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND5_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR5_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR5_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR5_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR5_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR5_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID5_WIDTH                                                           10
#define QID5_SHIFT                                                            0
#define QID5_MASK                                                    0x000003ff
#define QID5_RD(src)                                     (((src) & 0x000003ff))
#define QID5_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_6	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET6_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET6_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET6_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET6_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET6_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND6_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND6_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND6_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND6_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND6_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET6_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET6_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET6_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET6_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET6_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND6_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND6_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND6_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND6_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND6_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR6_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR6_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR6_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR6_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR6_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID6_WIDTH                                                           10
#define QID6_SHIFT                                                            0
#define QID6_MASK                                                    0x000003ff
#define QID6_RD(src)                                     (((src) & 0x000003ff))
#define QID6_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_7	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET7_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET7_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET7_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET7_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET7_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND7_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND7_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND7_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND7_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND7_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET7_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET7_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET7_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET7_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET7_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND7_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND7_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND7_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND7_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND7_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR7_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR7_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR7_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR7_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR7_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID7_WIDTH                                                           10
#define QID7_SHIFT                                                            0
#define QID7_MASK                                                    0x000003ff
#define QID7_RD(src)                                     (((src) & 0x000003ff))
#define QID7_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_8	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET8_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET8_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET8_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET8_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET8_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND8_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND8_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND8_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND8_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND8_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET8_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET8_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET8_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET8_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET8_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND8_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND8_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND8_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND8_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND8_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR8_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR8_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR8_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR8_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR8_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID8_WIDTH                                                           10
#define QID8_SHIFT                                                            0
#define QID8_MASK                                                    0x000003ff
#define QID8_RD(src)                                     (((src) & 0x000003ff))
#define QID8_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_9	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET9_WIDTH                                          1
#define DIR_DEQ_BLOCK_NOT_SET9_SHIFT                                         16
#define DIR_DEQ_BLOCK_NOT_SET9_MASK                                  0x00010000
#define DIR_DEQ_BLOCK_NOT_SET9_RD(src)               (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET9_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND9_WIDTH                                          1
#define DIR_DEQ_QID_NOT_FOUND9_SHIFT                                         15
#define DIR_DEQ_QID_NOT_FOUND9_MASK                                  0x00008000
#define DIR_DEQ_QID_NOT_FOUND9_RD(src)               (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND9_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET9_WIDTH                                          1
#define MBOXDEQ_BLOCK_NOT_SET9_SHIFT                                         14
#define MBOXDEQ_BLOCK_NOT_SET9_MASK                                  0x00004000
#define MBOXDEQ_BLOCK_NOT_SET9_RD(src)               (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET9_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND9_WIDTH                                          1
#define MBOXDEQ_QID_NOT_FOUND9_SHIFT                                         13
#define MBOXDEQ_QID_NOT_FOUND9_MASK                                  0x00002000
#define MBOXDEQ_QID_NOT_FOUND9_RD(src)               (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND9_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR9_WIDTH                                          1
#define BACK_TO_BACK_INTR_CLR9_SHIFT                                         12
#define BACK_TO_BACK_INTR_CLR9_MASK                                  0x00001000
#define BACK_TO_BACK_INTR_CLR9_RD(src)               (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR9_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID9_WIDTH                                                           10
#define QID9_SHIFT                                                            0
#define QID9_MASK                                                    0x000003ff
#define QID9_RD(src)                                     (((src) & 0x000003ff))
#define QID9_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_10	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET0_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET0_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET0_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET0_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET0_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND0_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND0_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND0_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND0_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND0_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET0_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET0_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET0_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET0_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET0_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND0_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND0_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND0_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND0_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND0_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR0_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR0_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR0_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR0_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR0_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID0_F1_WIDTH                                                        10
#define QID0_F1_SHIFT                                                         0
#define QID0_F1_MASK                                                 0x000003ff
#define QID0_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID0_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_11	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET1_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET1_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET1_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET1_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET1_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND1_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND1_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND1_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND1_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND1_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET1_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET1_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET1_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET1_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET1_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND1_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND1_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND1_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND1_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND1_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR1_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR1_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR1_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR1_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR1_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID1_F1_WIDTH                                                        10
#define QID1_F1_SHIFT                                                         0
#define QID1_F1_MASK                                                 0x000003ff
#define QID1_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID1_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_12	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET2_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET2_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET2_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET2_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET2_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND2_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND2_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND2_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND2_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND2_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET2_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET2_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET2_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET2_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET2_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND2_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND2_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND2_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND2_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND2_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR2_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR2_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR2_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR2_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR2_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID2_F1_WIDTH                                                        10
#define QID2_F1_SHIFT                                                         0
#define QID2_F1_MASK                                                 0x000003ff
#define QID2_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID2_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_13	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET3_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET3_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET3_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET3_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET3_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND3_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND3_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND3_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND3_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND3_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET3_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET3_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET3_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET3_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET3_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND3_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND3_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND3_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND3_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND3_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR3_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR3_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR3_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR3_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR3_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID3_F1_WIDTH                                                        10
#define QID3_F1_SHIFT                                                         0
#define QID3_F1_MASK                                                 0x000003ff
#define QID3_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID3_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_14	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET4_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET4_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET4_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET4_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET4_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND4_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND4_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND4_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND4_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND4_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET4_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET4_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET4_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET4_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET4_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND4_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND4_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND4_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND4_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND4_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR4_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR4_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR4_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR4_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR4_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID4_F1_WIDTH                                                        10
#define QID4_F1_SHIFT                                                         0
#define QID4_F1_MASK                                                 0x000003ff
#define QID4_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID4_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_15	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET5_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET5_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET5_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET5_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET5_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND5_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND5_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND5_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND5_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND5_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET5_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET5_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET5_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET5_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET5_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND5_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND5_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND5_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND5_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND5_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR5_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR5_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR5_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR5_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR5_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID5_F1_WIDTH                                                        10
#define QID5_F1_SHIFT                                                         0
#define QID5_F1_MASK                                                 0x000003ff
#define QID5_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID5_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_16	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET6_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET6_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET6_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET6_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET6_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND6_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND6_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND6_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND6_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND6_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET6_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET6_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET6_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET6_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET6_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND6_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND6_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND6_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND6_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND6_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR6_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR6_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR6_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR6_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR6_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID6_F1_WIDTH                                                        10
#define QID6_F1_SHIFT                                                         0
#define QID6_F1_MASK                                                 0x000003ff
#define QID6_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID6_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_17	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET7_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET7_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET7_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET7_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET7_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND7_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND7_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND7_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND7_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND7_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET7_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET7_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET7_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET7_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET7_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND7_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND7_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND7_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND7_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND7_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR7_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR7_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR7_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR7_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR7_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID7_F1_WIDTH                                                        10
#define QID7_F1_SHIFT                                                         0
#define QID7_F1_MASK                                                 0x000003ff
#define QID7_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID7_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_18	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET8_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET8_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET8_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET8_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET8_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND8_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND8_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND8_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND8_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND8_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET8_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET8_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET8_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET8_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET8_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND8_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND8_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND8_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND8_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND8_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR8_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR8_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR8_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR8_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR8_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID8_F1_WIDTH                                                        10
#define QID8_F1_SHIFT                                                         0
#define QID8_F1_MASK                                                 0x000003ff
#define QID8_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID8_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_19	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET9_F1_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET9_F1_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET9_F1_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET9_F1_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET9_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND9_F1_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND9_F1_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND9_F1_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND9_F1_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND9_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET9_F1_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET9_F1_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET9_F1_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET9_F1_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET9_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND9_F1_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND9_F1_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND9_F1_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND9_F1_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND9_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR9_F1_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR9_F1_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR9_F1_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR9_F1_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR9_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID9_F1_WIDTH                                                        10
#define QID9_F1_SHIFT                                                         0
#define QID9_F1_MASK                                                 0x000003ff
#define QID9_F1_RD(src)                                  (((src) & 0x000003ff))
#define QID9_F1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_20	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET0_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET0_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET0_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET0_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET0_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND0_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND0_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND0_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND0_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND0_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET0_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET0_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET0_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET0_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET0_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND0_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND0_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND0_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND0_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND0_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR0_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR0_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR0_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR0_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR0_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID0_F2_WIDTH                                                        10
#define QID0_F2_SHIFT                                                         0
#define QID0_F2_MASK                                                 0x000003ff
#define QID0_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID0_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_21	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET1_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET1_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET1_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET1_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET1_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND1_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND1_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND1_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND1_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND1_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET1_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET1_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET1_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET1_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET1_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND1_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND1_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND1_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND1_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND1_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR1_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR1_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR1_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR1_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR1_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID1_F2_WIDTH                                                        10
#define QID1_F2_SHIFT                                                         0
#define QID1_F2_MASK                                                 0x000003ff
#define QID1_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID1_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_22	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET2_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET2_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET2_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET2_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET2_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND2_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND2_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND2_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND2_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND2_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET2_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET2_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET2_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET2_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET2_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND2_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND2_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND2_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND2_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND2_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR2_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR2_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR2_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR2_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR2_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID2_F2_WIDTH                                                        10
#define QID2_F2_SHIFT                                                         0
#define QID2_F2_MASK                                                 0x000003ff
#define QID2_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID2_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_23	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET3_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET3_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET3_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET3_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET3_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND3_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND3_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND3_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND3_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND3_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET3_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET3_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET3_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET3_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET3_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND3_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND3_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND3_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND3_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND3_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR3_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR3_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR3_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR3_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR3_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID3_F2_WIDTH                                                        10
#define QID3_F2_SHIFT                                                         0
#define QID3_F2_MASK                                                 0x000003ff
#define QID3_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID3_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_24	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET4_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET4_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET4_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET4_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET4_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND4_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND4_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND4_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND4_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND4_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET4_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET4_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET4_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET4_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET4_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND4_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND4_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND4_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND4_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND4_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR4_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR4_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR4_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR4_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR4_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID4_F2_WIDTH                                                        10
#define QID4_F2_SHIFT                                                         0
#define QID4_F2_MASK                                                 0x000003ff
#define QID4_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID4_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_25	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET5_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET5_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET5_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET5_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET5_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND5_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND5_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND5_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND5_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND5_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET5_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET5_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET5_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET5_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET5_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND5_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND5_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND5_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND5_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND5_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR5_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR5_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR5_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR5_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR5_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID5_F2_WIDTH                                                        10
#define QID5_F2_SHIFT                                                         0
#define QID5_F2_MASK                                                 0x000003ff
#define QID5_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID5_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_26	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET6_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET6_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET6_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET6_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET6_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND6_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND6_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND6_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND6_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND6_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET6_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET6_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET6_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET6_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET6_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND6_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND6_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND6_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND6_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND6_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR6_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR6_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR6_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR6_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR6_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID6_F2_WIDTH                                                        10
#define QID6_F2_SHIFT                                                         0
#define QID6_F2_MASK                                                 0x000003ff
#define QID6_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID6_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_27	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET7_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET7_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET7_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET7_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET7_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND7_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND7_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND7_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND7_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND7_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET7_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET7_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET7_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET7_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET7_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND7_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND7_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND7_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND7_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND7_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR7_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR7_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR7_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR7_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR7_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID7_F2_WIDTH                                                        10
#define QID7_F2_SHIFT                                                         0
#define QID7_F2_MASK                                                 0x000003ff
#define QID7_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID7_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_28	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET8_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET8_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET8_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET8_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET8_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND8_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND8_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND8_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND8_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND8_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET8_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET8_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET8_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET8_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET8_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND8_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND8_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND8_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND8_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND8_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR8_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR8_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR8_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR8_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR8_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID8_F2_WIDTH                                                        10
#define QID8_F2_SHIFT                                                         0
#define QID8_F2_MASK                                                 0x000003ff
#define QID8_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID8_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_29	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET9_F2_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET9_F2_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET9_F2_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET9_F2_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET9_F2_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND9_F2_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND9_F2_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND9_F2_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND9_F2_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND9_F2_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET9_F2_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET9_F2_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET9_F2_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET9_F2_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET9_F2_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND9_F2_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND9_F2_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND9_F2_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND9_F2_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND9_F2_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR9_F2_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR9_F2_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR9_F2_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR9_F2_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR9_F2_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID9_F2_WIDTH                                                        10
#define QID9_F2_SHIFT                                                         0
#define QID9_F2_MASK                                                 0x000003ff
#define QID9_F2_RD(src)                                  (((src) & 0x000003ff))
#define QID9_F2_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_30	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET0_F3_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET0_F3_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET0_F3_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET0_F3_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET0_F3_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND0_F3_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND0_F3_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND0_F3_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND0_F3_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND0_F3_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET0_F3_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET0_F3_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET0_F3_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET0_F3_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET0_F3_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND0_F3_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND0_F3_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND0_F3_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND0_F3_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND0_F3_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR0_F3_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR0_F3_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR0_F3_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR0_F3_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR0_F3_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID0_F3_WIDTH                                                        10
#define QID0_F3_SHIFT                                                         0
#define QID0_F3_MASK                                                 0x000003ff
#define QID0_F3_RD(src)                                  (((src) & 0x000003ff))
#define QID0_F3_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_errinf_31	*/ 
/*	 Fields dir_deq_block_not_set	 */
#define DIR_DEQ_BLOCK_NOT_SET1_F3_WIDTH                                       1
#define DIR_DEQ_BLOCK_NOT_SET1_F3_SHIFT                                      16
#define DIR_DEQ_BLOCK_NOT_SET1_F3_MASK                               0x00010000
#define DIR_DEQ_BLOCK_NOT_SET1_F3_RD(src)            (((src) & 0x00010000)>>16)
#define DIR_DEQ_BLOCK_NOT_SET1_F3_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields dir_deq_qid_not_found	 */
#define DIR_DEQ_QID_NOT_FOUND1_F3_WIDTH                                       1
#define DIR_DEQ_QID_NOT_FOUND1_F3_SHIFT                                      15
#define DIR_DEQ_QID_NOT_FOUND1_F3_MASK                               0x00008000
#define DIR_DEQ_QID_NOT_FOUND1_F3_RD(src)            (((src) & 0x00008000)>>15)
#define DIR_DEQ_QID_NOT_FOUND1_F3_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields mboxdeq_block_not_set	 */
#define MBOXDEQ_BLOCK_NOT_SET1_F3_WIDTH                                       1
#define MBOXDEQ_BLOCK_NOT_SET1_F3_SHIFT                                      14
#define MBOXDEQ_BLOCK_NOT_SET1_F3_MASK                               0x00004000
#define MBOXDEQ_BLOCK_NOT_SET1_F3_RD(src)            (((src) & 0x00004000)>>14)
#define MBOXDEQ_BLOCK_NOT_SET1_F3_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields mboxdeq_qid_not_found	 */
#define MBOXDEQ_QID_NOT_FOUND1_F3_WIDTH                                       1
#define MBOXDEQ_QID_NOT_FOUND1_F3_SHIFT                                      13
#define MBOXDEQ_QID_NOT_FOUND1_F3_MASK                               0x00002000
#define MBOXDEQ_QID_NOT_FOUND1_F3_RD(src)            (((src) & 0x00002000)>>13)
#define MBOXDEQ_QID_NOT_FOUND1_F3_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields back_to_back_intr_clr	 */
#define BACK_TO_BACK_INTR_CLR1_F3_WIDTH                                       1
#define BACK_TO_BACK_INTR_CLR1_F3_SHIFT                                      12
#define BACK_TO_BACK_INTR_CLR1_F3_MASK                               0x00001000
#define BACK_TO_BACK_INTR_CLR1_F3_RD(src)            (((src) & 0x00001000)>>12)
#define BACK_TO_BACK_INTR_CLR1_F3_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields qid	 */
#define QID1_F3_WIDTH                                                        10
#define QID1_F3_SHIFT                                                         0
#define QID1_F3_MASK                                                 0x000003ff
#define QID1_F3_RD(src)                                  (((src) & 0x000003ff))
#define QID1_F3_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register csr_pervm_faulty_intrclr	*/ 
/*	 Fields intr_line_31	 */
#define INTR_LINE_31_WIDTH                                                    1
#define INTR_LINE_31_SHIFT                                                   31
#define INTR_LINE_31_MASK                                            0x80000000
#define INTR_LINE_31_RD(src)                         (((src) & 0x80000000)>>31)
#define INTR_LINE_31_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define INTR_LINE_31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields intr_line_30	 */
#define INTR_LINE_30_WIDTH                                                    1
#define INTR_LINE_30_SHIFT                                                   30
#define INTR_LINE_30_MASK                                            0x40000000
#define INTR_LINE_30_RD(src)                         (((src) & 0x40000000)>>30)
#define INTR_LINE_30_WR(src)                    (((u32)(src)<<30) & 0x40000000)
#define INTR_LINE_30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields intr_line_29	 */
#define INTR_LINE_29_WIDTH                                                    1
#define INTR_LINE_29_SHIFT                                                   29
#define INTR_LINE_29_MASK                                            0x20000000
#define INTR_LINE_29_RD(src)                         (((src) & 0x20000000)>>29)
#define INTR_LINE_29_WR(src)                    (((u32)(src)<<29) & 0x20000000)
#define INTR_LINE_29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields intr_line_28	 */
#define INTR_LINE_28_WIDTH                                                    1
#define INTR_LINE_28_SHIFT                                                   28
#define INTR_LINE_28_MASK                                            0x10000000
#define INTR_LINE_28_RD(src)                         (((src) & 0x10000000)>>28)
#define INTR_LINE_28_WR(src)                    (((u32)(src)<<28) & 0x10000000)
#define INTR_LINE_28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields intr_line_27	 */
#define INTR_LINE_27_WIDTH                                                    1
#define INTR_LINE_27_SHIFT                                                   27
#define INTR_LINE_27_MASK                                            0x08000000
#define INTR_LINE_27_RD(src)                         (((src) & 0x08000000)>>27)
#define INTR_LINE_27_WR(src)                    (((u32)(src)<<27) & 0x08000000)
#define INTR_LINE_27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields intr_line_26	 */
#define INTR_LINE_26_WIDTH                                                    1
#define INTR_LINE_26_SHIFT                                                   26
#define INTR_LINE_26_MASK                                            0x04000000
#define INTR_LINE_26_RD(src)                         (((src) & 0x04000000)>>26)
#define INTR_LINE_26_WR(src)                    (((u32)(src)<<26) & 0x04000000)
#define INTR_LINE_26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields intr_line_25	 */
#define INTR_LINE_25_WIDTH                                                    1
#define INTR_LINE_25_SHIFT                                                   25
#define INTR_LINE_25_MASK                                            0x02000000
#define INTR_LINE_25_RD(src)                         (((src) & 0x02000000)>>25)
#define INTR_LINE_25_WR(src)                    (((u32)(src)<<25) & 0x02000000)
#define INTR_LINE_25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields intr_line_24	 */
#define INTR_LINE_24_WIDTH                                                    1
#define INTR_LINE_24_SHIFT                                                   24
#define INTR_LINE_24_MASK                                            0x01000000
#define INTR_LINE_24_RD(src)                         (((src) & 0x01000000)>>24)
#define INTR_LINE_24_WR(src)                    (((u32)(src)<<24) & 0x01000000)
#define INTR_LINE_24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields intr_line_23	 */
#define INTR_LINE_23_WIDTH                                                    1
#define INTR_LINE_23_SHIFT                                                   23
#define INTR_LINE_23_MASK                                            0x00800000
#define INTR_LINE_23_RD(src)                         (((src) & 0x00800000)>>23)
#define INTR_LINE_23_WR(src)                    (((u32)(src)<<23) & 0x00800000)
#define INTR_LINE_23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields intr_line_22	 */
#define INTR_LINE_22_WIDTH                                                    1
#define INTR_LINE_22_SHIFT                                                   22
#define INTR_LINE_22_MASK                                            0x00400000
#define INTR_LINE_22_RD(src)                         (((src) & 0x00400000)>>22)
#define INTR_LINE_22_WR(src)                    (((u32)(src)<<22) & 0x00400000)
#define INTR_LINE_22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields intr_line_21	 */
#define INTR_LINE_21_WIDTH                                                    1
#define INTR_LINE_21_SHIFT                                                   21
#define INTR_LINE_21_MASK                                            0x00200000
#define INTR_LINE_21_RD(src)                         (((src) & 0x00200000)>>21)
#define INTR_LINE_21_WR(src)                    (((u32)(src)<<21) & 0x00200000)
#define INTR_LINE_21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields intr_line_20	 */
#define INTR_LINE_20_WIDTH                                                    1
#define INTR_LINE_20_SHIFT                                                   20
#define INTR_LINE_20_MASK                                            0x00100000
#define INTR_LINE_20_RD(src)                         (((src) & 0x00100000)>>20)
#define INTR_LINE_20_WR(src)                    (((u32)(src)<<20) & 0x00100000)
#define INTR_LINE_20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields intr_line_19	 */
#define INTR_LINE_19_WIDTH                                                    1
#define INTR_LINE_19_SHIFT                                                   19
#define INTR_LINE_19_MASK                                            0x00080000
#define INTR_LINE_19_RD(src)                         (((src) & 0x00080000)>>19)
#define INTR_LINE_19_WR(src)                    (((u32)(src)<<19) & 0x00080000)
#define INTR_LINE_19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields intr_line_18	 */
#define INTR_LINE_18_WIDTH                                                    1
#define INTR_LINE_18_SHIFT                                                   18
#define INTR_LINE_18_MASK                                            0x00040000
#define INTR_LINE_18_RD(src)                         (((src) & 0x00040000)>>18)
#define INTR_LINE_18_WR(src)                    (((u32)(src)<<18) & 0x00040000)
#define INTR_LINE_18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields intr_line_17	 */
#define INTR_LINE_17_WIDTH                                                    1
#define INTR_LINE_17_SHIFT                                                   17
#define INTR_LINE_17_MASK                                            0x00020000
#define INTR_LINE_17_RD(src)                         (((src) & 0x00020000)>>17)
#define INTR_LINE_17_WR(src)                    (((u32)(src)<<17) & 0x00020000)
#define INTR_LINE_17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields intr_line_16	 */
#define INTR_LINE_16_WIDTH                                                    1
#define INTR_LINE_16_SHIFT                                                   16
#define INTR_LINE_16_MASK                                            0x00010000
#define INTR_LINE_16_RD(src)                         (((src) & 0x00010000)>>16)
#define INTR_LINE_16_WR(src)                    (((u32)(src)<<16) & 0x00010000)
#define INTR_LINE_16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields intr_line_15	 */
#define INTR_LINE_15_WIDTH                                                    1
#define INTR_LINE_15_SHIFT                                                   15
#define INTR_LINE_15_MASK                                            0x00008000
#define INTR_LINE_15_RD(src)                         (((src) & 0x00008000)>>15)
#define INTR_LINE_15_WR(src)                    (((u32)(src)<<15) & 0x00008000)
#define INTR_LINE_15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields intr_line_14	 */
#define INTR_LINE_14_WIDTH                                                    1
#define INTR_LINE_14_SHIFT                                                   14
#define INTR_LINE_14_MASK                                            0x00004000
#define INTR_LINE_14_RD(src)                         (((src) & 0x00004000)>>14)
#define INTR_LINE_14_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define INTR_LINE_14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields intr_line_13	 */
#define INTR_LINE_13_WIDTH                                                    1
#define INTR_LINE_13_SHIFT                                                   13
#define INTR_LINE_13_MASK                                            0x00002000
#define INTR_LINE_13_RD(src)                         (((src) & 0x00002000)>>13)
#define INTR_LINE_13_WR(src)                    (((u32)(src)<<13) & 0x00002000)
#define INTR_LINE_13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields intr_line_12	 */
#define INTR_LINE_12_WIDTH                                                    1
#define INTR_LINE_12_SHIFT                                                   12
#define INTR_LINE_12_MASK                                            0x00001000
#define INTR_LINE_12_RD(src)                         (((src) & 0x00001000)>>12)
#define INTR_LINE_12_WR(src)                    (((u32)(src)<<12) & 0x00001000)
#define INTR_LINE_12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields intr_line_11	 */
#define INTR_LINE_11_WIDTH                                                    1
#define INTR_LINE_11_SHIFT                                                   11
#define INTR_LINE_11_MASK                                            0x00000800
#define INTR_LINE_11_RD(src)                         (((src) & 0x00000800)>>11)
#define INTR_LINE_11_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define INTR_LINE_11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields intr_line_10	 */
#define INTR_LINE_10_WIDTH                                                    1
#define INTR_LINE_10_SHIFT                                                   10
#define INTR_LINE_10_MASK                                            0x00000400
#define INTR_LINE_10_RD(src)                         (((src) & 0x00000400)>>10)
#define INTR_LINE_10_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define INTR_LINE_10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields intr_line_9	 */
#define INTR_LINE_9_WIDTH                                                     1
#define INTR_LINE_9_SHIFT                                                     9
#define INTR_LINE_9_MASK                                             0x00000200
#define INTR_LINE_9_RD(src)                           (((src) & 0x00000200)>>9)
#define INTR_LINE_9_WR(src)                      (((u32)(src)<<9) & 0x00000200)
#define INTR_LINE_9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields intr_line_8	 */
#define INTR_LINE_8_WIDTH                                                     1
#define INTR_LINE_8_SHIFT                                                     8
#define INTR_LINE_8_MASK                                             0x00000100
#define INTR_LINE_8_RD(src)                           (((src) & 0x00000100)>>8)
#define INTR_LINE_8_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define INTR_LINE_8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields intr_line_7	 */
#define INTR_LINE_7_WIDTH                                                     1
#define INTR_LINE_7_SHIFT                                                     7
#define INTR_LINE_7_MASK                                             0x00000080
#define INTR_LINE_7_RD(src)                           (((src) & 0x00000080)>>7)
#define INTR_LINE_7_WR(src)                      (((u32)(src)<<7) & 0x00000080)
#define INTR_LINE_7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields intr_line_6	 */
#define INTR_LINE_6_WIDTH                                                     1
#define INTR_LINE_6_SHIFT                                                     6
#define INTR_LINE_6_MASK                                             0x00000040
#define INTR_LINE_6_RD(src)                           (((src) & 0x00000040)>>6)
#define INTR_LINE_6_WR(src)                      (((u32)(src)<<6) & 0x00000040)
#define INTR_LINE_6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields intr_line_5	 */
#define INTR_LINE_5_WIDTH                                                     1
#define INTR_LINE_5_SHIFT                                                     5
#define INTR_LINE_5_MASK                                             0x00000020
#define INTR_LINE_5_RD(src)                           (((src) & 0x00000020)>>5)
#define INTR_LINE_5_WR(src)                      (((u32)(src)<<5) & 0x00000020)
#define INTR_LINE_5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields intr_line_4	 */
#define INTR_LINE_4_WIDTH                                                     1
#define INTR_LINE_4_SHIFT                                                     4
#define INTR_LINE_4_MASK                                             0x00000010
#define INTR_LINE_4_RD(src)                           (((src) & 0x00000010)>>4)
#define INTR_LINE_4_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define INTR_LINE_4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields intr_line_3	 */
#define INTR_LINE_3_WIDTH                                                     1
#define INTR_LINE_3_SHIFT                                                     3
#define INTR_LINE_3_MASK                                             0x00000008
#define INTR_LINE_3_RD(src)                           (((src) & 0x00000008)>>3)
#define INTR_LINE_3_WR(src)                      (((u32)(src)<<3) & 0x00000008)
#define INTR_LINE_3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields intr_line_2	 */
#define INTR_LINE_2_WIDTH                                                     1
#define INTR_LINE_2_SHIFT                                                     2
#define INTR_LINE_2_MASK                                             0x00000004
#define INTR_LINE_2_RD(src)                           (((src) & 0x00000004)>>2)
#define INTR_LINE_2_WR(src)                      (((u32)(src)<<2) & 0x00000004)
#define INTR_LINE_2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields intr_line_1	 */
#define INTR_LINE_1_WIDTH                                                     1
#define INTR_LINE_1_SHIFT                                                     1
#define INTR_LINE_1_MASK                                             0x00000002
#define INTR_LINE_1_RD(src)                           (((src) & 0x00000002)>>1)
#define INTR_LINE_1_WR(src)                      (((u32)(src)<<1) & 0x00000002)
#define INTR_LINE_1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields intr_line_0	 */
#define INTR_LINE_0_WIDTH                                                     1
#define INTR_LINE_0_SHIFT                                                     0
#define INTR_LINE_0_MASK                                             0x00000001
#define INTR_LINE_0_RD(src)                              (((src) & 0x00000001))
#define INTR_LINE_0_WR(src)                         (((u32)(src)) & 0x00000001)
#define INTR_LINE_0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pervm_faulty_intrclrMask	*/
/*    Mask Register Fields intr_line_31Mask    */
#define INTR_LINE_31MASK_WIDTH                                                1
#define INTR_LINE_31MASK_SHIFT                                               31
#define INTR_LINE_31MASK_MASK                                        0x80000000
#define INTR_LINE_31MASK_RD(src)                     (((src) & 0x80000000)>>31)
#define INTR_LINE_31MASK_WR(src)                (((u32)(src)<<31) & 0x80000000)
#define INTR_LINE_31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields intr_line_30Mask    */
#define INTR_LINE_30MASK_WIDTH                                                1
#define INTR_LINE_30MASK_SHIFT                                               30
#define INTR_LINE_30MASK_MASK                                        0x40000000
#define INTR_LINE_30MASK_RD(src)                     (((src) & 0x40000000)>>30)
#define INTR_LINE_30MASK_WR(src)                (((u32)(src)<<30) & 0x40000000)
#define INTR_LINE_30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields intr_line_29Mask    */
#define INTR_LINE_29MASK_WIDTH                                                1
#define INTR_LINE_29MASK_SHIFT                                               29
#define INTR_LINE_29MASK_MASK                                        0x20000000
#define INTR_LINE_29MASK_RD(src)                     (((src) & 0x20000000)>>29)
#define INTR_LINE_29MASK_WR(src)                (((u32)(src)<<29) & 0x20000000)
#define INTR_LINE_29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields intr_line_28Mask    */
#define INTR_LINE_28MASK_WIDTH                                                1
#define INTR_LINE_28MASK_SHIFT                                               28
#define INTR_LINE_28MASK_MASK                                        0x10000000
#define INTR_LINE_28MASK_RD(src)                     (((src) & 0x10000000)>>28)
#define INTR_LINE_28MASK_WR(src)                (((u32)(src)<<28) & 0x10000000)
#define INTR_LINE_28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields intr_line_27Mask    */
#define INTR_LINE_27MASK_WIDTH                                                1
#define INTR_LINE_27MASK_SHIFT                                               27
#define INTR_LINE_27MASK_MASK                                        0x08000000
#define INTR_LINE_27MASK_RD(src)                     (((src) & 0x08000000)>>27)
#define INTR_LINE_27MASK_WR(src)                (((u32)(src)<<27) & 0x08000000)
#define INTR_LINE_27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields intr_line_26Mask    */
#define INTR_LINE_26MASK_WIDTH                                                1
#define INTR_LINE_26MASK_SHIFT                                               26
#define INTR_LINE_26MASK_MASK                                        0x04000000
#define INTR_LINE_26MASK_RD(src)                     (((src) & 0x04000000)>>26)
#define INTR_LINE_26MASK_WR(src)                (((u32)(src)<<26) & 0x04000000)
#define INTR_LINE_26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields intr_line_25Mask    */
#define INTR_LINE_25MASK_WIDTH                                                1
#define INTR_LINE_25MASK_SHIFT                                               25
#define INTR_LINE_25MASK_MASK                                        0x02000000
#define INTR_LINE_25MASK_RD(src)                     (((src) & 0x02000000)>>25)
#define INTR_LINE_25MASK_WR(src)                (((u32)(src)<<25) & 0x02000000)
#define INTR_LINE_25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields intr_line_24Mask    */
#define INTR_LINE_24MASK_WIDTH                                                1
#define INTR_LINE_24MASK_SHIFT                                               24
#define INTR_LINE_24MASK_MASK                                        0x01000000
#define INTR_LINE_24MASK_RD(src)                     (((src) & 0x01000000)>>24)
#define INTR_LINE_24MASK_WR(src)                (((u32)(src)<<24) & 0x01000000)
#define INTR_LINE_24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields intr_line_23Mask    */
#define INTR_LINE_23MASK_WIDTH                                                1
#define INTR_LINE_23MASK_SHIFT                                               23
#define INTR_LINE_23MASK_MASK                                        0x00800000
#define INTR_LINE_23MASK_RD(src)                     (((src) & 0x00800000)>>23)
#define INTR_LINE_23MASK_WR(src)                (((u32)(src)<<23) & 0x00800000)
#define INTR_LINE_23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields intr_line_22Mask    */
#define INTR_LINE_22MASK_WIDTH                                                1
#define INTR_LINE_22MASK_SHIFT                                               22
#define INTR_LINE_22MASK_MASK                                        0x00400000
#define INTR_LINE_22MASK_RD(src)                     (((src) & 0x00400000)>>22)
#define INTR_LINE_22MASK_WR(src)                (((u32)(src)<<22) & 0x00400000)
#define INTR_LINE_22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields intr_line_21Mask    */
#define INTR_LINE_21MASK_WIDTH                                                1
#define INTR_LINE_21MASK_SHIFT                                               21
#define INTR_LINE_21MASK_MASK                                        0x00200000
#define INTR_LINE_21MASK_RD(src)                     (((src) & 0x00200000)>>21)
#define INTR_LINE_21MASK_WR(src)                (((u32)(src)<<21) & 0x00200000)
#define INTR_LINE_21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields intr_line_20Mask    */
#define INTR_LINE_20MASK_WIDTH                                                1
#define INTR_LINE_20MASK_SHIFT                                               20
#define INTR_LINE_20MASK_MASK                                        0x00100000
#define INTR_LINE_20MASK_RD(src)                     (((src) & 0x00100000)>>20)
#define INTR_LINE_20MASK_WR(src)                (((u32)(src)<<20) & 0x00100000)
#define INTR_LINE_20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields intr_line_19Mask    */
#define INTR_LINE_19MASK_WIDTH                                                1
#define INTR_LINE_19MASK_SHIFT                                               19
#define INTR_LINE_19MASK_MASK                                        0x00080000
#define INTR_LINE_19MASK_RD(src)                     (((src) & 0x00080000)>>19)
#define INTR_LINE_19MASK_WR(src)                (((u32)(src)<<19) & 0x00080000)
#define INTR_LINE_19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields intr_line_18Mask    */
#define INTR_LINE_18MASK_WIDTH                                                1
#define INTR_LINE_18MASK_SHIFT                                               18
#define INTR_LINE_18MASK_MASK                                        0x00040000
#define INTR_LINE_18MASK_RD(src)                     (((src) & 0x00040000)>>18)
#define INTR_LINE_18MASK_WR(src)                (((u32)(src)<<18) & 0x00040000)
#define INTR_LINE_18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields intr_line_17Mask    */
#define INTR_LINE_17MASK_WIDTH                                                1
#define INTR_LINE_17MASK_SHIFT                                               17
#define INTR_LINE_17MASK_MASK                                        0x00020000
#define INTR_LINE_17MASK_RD(src)                     (((src) & 0x00020000)>>17)
#define INTR_LINE_17MASK_WR(src)                (((u32)(src)<<17) & 0x00020000)
#define INTR_LINE_17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields intr_line_16Mask    */
#define INTR_LINE_16MASK_WIDTH                                                1
#define INTR_LINE_16MASK_SHIFT                                               16
#define INTR_LINE_16MASK_MASK                                        0x00010000
#define INTR_LINE_16MASK_RD(src)                     (((src) & 0x00010000)>>16)
#define INTR_LINE_16MASK_WR(src)                (((u32)(src)<<16) & 0x00010000)
#define INTR_LINE_16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields intr_line_15Mask    */
#define INTR_LINE_15MASK_WIDTH                                                1
#define INTR_LINE_15MASK_SHIFT                                               15
#define INTR_LINE_15MASK_MASK                                        0x00008000
#define INTR_LINE_15MASK_RD(src)                     (((src) & 0x00008000)>>15)
#define INTR_LINE_15MASK_WR(src)                (((u32)(src)<<15) & 0x00008000)
#define INTR_LINE_15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields intr_line_14Mask    */
#define INTR_LINE_14MASK_WIDTH                                                1
#define INTR_LINE_14MASK_SHIFT                                               14
#define INTR_LINE_14MASK_MASK                                        0x00004000
#define INTR_LINE_14MASK_RD(src)                     (((src) & 0x00004000)>>14)
#define INTR_LINE_14MASK_WR(src)                (((u32)(src)<<14) & 0x00004000)
#define INTR_LINE_14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields intr_line_13Mask    */
#define INTR_LINE_13MASK_WIDTH                                                1
#define INTR_LINE_13MASK_SHIFT                                               13
#define INTR_LINE_13MASK_MASK                                        0x00002000
#define INTR_LINE_13MASK_RD(src)                     (((src) & 0x00002000)>>13)
#define INTR_LINE_13MASK_WR(src)                (((u32)(src)<<13) & 0x00002000)
#define INTR_LINE_13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields intr_line_12Mask    */
#define INTR_LINE_12MASK_WIDTH                                                1
#define INTR_LINE_12MASK_SHIFT                                               12
#define INTR_LINE_12MASK_MASK                                        0x00001000
#define INTR_LINE_12MASK_RD(src)                     (((src) & 0x00001000)>>12)
#define INTR_LINE_12MASK_WR(src)                (((u32)(src)<<12) & 0x00001000)
#define INTR_LINE_12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields intr_line_11Mask    */
#define INTR_LINE_11MASK_WIDTH                                                1
#define INTR_LINE_11MASK_SHIFT                                               11
#define INTR_LINE_11MASK_MASK                                        0x00000800
#define INTR_LINE_11MASK_RD(src)                     (((src) & 0x00000800)>>11)
#define INTR_LINE_11MASK_WR(src)                (((u32)(src)<<11) & 0x00000800)
#define INTR_LINE_11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields intr_line_10Mask    */
#define INTR_LINE_10MASK_WIDTH                                                1
#define INTR_LINE_10MASK_SHIFT                                               10
#define INTR_LINE_10MASK_MASK                                        0x00000400
#define INTR_LINE_10MASK_RD(src)                     (((src) & 0x00000400)>>10)
#define INTR_LINE_10MASK_WR(src)                (((u32)(src)<<10) & 0x00000400)
#define INTR_LINE_10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields intr_line_9Mask    */
#define INTR_LINE_9MASK_WIDTH                                                 1
#define INTR_LINE_9MASK_SHIFT                                                 9
#define INTR_LINE_9MASK_MASK                                         0x00000200
#define INTR_LINE_9MASK_RD(src)                       (((src) & 0x00000200)>>9)
#define INTR_LINE_9MASK_WR(src)                  (((u32)(src)<<9) & 0x00000200)
#define INTR_LINE_9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields intr_line_8Mask    */
#define INTR_LINE_8MASK_WIDTH                                                 1
#define INTR_LINE_8MASK_SHIFT                                                 8
#define INTR_LINE_8MASK_MASK                                         0x00000100
#define INTR_LINE_8MASK_RD(src)                       (((src) & 0x00000100)>>8)
#define INTR_LINE_8MASK_WR(src)                  (((u32)(src)<<8) & 0x00000100)
#define INTR_LINE_8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields intr_line_7Mask    */
#define INTR_LINE_7MASK_WIDTH                                                 1
#define INTR_LINE_7MASK_SHIFT                                                 7
#define INTR_LINE_7MASK_MASK                                         0x00000080
#define INTR_LINE_7MASK_RD(src)                       (((src) & 0x00000080)>>7)
#define INTR_LINE_7MASK_WR(src)                  (((u32)(src)<<7) & 0x00000080)
#define INTR_LINE_7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields intr_line_6Mask    */
#define INTR_LINE_6MASK_WIDTH                                                 1
#define INTR_LINE_6MASK_SHIFT                                                 6
#define INTR_LINE_6MASK_MASK                                         0x00000040
#define INTR_LINE_6MASK_RD(src)                       (((src) & 0x00000040)>>6)
#define INTR_LINE_6MASK_WR(src)                  (((u32)(src)<<6) & 0x00000040)
#define INTR_LINE_6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields intr_line_5Mask    */
#define INTR_LINE_5MASK_WIDTH                                                 1
#define INTR_LINE_5MASK_SHIFT                                                 5
#define INTR_LINE_5MASK_MASK                                         0x00000020
#define INTR_LINE_5MASK_RD(src)                       (((src) & 0x00000020)>>5)
#define INTR_LINE_5MASK_WR(src)                  (((u32)(src)<<5) & 0x00000020)
#define INTR_LINE_5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields intr_line_4Mask    */
#define INTR_LINE_4MASK_WIDTH                                                 1
#define INTR_LINE_4MASK_SHIFT                                                 4
#define INTR_LINE_4MASK_MASK                                         0x00000010
#define INTR_LINE_4MASK_RD(src)                       (((src) & 0x00000010)>>4)
#define INTR_LINE_4MASK_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define INTR_LINE_4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields intr_line_3Mask    */
#define INTR_LINE_3MASK_WIDTH                                                 1
#define INTR_LINE_3MASK_SHIFT                                                 3
#define INTR_LINE_3MASK_MASK                                         0x00000008
#define INTR_LINE_3MASK_RD(src)                       (((src) & 0x00000008)>>3)
#define INTR_LINE_3MASK_WR(src)                  (((u32)(src)<<3) & 0x00000008)
#define INTR_LINE_3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields intr_line_2Mask    */
#define INTR_LINE_2MASK_WIDTH                                                 1
#define INTR_LINE_2MASK_SHIFT                                                 2
#define INTR_LINE_2MASK_MASK                                         0x00000004
#define INTR_LINE_2MASK_RD(src)                       (((src) & 0x00000004)>>2)
#define INTR_LINE_2MASK_WR(src)                  (((u32)(src)<<2) & 0x00000004)
#define INTR_LINE_2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields intr_line_1Mask    */
#define INTR_LINE_1MASK_WIDTH                                                 1
#define INTR_LINE_1MASK_SHIFT                                                 1
#define INTR_LINE_1MASK_MASK                                         0x00000002
#define INTR_LINE_1MASK_RD(src)                       (((src) & 0x00000002)>>1)
#define INTR_LINE_1MASK_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define INTR_LINE_1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields intr_line_0Mask    */
#define INTR_LINE_0MASK_WIDTH                                                 1
#define INTR_LINE_0MASK_SHIFT                                                 0
#define INTR_LINE_0MASK_MASK                                         0x00000001
#define INTR_LINE_0MASK_RD(src)                          (((src) & 0x00000001))
#define INTR_LINE_0MASK_WR(src)                     (((u32)(src)) & 0x00000001)
#define INTR_LINE_0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pervm_fifo_overflow_intr	*/ 
/*	 Fields pervm_intr_overfl_intr_31	 */
#define PERVM_INTR_OVERFL_INTR_31_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_31_SHIFT                                      31
#define PERVM_INTR_OVERFL_INTR_31_MASK                               0x80000000
#define PERVM_INTR_OVERFL_INTR_31_RD(src)            (((src) & 0x80000000)>>31)
#define PERVM_INTR_OVERFL_INTR_31_WR(src)       (((u32)(src)<<31) & 0x80000000)
#define PERVM_INTR_OVERFL_INTR_31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields pervm_intr_overfl_intr_30	 */
#define PERVM_INTR_OVERFL_INTR_30_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_30_SHIFT                                      30
#define PERVM_INTR_OVERFL_INTR_30_MASK                               0x40000000
#define PERVM_INTR_OVERFL_INTR_30_RD(src)            (((src) & 0x40000000)>>30)
#define PERVM_INTR_OVERFL_INTR_30_WR(src)       (((u32)(src)<<30) & 0x40000000)
#define PERVM_INTR_OVERFL_INTR_30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields pervm_intr_overfl_intr_29	 */
#define PERVM_INTR_OVERFL_INTR_29_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_29_SHIFT                                      29
#define PERVM_INTR_OVERFL_INTR_29_MASK                               0x20000000
#define PERVM_INTR_OVERFL_INTR_29_RD(src)            (((src) & 0x20000000)>>29)
#define PERVM_INTR_OVERFL_INTR_29_WR(src)       (((u32)(src)<<29) & 0x20000000)
#define PERVM_INTR_OVERFL_INTR_29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields pervm_intr_overfl_intr_28	 */
#define PERVM_INTR_OVERFL_INTR_28_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_28_SHIFT                                      28
#define PERVM_INTR_OVERFL_INTR_28_MASK                               0x10000000
#define PERVM_INTR_OVERFL_INTR_28_RD(src)            (((src) & 0x10000000)>>28)
#define PERVM_INTR_OVERFL_INTR_28_WR(src)       (((u32)(src)<<28) & 0x10000000)
#define PERVM_INTR_OVERFL_INTR_28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields pervm_intr_overfl_intr_27	 */
#define PERVM_INTR_OVERFL_INTR_27_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_27_SHIFT                                      27
#define PERVM_INTR_OVERFL_INTR_27_MASK                               0x08000000
#define PERVM_INTR_OVERFL_INTR_27_RD(src)            (((src) & 0x08000000)>>27)
#define PERVM_INTR_OVERFL_INTR_27_WR(src)       (((u32)(src)<<27) & 0x08000000)
#define PERVM_INTR_OVERFL_INTR_27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields pervm_intr_overfl_intr_26	 */
#define PERVM_INTR_OVERFL_INTR_26_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_26_SHIFT                                      26
#define PERVM_INTR_OVERFL_INTR_26_MASK                               0x04000000
#define PERVM_INTR_OVERFL_INTR_26_RD(src)            (((src) & 0x04000000)>>26)
#define PERVM_INTR_OVERFL_INTR_26_WR(src)       (((u32)(src)<<26) & 0x04000000)
#define PERVM_INTR_OVERFL_INTR_26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields pervm_intr_overfl_intr_25	 */
#define PERVM_INTR_OVERFL_INTR_25_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_25_SHIFT                                      25
#define PERVM_INTR_OVERFL_INTR_25_MASK                               0x02000000
#define PERVM_INTR_OVERFL_INTR_25_RD(src)            (((src) & 0x02000000)>>25)
#define PERVM_INTR_OVERFL_INTR_25_WR(src)       (((u32)(src)<<25) & 0x02000000)
#define PERVM_INTR_OVERFL_INTR_25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields pervm_intr_overfl_intr_24	 */
#define PERVM_INTR_OVERFL_INTR_24_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_24_SHIFT                                      24
#define PERVM_INTR_OVERFL_INTR_24_MASK                               0x01000000
#define PERVM_INTR_OVERFL_INTR_24_RD(src)            (((src) & 0x01000000)>>24)
#define PERVM_INTR_OVERFL_INTR_24_WR(src)       (((u32)(src)<<24) & 0x01000000)
#define PERVM_INTR_OVERFL_INTR_24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields pervm_intr_overfl_intr_23	 */
#define PERVM_INTR_OVERFL_INTR_23_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_23_SHIFT                                      23
#define PERVM_INTR_OVERFL_INTR_23_MASK                               0x00800000
#define PERVM_INTR_OVERFL_INTR_23_RD(src)            (((src) & 0x00800000)>>23)
#define PERVM_INTR_OVERFL_INTR_23_WR(src)       (((u32)(src)<<23) & 0x00800000)
#define PERVM_INTR_OVERFL_INTR_23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields pervm_intr_overfl_intr_22	 */
#define PERVM_INTR_OVERFL_INTR_22_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_22_SHIFT                                      22
#define PERVM_INTR_OVERFL_INTR_22_MASK                               0x00400000
#define PERVM_INTR_OVERFL_INTR_22_RD(src)            (((src) & 0x00400000)>>22)
#define PERVM_INTR_OVERFL_INTR_22_WR(src)       (((u32)(src)<<22) & 0x00400000)
#define PERVM_INTR_OVERFL_INTR_22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields pervm_intr_overfl_intr_21	 */
#define PERVM_INTR_OVERFL_INTR_21_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_21_SHIFT                                      21
#define PERVM_INTR_OVERFL_INTR_21_MASK                               0x00200000
#define PERVM_INTR_OVERFL_INTR_21_RD(src)            (((src) & 0x00200000)>>21)
#define PERVM_INTR_OVERFL_INTR_21_WR(src)       (((u32)(src)<<21) & 0x00200000)
#define PERVM_INTR_OVERFL_INTR_21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields pervm_intr_overfl_intr_20	 */
#define PERVM_INTR_OVERFL_INTR_20_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_20_SHIFT                                      20
#define PERVM_INTR_OVERFL_INTR_20_MASK                               0x00100000
#define PERVM_INTR_OVERFL_INTR_20_RD(src)            (((src) & 0x00100000)>>20)
#define PERVM_INTR_OVERFL_INTR_20_WR(src)       (((u32)(src)<<20) & 0x00100000)
#define PERVM_INTR_OVERFL_INTR_20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields pervm_intr_overfl_intr_19	 */
#define PERVM_INTR_OVERFL_INTR_19_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_19_SHIFT                                      19
#define PERVM_INTR_OVERFL_INTR_19_MASK                               0x00080000
#define PERVM_INTR_OVERFL_INTR_19_RD(src)            (((src) & 0x00080000)>>19)
#define PERVM_INTR_OVERFL_INTR_19_WR(src)       (((u32)(src)<<19) & 0x00080000)
#define PERVM_INTR_OVERFL_INTR_19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields pervm_intr_overfl_intr_18	 */
#define PERVM_INTR_OVERFL_INTR_18_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_18_SHIFT                                      18
#define PERVM_INTR_OVERFL_INTR_18_MASK                               0x00040000
#define PERVM_INTR_OVERFL_INTR_18_RD(src)            (((src) & 0x00040000)>>18)
#define PERVM_INTR_OVERFL_INTR_18_WR(src)       (((u32)(src)<<18) & 0x00040000)
#define PERVM_INTR_OVERFL_INTR_18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields pervm_intr_overfl_intr_17	 */
#define PERVM_INTR_OVERFL_INTR_17_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_17_SHIFT                                      17
#define PERVM_INTR_OVERFL_INTR_17_MASK                               0x00020000
#define PERVM_INTR_OVERFL_INTR_17_RD(src)            (((src) & 0x00020000)>>17)
#define PERVM_INTR_OVERFL_INTR_17_WR(src)       (((u32)(src)<<17) & 0x00020000)
#define PERVM_INTR_OVERFL_INTR_17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields pervm_intr_overfl_intr_16	 */
#define PERVM_INTR_OVERFL_INTR_16_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_16_SHIFT                                      16
#define PERVM_INTR_OVERFL_INTR_16_MASK                               0x00010000
#define PERVM_INTR_OVERFL_INTR_16_RD(src)            (((src) & 0x00010000)>>16)
#define PERVM_INTR_OVERFL_INTR_16_WR(src)       (((u32)(src)<<16) & 0x00010000)
#define PERVM_INTR_OVERFL_INTR_16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields pervm_intr_overfl_intr_15	 */
#define PERVM_INTR_OVERFL_INTR_15_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_15_SHIFT                                      15
#define PERVM_INTR_OVERFL_INTR_15_MASK                               0x00008000
#define PERVM_INTR_OVERFL_INTR_15_RD(src)            (((src) & 0x00008000)>>15)
#define PERVM_INTR_OVERFL_INTR_15_WR(src)       (((u32)(src)<<15) & 0x00008000)
#define PERVM_INTR_OVERFL_INTR_15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields pervm_intr_overfl_intr_14	 */
#define PERVM_INTR_OVERFL_INTR_14_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_14_SHIFT                                      14
#define PERVM_INTR_OVERFL_INTR_14_MASK                               0x00004000
#define PERVM_INTR_OVERFL_INTR_14_RD(src)            (((src) & 0x00004000)>>14)
#define PERVM_INTR_OVERFL_INTR_14_WR(src)       (((u32)(src)<<14) & 0x00004000)
#define PERVM_INTR_OVERFL_INTR_14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields pervm_intr_overfl_intr_13	 */
#define PERVM_INTR_OVERFL_INTR_13_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_13_SHIFT                                      13
#define PERVM_INTR_OVERFL_INTR_13_MASK                               0x00002000
#define PERVM_INTR_OVERFL_INTR_13_RD(src)            (((src) & 0x00002000)>>13)
#define PERVM_INTR_OVERFL_INTR_13_WR(src)       (((u32)(src)<<13) & 0x00002000)
#define PERVM_INTR_OVERFL_INTR_13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields pervm_intr_overfl_intr_12	 */
#define PERVM_INTR_OVERFL_INTR_12_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_12_SHIFT                                      12
#define PERVM_INTR_OVERFL_INTR_12_MASK                               0x00001000
#define PERVM_INTR_OVERFL_INTR_12_RD(src)            (((src) & 0x00001000)>>12)
#define PERVM_INTR_OVERFL_INTR_12_WR(src)       (((u32)(src)<<12) & 0x00001000)
#define PERVM_INTR_OVERFL_INTR_12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields pervm_intr_overfl_intr_11	 */
#define PERVM_INTR_OVERFL_INTR_11_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_11_SHIFT                                      11
#define PERVM_INTR_OVERFL_INTR_11_MASK                               0x00000800
#define PERVM_INTR_OVERFL_INTR_11_RD(src)            (((src) & 0x00000800)>>11)
#define PERVM_INTR_OVERFL_INTR_11_WR(src)       (((u32)(src)<<11) & 0x00000800)
#define PERVM_INTR_OVERFL_INTR_11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields pervm_intr_overfl_intr_10	 */
#define PERVM_INTR_OVERFL_INTR_10_WIDTH                                       1
#define PERVM_INTR_OVERFL_INTR_10_SHIFT                                      10
#define PERVM_INTR_OVERFL_INTR_10_MASK                               0x00000400
#define PERVM_INTR_OVERFL_INTR_10_RD(src)            (((src) & 0x00000400)>>10)
#define PERVM_INTR_OVERFL_INTR_10_WR(src)       (((u32)(src)<<10) & 0x00000400)
#define PERVM_INTR_OVERFL_INTR_10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields pervm_intr_overfl_intr_9	 */
#define PERVM_INTR_OVERFL_INTR_9_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_9_SHIFT                                        9
#define PERVM_INTR_OVERFL_INTR_9_MASK                                0x00000200
#define PERVM_INTR_OVERFL_INTR_9_RD(src)              (((src) & 0x00000200)>>9)
#define PERVM_INTR_OVERFL_INTR_9_WR(src)         (((u32)(src)<<9) & 0x00000200)
#define PERVM_INTR_OVERFL_INTR_9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields pervm_intr_overfl_intr_8	 */
#define PERVM_INTR_OVERFL_INTR_8_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_8_SHIFT                                        8
#define PERVM_INTR_OVERFL_INTR_8_MASK                                0x00000100
#define PERVM_INTR_OVERFL_INTR_8_RD(src)              (((src) & 0x00000100)>>8)
#define PERVM_INTR_OVERFL_INTR_8_WR(src)         (((u32)(src)<<8) & 0x00000100)
#define PERVM_INTR_OVERFL_INTR_8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields pervm_intr_overfl_intr_7	 */
#define PERVM_INTR_OVERFL_INTR_7_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_7_SHIFT                                        7
#define PERVM_INTR_OVERFL_INTR_7_MASK                                0x00000080
#define PERVM_INTR_OVERFL_INTR_7_RD(src)              (((src) & 0x00000080)>>7)
#define PERVM_INTR_OVERFL_INTR_7_WR(src)         (((u32)(src)<<7) & 0x00000080)
#define PERVM_INTR_OVERFL_INTR_7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields pervm_intr_overfl_intr_6	 */
#define PERVM_INTR_OVERFL_INTR_6_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_6_SHIFT                                        6
#define PERVM_INTR_OVERFL_INTR_6_MASK                                0x00000040
#define PERVM_INTR_OVERFL_INTR_6_RD(src)              (((src) & 0x00000040)>>6)
#define PERVM_INTR_OVERFL_INTR_6_WR(src)         (((u32)(src)<<6) & 0x00000040)
#define PERVM_INTR_OVERFL_INTR_6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields pervm_intr_overfl_intr_5	 */
#define PERVM_INTR_OVERFL_INTR_5_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_5_SHIFT                                        5
#define PERVM_INTR_OVERFL_INTR_5_MASK                                0x00000020
#define PERVM_INTR_OVERFL_INTR_5_RD(src)              (((src) & 0x00000020)>>5)
#define PERVM_INTR_OVERFL_INTR_5_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define PERVM_INTR_OVERFL_INTR_5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields pervm_intr_overfl_intr_4	 */
#define PERVM_INTR_OVERFL_INTR_4_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_4_SHIFT                                        4
#define PERVM_INTR_OVERFL_INTR_4_MASK                                0x00000010
#define PERVM_INTR_OVERFL_INTR_4_RD(src)              (((src) & 0x00000010)>>4)
#define PERVM_INTR_OVERFL_INTR_4_WR(src)         (((u32)(src)<<4) & 0x00000010)
#define PERVM_INTR_OVERFL_INTR_4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields pervm_intr_overfl_intr_3	 */
#define PERVM_INTR_OVERFL_INTR_3_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_3_SHIFT                                        3
#define PERVM_INTR_OVERFL_INTR_3_MASK                                0x00000008
#define PERVM_INTR_OVERFL_INTR_3_RD(src)              (((src) & 0x00000008)>>3)
#define PERVM_INTR_OVERFL_INTR_3_WR(src)         (((u32)(src)<<3) & 0x00000008)
#define PERVM_INTR_OVERFL_INTR_3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields pervm_intr_overfl_intr_2	 */
#define PERVM_INTR_OVERFL_INTR_2_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_2_SHIFT                                        2
#define PERVM_INTR_OVERFL_INTR_2_MASK                                0x00000004
#define PERVM_INTR_OVERFL_INTR_2_RD(src)              (((src) & 0x00000004)>>2)
#define PERVM_INTR_OVERFL_INTR_2_WR(src)         (((u32)(src)<<2) & 0x00000004)
#define PERVM_INTR_OVERFL_INTR_2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields pervm_intr_overfl_intr_1	 */
#define PERVM_INTR_OVERFL_INTR_1_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_1_SHIFT                                        1
#define PERVM_INTR_OVERFL_INTR_1_MASK                                0x00000002
#define PERVM_INTR_OVERFL_INTR_1_RD(src)              (((src) & 0x00000002)>>1)
#define PERVM_INTR_OVERFL_INTR_1_WR(src)         (((u32)(src)<<1) & 0x00000002)
#define PERVM_INTR_OVERFL_INTR_1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields pervm_intr_overfl_intr_0	 */
#define PERVM_INTR_OVERFL_INTR_0_WIDTH                                        1
#define PERVM_INTR_OVERFL_INTR_0_SHIFT                                        0
#define PERVM_INTR_OVERFL_INTR_0_MASK                                0x00000001
#define PERVM_INTR_OVERFL_INTR_0_RD(src)                 (((src) & 0x00000001))
#define PERVM_INTR_OVERFL_INTR_0_WR(src)            (((u32)(src)) & 0x00000001)
#define PERVM_INTR_OVERFL_INTR_0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pervm_fifo_overflow_intrMask	*/
/*    Mask Register Fields pervm_intr_overfl_intr_31Mask    */
#define PERVM_INTR_OVERFL_INTR_31MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_31MASK_SHIFT                                  31
#define PERVM_INTR_OVERFL_INTR_31MASK_MASK                           0x80000000
#define PERVM_INTR_OVERFL_INTR_31MASK_RD(src)        (((src) & 0x80000000)>>31)
#define PERVM_INTR_OVERFL_INTR_31MASK_WR(src)   (((u32)(src)<<31) & 0x80000000)
#define PERVM_INTR_OVERFL_INTR_31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields pervm_intr_overfl_intr_30Mask    */
#define PERVM_INTR_OVERFL_INTR_30MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_30MASK_SHIFT                                  30
#define PERVM_INTR_OVERFL_INTR_30MASK_MASK                           0x40000000
#define PERVM_INTR_OVERFL_INTR_30MASK_RD(src)        (((src) & 0x40000000)>>30)
#define PERVM_INTR_OVERFL_INTR_30MASK_WR(src)   (((u32)(src)<<30) & 0x40000000)
#define PERVM_INTR_OVERFL_INTR_30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields pervm_intr_overfl_intr_29Mask    */
#define PERVM_INTR_OVERFL_INTR_29MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_29MASK_SHIFT                                  29
#define PERVM_INTR_OVERFL_INTR_29MASK_MASK                           0x20000000
#define PERVM_INTR_OVERFL_INTR_29MASK_RD(src)        (((src) & 0x20000000)>>29)
#define PERVM_INTR_OVERFL_INTR_29MASK_WR(src)   (((u32)(src)<<29) & 0x20000000)
#define PERVM_INTR_OVERFL_INTR_29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields pervm_intr_overfl_intr_28Mask    */
#define PERVM_INTR_OVERFL_INTR_28MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_28MASK_SHIFT                                  28
#define PERVM_INTR_OVERFL_INTR_28MASK_MASK                           0x10000000
#define PERVM_INTR_OVERFL_INTR_28MASK_RD(src)        (((src) & 0x10000000)>>28)
#define PERVM_INTR_OVERFL_INTR_28MASK_WR(src)   (((u32)(src)<<28) & 0x10000000)
#define PERVM_INTR_OVERFL_INTR_28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields pervm_intr_overfl_intr_27Mask    */
#define PERVM_INTR_OVERFL_INTR_27MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_27MASK_SHIFT                                  27
#define PERVM_INTR_OVERFL_INTR_27MASK_MASK                           0x08000000
#define PERVM_INTR_OVERFL_INTR_27MASK_RD(src)        (((src) & 0x08000000)>>27)
#define PERVM_INTR_OVERFL_INTR_27MASK_WR(src)   (((u32)(src)<<27) & 0x08000000)
#define PERVM_INTR_OVERFL_INTR_27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields pervm_intr_overfl_intr_26Mask    */
#define PERVM_INTR_OVERFL_INTR_26MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_26MASK_SHIFT                                  26
#define PERVM_INTR_OVERFL_INTR_26MASK_MASK                           0x04000000
#define PERVM_INTR_OVERFL_INTR_26MASK_RD(src)        (((src) & 0x04000000)>>26)
#define PERVM_INTR_OVERFL_INTR_26MASK_WR(src)   (((u32)(src)<<26) & 0x04000000)
#define PERVM_INTR_OVERFL_INTR_26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields pervm_intr_overfl_intr_25Mask    */
#define PERVM_INTR_OVERFL_INTR_25MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_25MASK_SHIFT                                  25
#define PERVM_INTR_OVERFL_INTR_25MASK_MASK                           0x02000000
#define PERVM_INTR_OVERFL_INTR_25MASK_RD(src)        (((src) & 0x02000000)>>25)
#define PERVM_INTR_OVERFL_INTR_25MASK_WR(src)   (((u32)(src)<<25) & 0x02000000)
#define PERVM_INTR_OVERFL_INTR_25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields pervm_intr_overfl_intr_24Mask    */
#define PERVM_INTR_OVERFL_INTR_24MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_24MASK_SHIFT                                  24
#define PERVM_INTR_OVERFL_INTR_24MASK_MASK                           0x01000000
#define PERVM_INTR_OVERFL_INTR_24MASK_RD(src)        (((src) & 0x01000000)>>24)
#define PERVM_INTR_OVERFL_INTR_24MASK_WR(src)   (((u32)(src)<<24) & 0x01000000)
#define PERVM_INTR_OVERFL_INTR_24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields pervm_intr_overfl_intr_23Mask    */
#define PERVM_INTR_OVERFL_INTR_23MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_23MASK_SHIFT                                  23
#define PERVM_INTR_OVERFL_INTR_23MASK_MASK                           0x00800000
#define PERVM_INTR_OVERFL_INTR_23MASK_RD(src)        (((src) & 0x00800000)>>23)
#define PERVM_INTR_OVERFL_INTR_23MASK_WR(src)   (((u32)(src)<<23) & 0x00800000)
#define PERVM_INTR_OVERFL_INTR_23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields pervm_intr_overfl_intr_22Mask    */
#define PERVM_INTR_OVERFL_INTR_22MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_22MASK_SHIFT                                  22
#define PERVM_INTR_OVERFL_INTR_22MASK_MASK                           0x00400000
#define PERVM_INTR_OVERFL_INTR_22MASK_RD(src)        (((src) & 0x00400000)>>22)
#define PERVM_INTR_OVERFL_INTR_22MASK_WR(src)   (((u32)(src)<<22) & 0x00400000)
#define PERVM_INTR_OVERFL_INTR_22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields pervm_intr_overfl_intr_21Mask    */
#define PERVM_INTR_OVERFL_INTR_21MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_21MASK_SHIFT                                  21
#define PERVM_INTR_OVERFL_INTR_21MASK_MASK                           0x00200000
#define PERVM_INTR_OVERFL_INTR_21MASK_RD(src)        (((src) & 0x00200000)>>21)
#define PERVM_INTR_OVERFL_INTR_21MASK_WR(src)   (((u32)(src)<<21) & 0x00200000)
#define PERVM_INTR_OVERFL_INTR_21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields pervm_intr_overfl_intr_20Mask    */
#define PERVM_INTR_OVERFL_INTR_20MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_20MASK_SHIFT                                  20
#define PERVM_INTR_OVERFL_INTR_20MASK_MASK                           0x00100000
#define PERVM_INTR_OVERFL_INTR_20MASK_RD(src)        (((src) & 0x00100000)>>20)
#define PERVM_INTR_OVERFL_INTR_20MASK_WR(src)   (((u32)(src)<<20) & 0x00100000)
#define PERVM_INTR_OVERFL_INTR_20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields pervm_intr_overfl_intr_19Mask    */
#define PERVM_INTR_OVERFL_INTR_19MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_19MASK_SHIFT                                  19
#define PERVM_INTR_OVERFL_INTR_19MASK_MASK                           0x00080000
#define PERVM_INTR_OVERFL_INTR_19MASK_RD(src)        (((src) & 0x00080000)>>19)
#define PERVM_INTR_OVERFL_INTR_19MASK_WR(src)   (((u32)(src)<<19) & 0x00080000)
#define PERVM_INTR_OVERFL_INTR_19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields pervm_intr_overfl_intr_18Mask    */
#define PERVM_INTR_OVERFL_INTR_18MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_18MASK_SHIFT                                  18
#define PERVM_INTR_OVERFL_INTR_18MASK_MASK                           0x00040000
#define PERVM_INTR_OVERFL_INTR_18MASK_RD(src)        (((src) & 0x00040000)>>18)
#define PERVM_INTR_OVERFL_INTR_18MASK_WR(src)   (((u32)(src)<<18) & 0x00040000)
#define PERVM_INTR_OVERFL_INTR_18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields pervm_intr_overfl_intr_17Mask    */
#define PERVM_INTR_OVERFL_INTR_17MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_17MASK_SHIFT                                  17
#define PERVM_INTR_OVERFL_INTR_17MASK_MASK                           0x00020000
#define PERVM_INTR_OVERFL_INTR_17MASK_RD(src)        (((src) & 0x00020000)>>17)
#define PERVM_INTR_OVERFL_INTR_17MASK_WR(src)   (((u32)(src)<<17) & 0x00020000)
#define PERVM_INTR_OVERFL_INTR_17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields pervm_intr_overfl_intr_16Mask    */
#define PERVM_INTR_OVERFL_INTR_16MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_16MASK_SHIFT                                  16
#define PERVM_INTR_OVERFL_INTR_16MASK_MASK                           0x00010000
#define PERVM_INTR_OVERFL_INTR_16MASK_RD(src)        (((src) & 0x00010000)>>16)
#define PERVM_INTR_OVERFL_INTR_16MASK_WR(src)   (((u32)(src)<<16) & 0x00010000)
#define PERVM_INTR_OVERFL_INTR_16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields pervm_intr_overfl_intr_15Mask    */
#define PERVM_INTR_OVERFL_INTR_15MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_15MASK_SHIFT                                  15
#define PERVM_INTR_OVERFL_INTR_15MASK_MASK                           0x00008000
#define PERVM_INTR_OVERFL_INTR_15MASK_RD(src)        (((src) & 0x00008000)>>15)
#define PERVM_INTR_OVERFL_INTR_15MASK_WR(src)   (((u32)(src)<<15) & 0x00008000)
#define PERVM_INTR_OVERFL_INTR_15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields pervm_intr_overfl_intr_14Mask    */
#define PERVM_INTR_OVERFL_INTR_14MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_14MASK_SHIFT                                  14
#define PERVM_INTR_OVERFL_INTR_14MASK_MASK                           0x00004000
#define PERVM_INTR_OVERFL_INTR_14MASK_RD(src)        (((src) & 0x00004000)>>14)
#define PERVM_INTR_OVERFL_INTR_14MASK_WR(src)   (((u32)(src)<<14) & 0x00004000)
#define PERVM_INTR_OVERFL_INTR_14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields pervm_intr_overfl_intr_13Mask    */
#define PERVM_INTR_OVERFL_INTR_13MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_13MASK_SHIFT                                  13
#define PERVM_INTR_OVERFL_INTR_13MASK_MASK                           0x00002000
#define PERVM_INTR_OVERFL_INTR_13MASK_RD(src)        (((src) & 0x00002000)>>13)
#define PERVM_INTR_OVERFL_INTR_13MASK_WR(src)   (((u32)(src)<<13) & 0x00002000)
#define PERVM_INTR_OVERFL_INTR_13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields pervm_intr_overfl_intr_12Mask    */
#define PERVM_INTR_OVERFL_INTR_12MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_12MASK_SHIFT                                  12
#define PERVM_INTR_OVERFL_INTR_12MASK_MASK                           0x00001000
#define PERVM_INTR_OVERFL_INTR_12MASK_RD(src)        (((src) & 0x00001000)>>12)
#define PERVM_INTR_OVERFL_INTR_12MASK_WR(src)   (((u32)(src)<<12) & 0x00001000)
#define PERVM_INTR_OVERFL_INTR_12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields pervm_intr_overfl_intr_11Mask    */
#define PERVM_INTR_OVERFL_INTR_11MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_11MASK_SHIFT                                  11
#define PERVM_INTR_OVERFL_INTR_11MASK_MASK                           0x00000800
#define PERVM_INTR_OVERFL_INTR_11MASK_RD(src)        (((src) & 0x00000800)>>11)
#define PERVM_INTR_OVERFL_INTR_11MASK_WR(src)   (((u32)(src)<<11) & 0x00000800)
#define PERVM_INTR_OVERFL_INTR_11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields pervm_intr_overfl_intr_10Mask    */
#define PERVM_INTR_OVERFL_INTR_10MASK_WIDTH                                   1
#define PERVM_INTR_OVERFL_INTR_10MASK_SHIFT                                  10
#define PERVM_INTR_OVERFL_INTR_10MASK_MASK                           0x00000400
#define PERVM_INTR_OVERFL_INTR_10MASK_RD(src)        (((src) & 0x00000400)>>10)
#define PERVM_INTR_OVERFL_INTR_10MASK_WR(src)   (((u32)(src)<<10) & 0x00000400)
#define PERVM_INTR_OVERFL_INTR_10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields pervm_intr_overfl_intr_9Mask    */
#define PERVM_INTR_OVERFL_INTR_9MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_9MASK_SHIFT                                    9
#define PERVM_INTR_OVERFL_INTR_9MASK_MASK                            0x00000200
#define PERVM_INTR_OVERFL_INTR_9MASK_RD(src)          (((src) & 0x00000200)>>9)
#define PERVM_INTR_OVERFL_INTR_9MASK_WR(src)     (((u32)(src)<<9) & 0x00000200)
#define PERVM_INTR_OVERFL_INTR_9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields pervm_intr_overfl_intr_8Mask    */
#define PERVM_INTR_OVERFL_INTR_8MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_8MASK_SHIFT                                    8
#define PERVM_INTR_OVERFL_INTR_8MASK_MASK                            0x00000100
#define PERVM_INTR_OVERFL_INTR_8MASK_RD(src)          (((src) & 0x00000100)>>8)
#define PERVM_INTR_OVERFL_INTR_8MASK_WR(src)     (((u32)(src)<<8) & 0x00000100)
#define PERVM_INTR_OVERFL_INTR_8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields pervm_intr_overfl_intr_7Mask    */
#define PERVM_INTR_OVERFL_INTR_7MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_7MASK_SHIFT                                    7
#define PERVM_INTR_OVERFL_INTR_7MASK_MASK                            0x00000080
#define PERVM_INTR_OVERFL_INTR_7MASK_RD(src)          (((src) & 0x00000080)>>7)
#define PERVM_INTR_OVERFL_INTR_7MASK_WR(src)     (((u32)(src)<<7) & 0x00000080)
#define PERVM_INTR_OVERFL_INTR_7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields pervm_intr_overfl_intr_6Mask    */
#define PERVM_INTR_OVERFL_INTR_6MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_6MASK_SHIFT                                    6
#define PERVM_INTR_OVERFL_INTR_6MASK_MASK                            0x00000040
#define PERVM_INTR_OVERFL_INTR_6MASK_RD(src)          (((src) & 0x00000040)>>6)
#define PERVM_INTR_OVERFL_INTR_6MASK_WR(src)     (((u32)(src)<<6) & 0x00000040)
#define PERVM_INTR_OVERFL_INTR_6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields pervm_intr_overfl_intr_5Mask    */
#define PERVM_INTR_OVERFL_INTR_5MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_5MASK_SHIFT                                    5
#define PERVM_INTR_OVERFL_INTR_5MASK_MASK                            0x00000020
#define PERVM_INTR_OVERFL_INTR_5MASK_RD(src)          (((src) & 0x00000020)>>5)
#define PERVM_INTR_OVERFL_INTR_5MASK_WR(src)     (((u32)(src)<<5) & 0x00000020)
#define PERVM_INTR_OVERFL_INTR_5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields pervm_intr_overfl_intr_4Mask    */
#define PERVM_INTR_OVERFL_INTR_4MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_4MASK_SHIFT                                    4
#define PERVM_INTR_OVERFL_INTR_4MASK_MASK                            0x00000010
#define PERVM_INTR_OVERFL_INTR_4MASK_RD(src)          (((src) & 0x00000010)>>4)
#define PERVM_INTR_OVERFL_INTR_4MASK_WR(src)     (((u32)(src)<<4) & 0x00000010)
#define PERVM_INTR_OVERFL_INTR_4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields pervm_intr_overfl_intr_3Mask    */
#define PERVM_INTR_OVERFL_INTR_3MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_3MASK_SHIFT                                    3
#define PERVM_INTR_OVERFL_INTR_3MASK_MASK                            0x00000008
#define PERVM_INTR_OVERFL_INTR_3MASK_RD(src)          (((src) & 0x00000008)>>3)
#define PERVM_INTR_OVERFL_INTR_3MASK_WR(src)     (((u32)(src)<<3) & 0x00000008)
#define PERVM_INTR_OVERFL_INTR_3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields pervm_intr_overfl_intr_2Mask    */
#define PERVM_INTR_OVERFL_INTR_2MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_2MASK_SHIFT                                    2
#define PERVM_INTR_OVERFL_INTR_2MASK_MASK                            0x00000004
#define PERVM_INTR_OVERFL_INTR_2MASK_RD(src)          (((src) & 0x00000004)>>2)
#define PERVM_INTR_OVERFL_INTR_2MASK_WR(src)     (((u32)(src)<<2) & 0x00000004)
#define PERVM_INTR_OVERFL_INTR_2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields pervm_intr_overfl_intr_1Mask    */
#define PERVM_INTR_OVERFL_INTR_1MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_1MASK_SHIFT                                    1
#define PERVM_INTR_OVERFL_INTR_1MASK_MASK                            0x00000002
#define PERVM_INTR_OVERFL_INTR_1MASK_RD(src)          (((src) & 0x00000002)>>1)
#define PERVM_INTR_OVERFL_INTR_1MASK_WR(src)     (((u32)(src)<<1) & 0x00000002)
#define PERVM_INTR_OVERFL_INTR_1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields pervm_intr_overfl_intr_0Mask    */
#define PERVM_INTR_OVERFL_INTR_0MASK_WIDTH                                    1
#define PERVM_INTR_OVERFL_INTR_0MASK_SHIFT                                    0
#define PERVM_INTR_OVERFL_INTR_0MASK_MASK                            0x00000001
#define PERVM_INTR_OVERFL_INTR_0MASK_RD(src)             (((src) & 0x00000001))
#define PERVM_INTR_OVERFL_INTR_0MASK_WR(src)        (((u32)(src)) & 0x00000001)
#define PERVM_INTR_OVERFL_INTR_0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pervm_fifo_underflow_intr	*/ 
/*	 Fields pervm_intr_underfl_intr_31	 */
#define PERVM_INTR_UNDERFL_INTR_31_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_31_SHIFT                                     31
#define PERVM_INTR_UNDERFL_INTR_31_MASK                              0x80000000
#define PERVM_INTR_UNDERFL_INTR_31_RD(src)           (((src) & 0x80000000)>>31)
#define PERVM_INTR_UNDERFL_INTR_31_WR(src)      (((u32)(src)<<31) & 0x80000000)
#define PERVM_INTR_UNDERFL_INTR_31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields pervm_intr_underfl_intr_30	 */
#define PERVM_INTR_UNDERFL_INTR_30_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_30_SHIFT                                     30
#define PERVM_INTR_UNDERFL_INTR_30_MASK                              0x40000000
#define PERVM_INTR_UNDERFL_INTR_30_RD(src)           (((src) & 0x40000000)>>30)
#define PERVM_INTR_UNDERFL_INTR_30_WR(src)      (((u32)(src)<<30) & 0x40000000)
#define PERVM_INTR_UNDERFL_INTR_30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields pervm_intr_underfl_intr_29	 */
#define PERVM_INTR_UNDERFL_INTR_29_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_29_SHIFT                                     29
#define PERVM_INTR_UNDERFL_INTR_29_MASK                              0x20000000
#define PERVM_INTR_UNDERFL_INTR_29_RD(src)           (((src) & 0x20000000)>>29)
#define PERVM_INTR_UNDERFL_INTR_29_WR(src)      (((u32)(src)<<29) & 0x20000000)
#define PERVM_INTR_UNDERFL_INTR_29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields pervm_intr_underfl_intr_28	 */
#define PERVM_INTR_UNDERFL_INTR_28_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_28_SHIFT                                     28
#define PERVM_INTR_UNDERFL_INTR_28_MASK                              0x10000000
#define PERVM_INTR_UNDERFL_INTR_28_RD(src)           (((src) & 0x10000000)>>28)
#define PERVM_INTR_UNDERFL_INTR_28_WR(src)      (((u32)(src)<<28) & 0x10000000)
#define PERVM_INTR_UNDERFL_INTR_28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields pervm_intr_underfl_intr_27	 */
#define PERVM_INTR_UNDERFL_INTR_27_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_27_SHIFT                                     27
#define PERVM_INTR_UNDERFL_INTR_27_MASK                              0x08000000
#define PERVM_INTR_UNDERFL_INTR_27_RD(src)           (((src) & 0x08000000)>>27)
#define PERVM_INTR_UNDERFL_INTR_27_WR(src)      (((u32)(src)<<27) & 0x08000000)
#define PERVM_INTR_UNDERFL_INTR_27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields pervm_intr_underfl_intr_26	 */
#define PERVM_INTR_UNDERFL_INTR_26_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_26_SHIFT                                     26
#define PERVM_INTR_UNDERFL_INTR_26_MASK                              0x04000000
#define PERVM_INTR_UNDERFL_INTR_26_RD(src)           (((src) & 0x04000000)>>26)
#define PERVM_INTR_UNDERFL_INTR_26_WR(src)      (((u32)(src)<<26) & 0x04000000)
#define PERVM_INTR_UNDERFL_INTR_26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields pervm_intr_underfl_intr_25	 */
#define PERVM_INTR_UNDERFL_INTR_25_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_25_SHIFT                                     25
#define PERVM_INTR_UNDERFL_INTR_25_MASK                              0x02000000
#define PERVM_INTR_UNDERFL_INTR_25_RD(src)           (((src) & 0x02000000)>>25)
#define PERVM_INTR_UNDERFL_INTR_25_WR(src)      (((u32)(src)<<25) & 0x02000000)
#define PERVM_INTR_UNDERFL_INTR_25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields pervm_intr_underfl_intr_24	 */
#define PERVM_INTR_UNDERFL_INTR_24_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_24_SHIFT                                     24
#define PERVM_INTR_UNDERFL_INTR_24_MASK                              0x01000000
#define PERVM_INTR_UNDERFL_INTR_24_RD(src)           (((src) & 0x01000000)>>24)
#define PERVM_INTR_UNDERFL_INTR_24_WR(src)      (((u32)(src)<<24) & 0x01000000)
#define PERVM_INTR_UNDERFL_INTR_24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields pervm_intr_underfl_intr_23	 */
#define PERVM_INTR_UNDERFL_INTR_23_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_23_SHIFT                                     23
#define PERVM_INTR_UNDERFL_INTR_23_MASK                              0x00800000
#define PERVM_INTR_UNDERFL_INTR_23_RD(src)           (((src) & 0x00800000)>>23)
#define PERVM_INTR_UNDERFL_INTR_23_WR(src)      (((u32)(src)<<23) & 0x00800000)
#define PERVM_INTR_UNDERFL_INTR_23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields pervm_intr_underfl_intr_22	 */
#define PERVM_INTR_UNDERFL_INTR_22_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_22_SHIFT                                     22
#define PERVM_INTR_UNDERFL_INTR_22_MASK                              0x00400000
#define PERVM_INTR_UNDERFL_INTR_22_RD(src)           (((src) & 0x00400000)>>22)
#define PERVM_INTR_UNDERFL_INTR_22_WR(src)      (((u32)(src)<<22) & 0x00400000)
#define PERVM_INTR_UNDERFL_INTR_22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields pervm_intr_underfl_intr_21	 */
#define PERVM_INTR_UNDERFL_INTR_21_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_21_SHIFT                                     21
#define PERVM_INTR_UNDERFL_INTR_21_MASK                              0x00200000
#define PERVM_INTR_UNDERFL_INTR_21_RD(src)           (((src) & 0x00200000)>>21)
#define PERVM_INTR_UNDERFL_INTR_21_WR(src)      (((u32)(src)<<21) & 0x00200000)
#define PERVM_INTR_UNDERFL_INTR_21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields pervm_intr_underfl_intr_20	 */
#define PERVM_INTR_UNDERFL_INTR_20_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_20_SHIFT                                     20
#define PERVM_INTR_UNDERFL_INTR_20_MASK                              0x00100000
#define PERVM_INTR_UNDERFL_INTR_20_RD(src)           (((src) & 0x00100000)>>20)
#define PERVM_INTR_UNDERFL_INTR_20_WR(src)      (((u32)(src)<<20) & 0x00100000)
#define PERVM_INTR_UNDERFL_INTR_20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields pervm_intr_underfl_intr_19	 */
#define PERVM_INTR_UNDERFL_INTR_19_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_19_SHIFT                                     19
#define PERVM_INTR_UNDERFL_INTR_19_MASK                              0x00080000
#define PERVM_INTR_UNDERFL_INTR_19_RD(src)           (((src) & 0x00080000)>>19)
#define PERVM_INTR_UNDERFL_INTR_19_WR(src)      (((u32)(src)<<19) & 0x00080000)
#define PERVM_INTR_UNDERFL_INTR_19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields pervm_intr_underfl_intr_18	 */
#define PERVM_INTR_UNDERFL_INTR_18_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_18_SHIFT                                     18
#define PERVM_INTR_UNDERFL_INTR_18_MASK                              0x00040000
#define PERVM_INTR_UNDERFL_INTR_18_RD(src)           (((src) & 0x00040000)>>18)
#define PERVM_INTR_UNDERFL_INTR_18_WR(src)      (((u32)(src)<<18) & 0x00040000)
#define PERVM_INTR_UNDERFL_INTR_18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields pervm_intr_underfl_intr_17	 */
#define PERVM_INTR_UNDERFL_INTR_17_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_17_SHIFT                                     17
#define PERVM_INTR_UNDERFL_INTR_17_MASK                              0x00020000
#define PERVM_INTR_UNDERFL_INTR_17_RD(src)           (((src) & 0x00020000)>>17)
#define PERVM_INTR_UNDERFL_INTR_17_WR(src)      (((u32)(src)<<17) & 0x00020000)
#define PERVM_INTR_UNDERFL_INTR_17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields pervm_intr_underfl_intr_16	 */
#define PERVM_INTR_UNDERFL_INTR_16_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_16_SHIFT                                     16
#define PERVM_INTR_UNDERFL_INTR_16_MASK                              0x00010000
#define PERVM_INTR_UNDERFL_INTR_16_RD(src)           (((src) & 0x00010000)>>16)
#define PERVM_INTR_UNDERFL_INTR_16_WR(src)      (((u32)(src)<<16) & 0x00010000)
#define PERVM_INTR_UNDERFL_INTR_16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields pervm_intr_underfl_intr_15	 */
#define PERVM_INTR_UNDERFL_INTR_15_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_15_SHIFT                                     15
#define PERVM_INTR_UNDERFL_INTR_15_MASK                              0x00008000
#define PERVM_INTR_UNDERFL_INTR_15_RD(src)           (((src) & 0x00008000)>>15)
#define PERVM_INTR_UNDERFL_INTR_15_WR(src)      (((u32)(src)<<15) & 0x00008000)
#define PERVM_INTR_UNDERFL_INTR_15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields pervm_intr_underfl_intr_14	 */
#define PERVM_INTR_UNDERFL_INTR_14_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_14_SHIFT                                     14
#define PERVM_INTR_UNDERFL_INTR_14_MASK                              0x00004000
#define PERVM_INTR_UNDERFL_INTR_14_RD(src)           (((src) & 0x00004000)>>14)
#define PERVM_INTR_UNDERFL_INTR_14_WR(src)      (((u32)(src)<<14) & 0x00004000)
#define PERVM_INTR_UNDERFL_INTR_14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields pervm_intr_underfl_intr_13	 */
#define PERVM_INTR_UNDERFL_INTR_13_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_13_SHIFT                                     13
#define PERVM_INTR_UNDERFL_INTR_13_MASK                              0x00002000
#define PERVM_INTR_UNDERFL_INTR_13_RD(src)           (((src) & 0x00002000)>>13)
#define PERVM_INTR_UNDERFL_INTR_13_WR(src)      (((u32)(src)<<13) & 0x00002000)
#define PERVM_INTR_UNDERFL_INTR_13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields pervm_intr_underfl_intr_12	 */
#define PERVM_INTR_UNDERFL_INTR_12_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_12_SHIFT                                     12
#define PERVM_INTR_UNDERFL_INTR_12_MASK                              0x00001000
#define PERVM_INTR_UNDERFL_INTR_12_RD(src)           (((src) & 0x00001000)>>12)
#define PERVM_INTR_UNDERFL_INTR_12_WR(src)      (((u32)(src)<<12) & 0x00001000)
#define PERVM_INTR_UNDERFL_INTR_12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields pervm_intr_underfl_intr_11	 */
#define PERVM_INTR_UNDERFL_INTR_11_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_11_SHIFT                                     11
#define PERVM_INTR_UNDERFL_INTR_11_MASK                              0x00000800
#define PERVM_INTR_UNDERFL_INTR_11_RD(src)           (((src) & 0x00000800)>>11)
#define PERVM_INTR_UNDERFL_INTR_11_WR(src)      (((u32)(src)<<11) & 0x00000800)
#define PERVM_INTR_UNDERFL_INTR_11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields pervm_intr_underfl_intr_10	 */
#define PERVM_INTR_UNDERFL_INTR_10_WIDTH                                      1
#define PERVM_INTR_UNDERFL_INTR_10_SHIFT                                     10
#define PERVM_INTR_UNDERFL_INTR_10_MASK                              0x00000400
#define PERVM_INTR_UNDERFL_INTR_10_RD(src)           (((src) & 0x00000400)>>10)
#define PERVM_INTR_UNDERFL_INTR_10_WR(src)      (((u32)(src)<<10) & 0x00000400)
#define PERVM_INTR_UNDERFL_INTR_10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields pervm_intr_underfl_intr_9	 */
#define PERVM_INTR_UNDERFL_INTR_9_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_9_SHIFT                                       9
#define PERVM_INTR_UNDERFL_INTR_9_MASK                               0x00000200
#define PERVM_INTR_UNDERFL_INTR_9_RD(src)             (((src) & 0x00000200)>>9)
#define PERVM_INTR_UNDERFL_INTR_9_WR(src)        (((u32)(src)<<9) & 0x00000200)
#define PERVM_INTR_UNDERFL_INTR_9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields pervm_intr_underfl_intr_8	 */
#define PERVM_INTR_UNDERFL_INTR_8_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_8_SHIFT                                       8
#define PERVM_INTR_UNDERFL_INTR_8_MASK                               0x00000100
#define PERVM_INTR_UNDERFL_INTR_8_RD(src)             (((src) & 0x00000100)>>8)
#define PERVM_INTR_UNDERFL_INTR_8_WR(src)        (((u32)(src)<<8) & 0x00000100)
#define PERVM_INTR_UNDERFL_INTR_8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields pervm_intr_underfl_intr_7	 */
#define PERVM_INTR_UNDERFL_INTR_7_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_7_SHIFT                                       7
#define PERVM_INTR_UNDERFL_INTR_7_MASK                               0x00000080
#define PERVM_INTR_UNDERFL_INTR_7_RD(src)             (((src) & 0x00000080)>>7)
#define PERVM_INTR_UNDERFL_INTR_7_WR(src)        (((u32)(src)<<7) & 0x00000080)
#define PERVM_INTR_UNDERFL_INTR_7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields pervm_intr_underfl_intr_6	 */
#define PERVM_INTR_UNDERFL_INTR_6_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_6_SHIFT                                       6
#define PERVM_INTR_UNDERFL_INTR_6_MASK                               0x00000040
#define PERVM_INTR_UNDERFL_INTR_6_RD(src)             (((src) & 0x00000040)>>6)
#define PERVM_INTR_UNDERFL_INTR_6_WR(src)        (((u32)(src)<<6) & 0x00000040)
#define PERVM_INTR_UNDERFL_INTR_6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields pervm_intr_underfl_intr_5	 */
#define PERVM_INTR_UNDERFL_INTR_5_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_5_SHIFT                                       5
#define PERVM_INTR_UNDERFL_INTR_5_MASK                               0x00000020
#define PERVM_INTR_UNDERFL_INTR_5_RD(src)             (((src) & 0x00000020)>>5)
#define PERVM_INTR_UNDERFL_INTR_5_WR(src)        (((u32)(src)<<5) & 0x00000020)
#define PERVM_INTR_UNDERFL_INTR_5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields pervm_intr_underfl_intr_4	 */
#define PERVM_INTR_UNDERFL_INTR_4_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_4_SHIFT                                       4
#define PERVM_INTR_UNDERFL_INTR_4_MASK                               0x00000010
#define PERVM_INTR_UNDERFL_INTR_4_RD(src)             (((src) & 0x00000010)>>4)
#define PERVM_INTR_UNDERFL_INTR_4_WR(src)        (((u32)(src)<<4) & 0x00000010)
#define PERVM_INTR_UNDERFL_INTR_4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields pervm_intr_underfl_intr_3	 */
#define PERVM_INTR_UNDERFL_INTR_3_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_3_SHIFT                                       3
#define PERVM_INTR_UNDERFL_INTR_3_MASK                               0x00000008
#define PERVM_INTR_UNDERFL_INTR_3_RD(src)             (((src) & 0x00000008)>>3)
#define PERVM_INTR_UNDERFL_INTR_3_WR(src)        (((u32)(src)<<3) & 0x00000008)
#define PERVM_INTR_UNDERFL_INTR_3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields pervm_intr_underfl_intr_2	 */
#define PERVM_INTR_UNDERFL_INTR_2_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_2_SHIFT                                       2
#define PERVM_INTR_UNDERFL_INTR_2_MASK                               0x00000004
#define PERVM_INTR_UNDERFL_INTR_2_RD(src)             (((src) & 0x00000004)>>2)
#define PERVM_INTR_UNDERFL_INTR_2_WR(src)        (((u32)(src)<<2) & 0x00000004)
#define PERVM_INTR_UNDERFL_INTR_2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields pervm_intr_underfl_intr_1	 */
#define PERVM_INTR_UNDERFL_INTR_1_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_1_SHIFT                                       1
#define PERVM_INTR_UNDERFL_INTR_1_MASK                               0x00000002
#define PERVM_INTR_UNDERFL_INTR_1_RD(src)             (((src) & 0x00000002)>>1)
#define PERVM_INTR_UNDERFL_INTR_1_WR(src)        (((u32)(src)<<1) & 0x00000002)
#define PERVM_INTR_UNDERFL_INTR_1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields pervm_intr_underfl_intr_0	 */
#define PERVM_INTR_UNDERFL_INTR_0_WIDTH                                       1
#define PERVM_INTR_UNDERFL_INTR_0_SHIFT                                       0
#define PERVM_INTR_UNDERFL_INTR_0_MASK                               0x00000001
#define PERVM_INTR_UNDERFL_INTR_0_RD(src)                (((src) & 0x00000001))
#define PERVM_INTR_UNDERFL_INTR_0_WR(src)           (((u32)(src)) & 0x00000001)
#define PERVM_INTR_UNDERFL_INTR_0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_pervm_fifo_underflow_intrMask	*/
/*    Mask Register Fields pervm_intr_underfl_intr_31Mask    */
#define PERVM_INTR_UNDERFL_INTR_31MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_31MASK_SHIFT                                 31
#define PERVM_INTR_UNDERFL_INTR_31MASK_MASK                          0x80000000
#define PERVM_INTR_UNDERFL_INTR_31MASK_RD(src)       (((src) & 0x80000000)>>31)
#define PERVM_INTR_UNDERFL_INTR_31MASK_WR(src)  (((u32)(src)<<31) & 0x80000000)
#define PERVM_INTR_UNDERFL_INTR_31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields pervm_intr_underfl_intr_30Mask    */
#define PERVM_INTR_UNDERFL_INTR_30MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_30MASK_SHIFT                                 30
#define PERVM_INTR_UNDERFL_INTR_30MASK_MASK                          0x40000000
#define PERVM_INTR_UNDERFL_INTR_30MASK_RD(src)       (((src) & 0x40000000)>>30)
#define PERVM_INTR_UNDERFL_INTR_30MASK_WR(src)  (((u32)(src)<<30) & 0x40000000)
#define PERVM_INTR_UNDERFL_INTR_30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields pervm_intr_underfl_intr_29Mask    */
#define PERVM_INTR_UNDERFL_INTR_29MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_29MASK_SHIFT                                 29
#define PERVM_INTR_UNDERFL_INTR_29MASK_MASK                          0x20000000
#define PERVM_INTR_UNDERFL_INTR_29MASK_RD(src)       (((src) & 0x20000000)>>29)
#define PERVM_INTR_UNDERFL_INTR_29MASK_WR(src)  (((u32)(src)<<29) & 0x20000000)
#define PERVM_INTR_UNDERFL_INTR_29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields pervm_intr_underfl_intr_28Mask    */
#define PERVM_INTR_UNDERFL_INTR_28MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_28MASK_SHIFT                                 28
#define PERVM_INTR_UNDERFL_INTR_28MASK_MASK                          0x10000000
#define PERVM_INTR_UNDERFL_INTR_28MASK_RD(src)       (((src) & 0x10000000)>>28)
#define PERVM_INTR_UNDERFL_INTR_28MASK_WR(src)  (((u32)(src)<<28) & 0x10000000)
#define PERVM_INTR_UNDERFL_INTR_28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields pervm_intr_underfl_intr_27Mask    */
#define PERVM_INTR_UNDERFL_INTR_27MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_27MASK_SHIFT                                 27
#define PERVM_INTR_UNDERFL_INTR_27MASK_MASK                          0x08000000
#define PERVM_INTR_UNDERFL_INTR_27MASK_RD(src)       (((src) & 0x08000000)>>27)
#define PERVM_INTR_UNDERFL_INTR_27MASK_WR(src)  (((u32)(src)<<27) & 0x08000000)
#define PERVM_INTR_UNDERFL_INTR_27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields pervm_intr_underfl_intr_26Mask    */
#define PERVM_INTR_UNDERFL_INTR_26MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_26MASK_SHIFT                                 26
#define PERVM_INTR_UNDERFL_INTR_26MASK_MASK                          0x04000000
#define PERVM_INTR_UNDERFL_INTR_26MASK_RD(src)       (((src) & 0x04000000)>>26)
#define PERVM_INTR_UNDERFL_INTR_26MASK_WR(src)  (((u32)(src)<<26) & 0x04000000)
#define PERVM_INTR_UNDERFL_INTR_26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields pervm_intr_underfl_intr_25Mask    */
#define PERVM_INTR_UNDERFL_INTR_25MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_25MASK_SHIFT                                 25
#define PERVM_INTR_UNDERFL_INTR_25MASK_MASK                          0x02000000
#define PERVM_INTR_UNDERFL_INTR_25MASK_RD(src)       (((src) & 0x02000000)>>25)
#define PERVM_INTR_UNDERFL_INTR_25MASK_WR(src)  (((u32)(src)<<25) & 0x02000000)
#define PERVM_INTR_UNDERFL_INTR_25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields pervm_intr_underfl_intr_24Mask    */
#define PERVM_INTR_UNDERFL_INTR_24MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_24MASK_SHIFT                                 24
#define PERVM_INTR_UNDERFL_INTR_24MASK_MASK                          0x01000000
#define PERVM_INTR_UNDERFL_INTR_24MASK_RD(src)       (((src) & 0x01000000)>>24)
#define PERVM_INTR_UNDERFL_INTR_24MASK_WR(src)  (((u32)(src)<<24) & 0x01000000)
#define PERVM_INTR_UNDERFL_INTR_24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields pervm_intr_underfl_intr_23Mask    */
#define PERVM_INTR_UNDERFL_INTR_23MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_23MASK_SHIFT                                 23
#define PERVM_INTR_UNDERFL_INTR_23MASK_MASK                          0x00800000
#define PERVM_INTR_UNDERFL_INTR_23MASK_RD(src)       (((src) & 0x00800000)>>23)
#define PERVM_INTR_UNDERFL_INTR_23MASK_WR(src)  (((u32)(src)<<23) & 0x00800000)
#define PERVM_INTR_UNDERFL_INTR_23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields pervm_intr_underfl_intr_22Mask    */
#define PERVM_INTR_UNDERFL_INTR_22MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_22MASK_SHIFT                                 22
#define PERVM_INTR_UNDERFL_INTR_22MASK_MASK                          0x00400000
#define PERVM_INTR_UNDERFL_INTR_22MASK_RD(src)       (((src) & 0x00400000)>>22)
#define PERVM_INTR_UNDERFL_INTR_22MASK_WR(src)  (((u32)(src)<<22) & 0x00400000)
#define PERVM_INTR_UNDERFL_INTR_22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields pervm_intr_underfl_intr_21Mask    */
#define PERVM_INTR_UNDERFL_INTR_21MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_21MASK_SHIFT                                 21
#define PERVM_INTR_UNDERFL_INTR_21MASK_MASK                          0x00200000
#define PERVM_INTR_UNDERFL_INTR_21MASK_RD(src)       (((src) & 0x00200000)>>21)
#define PERVM_INTR_UNDERFL_INTR_21MASK_WR(src)  (((u32)(src)<<21) & 0x00200000)
#define PERVM_INTR_UNDERFL_INTR_21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields pervm_intr_underfl_intr_20Mask    */
#define PERVM_INTR_UNDERFL_INTR_20MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_20MASK_SHIFT                                 20
#define PERVM_INTR_UNDERFL_INTR_20MASK_MASK                          0x00100000
#define PERVM_INTR_UNDERFL_INTR_20MASK_RD(src)       (((src) & 0x00100000)>>20)
#define PERVM_INTR_UNDERFL_INTR_20MASK_WR(src)  (((u32)(src)<<20) & 0x00100000)
#define PERVM_INTR_UNDERFL_INTR_20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields pervm_intr_underfl_intr_19Mask    */
#define PERVM_INTR_UNDERFL_INTR_19MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_19MASK_SHIFT                                 19
#define PERVM_INTR_UNDERFL_INTR_19MASK_MASK                          0x00080000
#define PERVM_INTR_UNDERFL_INTR_19MASK_RD(src)       (((src) & 0x00080000)>>19)
#define PERVM_INTR_UNDERFL_INTR_19MASK_WR(src)  (((u32)(src)<<19) & 0x00080000)
#define PERVM_INTR_UNDERFL_INTR_19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields pervm_intr_underfl_intr_18Mask    */
#define PERVM_INTR_UNDERFL_INTR_18MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_18MASK_SHIFT                                 18
#define PERVM_INTR_UNDERFL_INTR_18MASK_MASK                          0x00040000
#define PERVM_INTR_UNDERFL_INTR_18MASK_RD(src)       (((src) & 0x00040000)>>18)
#define PERVM_INTR_UNDERFL_INTR_18MASK_WR(src)  (((u32)(src)<<18) & 0x00040000)
#define PERVM_INTR_UNDERFL_INTR_18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields pervm_intr_underfl_intr_17Mask    */
#define PERVM_INTR_UNDERFL_INTR_17MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_17MASK_SHIFT                                 17
#define PERVM_INTR_UNDERFL_INTR_17MASK_MASK                          0x00020000
#define PERVM_INTR_UNDERFL_INTR_17MASK_RD(src)       (((src) & 0x00020000)>>17)
#define PERVM_INTR_UNDERFL_INTR_17MASK_WR(src)  (((u32)(src)<<17) & 0x00020000)
#define PERVM_INTR_UNDERFL_INTR_17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields pervm_intr_underfl_intr_16Mask    */
#define PERVM_INTR_UNDERFL_INTR_16MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_16MASK_SHIFT                                 16
#define PERVM_INTR_UNDERFL_INTR_16MASK_MASK                          0x00010000
#define PERVM_INTR_UNDERFL_INTR_16MASK_RD(src)       (((src) & 0x00010000)>>16)
#define PERVM_INTR_UNDERFL_INTR_16MASK_WR(src)  (((u32)(src)<<16) & 0x00010000)
#define PERVM_INTR_UNDERFL_INTR_16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields pervm_intr_underfl_intr_15Mask    */
#define PERVM_INTR_UNDERFL_INTR_15MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_15MASK_SHIFT                                 15
#define PERVM_INTR_UNDERFL_INTR_15MASK_MASK                          0x00008000
#define PERVM_INTR_UNDERFL_INTR_15MASK_RD(src)       (((src) & 0x00008000)>>15)
#define PERVM_INTR_UNDERFL_INTR_15MASK_WR(src)  (((u32)(src)<<15) & 0x00008000)
#define PERVM_INTR_UNDERFL_INTR_15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields pervm_intr_underfl_intr_14Mask    */
#define PERVM_INTR_UNDERFL_INTR_14MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_14MASK_SHIFT                                 14
#define PERVM_INTR_UNDERFL_INTR_14MASK_MASK                          0x00004000
#define PERVM_INTR_UNDERFL_INTR_14MASK_RD(src)       (((src) & 0x00004000)>>14)
#define PERVM_INTR_UNDERFL_INTR_14MASK_WR(src)  (((u32)(src)<<14) & 0x00004000)
#define PERVM_INTR_UNDERFL_INTR_14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields pervm_intr_underfl_intr_13Mask    */
#define PERVM_INTR_UNDERFL_INTR_13MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_13MASK_SHIFT                                 13
#define PERVM_INTR_UNDERFL_INTR_13MASK_MASK                          0x00002000
#define PERVM_INTR_UNDERFL_INTR_13MASK_RD(src)       (((src) & 0x00002000)>>13)
#define PERVM_INTR_UNDERFL_INTR_13MASK_WR(src)  (((u32)(src)<<13) & 0x00002000)
#define PERVM_INTR_UNDERFL_INTR_13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields pervm_intr_underfl_intr_12Mask    */
#define PERVM_INTR_UNDERFL_INTR_12MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_12MASK_SHIFT                                 12
#define PERVM_INTR_UNDERFL_INTR_12MASK_MASK                          0x00001000
#define PERVM_INTR_UNDERFL_INTR_12MASK_RD(src)       (((src) & 0x00001000)>>12)
#define PERVM_INTR_UNDERFL_INTR_12MASK_WR(src)  (((u32)(src)<<12) & 0x00001000)
#define PERVM_INTR_UNDERFL_INTR_12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields pervm_intr_underfl_intr_11Mask    */
#define PERVM_INTR_UNDERFL_INTR_11MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_11MASK_SHIFT                                 11
#define PERVM_INTR_UNDERFL_INTR_11MASK_MASK                          0x00000800
#define PERVM_INTR_UNDERFL_INTR_11MASK_RD(src)       (((src) & 0x00000800)>>11)
#define PERVM_INTR_UNDERFL_INTR_11MASK_WR(src)  (((u32)(src)<<11) & 0x00000800)
#define PERVM_INTR_UNDERFL_INTR_11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields pervm_intr_underfl_intr_10Mask    */
#define PERVM_INTR_UNDERFL_INTR_10MASK_WIDTH                                  1
#define PERVM_INTR_UNDERFL_INTR_10MASK_SHIFT                                 10
#define PERVM_INTR_UNDERFL_INTR_10MASK_MASK                          0x00000400
#define PERVM_INTR_UNDERFL_INTR_10MASK_RD(src)       (((src) & 0x00000400)>>10)
#define PERVM_INTR_UNDERFL_INTR_10MASK_WR(src)  (((u32)(src)<<10) & 0x00000400)
#define PERVM_INTR_UNDERFL_INTR_10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields pervm_intr_underfl_intr_9Mask    */
#define PERVM_INTR_UNDERFL_INTR_9MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_9MASK_SHIFT                                   9
#define PERVM_INTR_UNDERFL_INTR_9MASK_MASK                           0x00000200
#define PERVM_INTR_UNDERFL_INTR_9MASK_RD(src)         (((src) & 0x00000200)>>9)
#define PERVM_INTR_UNDERFL_INTR_9MASK_WR(src)    (((u32)(src)<<9) & 0x00000200)
#define PERVM_INTR_UNDERFL_INTR_9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields pervm_intr_underfl_intr_8Mask    */
#define PERVM_INTR_UNDERFL_INTR_8MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_8MASK_SHIFT                                   8
#define PERVM_INTR_UNDERFL_INTR_8MASK_MASK                           0x00000100
#define PERVM_INTR_UNDERFL_INTR_8MASK_RD(src)         (((src) & 0x00000100)>>8)
#define PERVM_INTR_UNDERFL_INTR_8MASK_WR(src)    (((u32)(src)<<8) & 0x00000100)
#define PERVM_INTR_UNDERFL_INTR_8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields pervm_intr_underfl_intr_7Mask    */
#define PERVM_INTR_UNDERFL_INTR_7MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_7MASK_SHIFT                                   7
#define PERVM_INTR_UNDERFL_INTR_7MASK_MASK                           0x00000080
#define PERVM_INTR_UNDERFL_INTR_7MASK_RD(src)         (((src) & 0x00000080)>>7)
#define PERVM_INTR_UNDERFL_INTR_7MASK_WR(src)    (((u32)(src)<<7) & 0x00000080)
#define PERVM_INTR_UNDERFL_INTR_7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields pervm_intr_underfl_intr_6Mask    */
#define PERVM_INTR_UNDERFL_INTR_6MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_6MASK_SHIFT                                   6
#define PERVM_INTR_UNDERFL_INTR_6MASK_MASK                           0x00000040
#define PERVM_INTR_UNDERFL_INTR_6MASK_RD(src)         (((src) & 0x00000040)>>6)
#define PERVM_INTR_UNDERFL_INTR_6MASK_WR(src)    (((u32)(src)<<6) & 0x00000040)
#define PERVM_INTR_UNDERFL_INTR_6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields pervm_intr_underfl_intr_5Mask    */
#define PERVM_INTR_UNDERFL_INTR_5MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_5MASK_SHIFT                                   5
#define PERVM_INTR_UNDERFL_INTR_5MASK_MASK                           0x00000020
#define PERVM_INTR_UNDERFL_INTR_5MASK_RD(src)         (((src) & 0x00000020)>>5)
#define PERVM_INTR_UNDERFL_INTR_5MASK_WR(src)    (((u32)(src)<<5) & 0x00000020)
#define PERVM_INTR_UNDERFL_INTR_5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields pervm_intr_underfl_intr_4Mask    */
#define PERVM_INTR_UNDERFL_INTR_4MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_4MASK_SHIFT                                   4
#define PERVM_INTR_UNDERFL_INTR_4MASK_MASK                           0x00000010
#define PERVM_INTR_UNDERFL_INTR_4MASK_RD(src)         (((src) & 0x00000010)>>4)
#define PERVM_INTR_UNDERFL_INTR_4MASK_WR(src)    (((u32)(src)<<4) & 0x00000010)
#define PERVM_INTR_UNDERFL_INTR_4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields pervm_intr_underfl_intr_3Mask    */
#define PERVM_INTR_UNDERFL_INTR_3MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_3MASK_SHIFT                                   3
#define PERVM_INTR_UNDERFL_INTR_3MASK_MASK                           0x00000008
#define PERVM_INTR_UNDERFL_INTR_3MASK_RD(src)         (((src) & 0x00000008)>>3)
#define PERVM_INTR_UNDERFL_INTR_3MASK_WR(src)    (((u32)(src)<<3) & 0x00000008)
#define PERVM_INTR_UNDERFL_INTR_3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields pervm_intr_underfl_intr_2Mask    */
#define PERVM_INTR_UNDERFL_INTR_2MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_2MASK_SHIFT                                   2
#define PERVM_INTR_UNDERFL_INTR_2MASK_MASK                           0x00000004
#define PERVM_INTR_UNDERFL_INTR_2MASK_RD(src)         (((src) & 0x00000004)>>2)
#define PERVM_INTR_UNDERFL_INTR_2MASK_WR(src)    (((u32)(src)<<2) & 0x00000004)
#define PERVM_INTR_UNDERFL_INTR_2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields pervm_intr_underfl_intr_1Mask    */
#define PERVM_INTR_UNDERFL_INTR_1MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_1MASK_SHIFT                                   1
#define PERVM_INTR_UNDERFL_INTR_1MASK_MASK                           0x00000002
#define PERVM_INTR_UNDERFL_INTR_1MASK_RD(src)         (((src) & 0x00000002)>>1)
#define PERVM_INTR_UNDERFL_INTR_1MASK_WR(src)    (((u32)(src)<<1) & 0x00000002)
#define PERVM_INTR_UNDERFL_INTR_1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields pervm_intr_underfl_intr_0Mask    */
#define PERVM_INTR_UNDERFL_INTR_0MASK_WIDTH                                   1
#define PERVM_INTR_UNDERFL_INTR_0MASK_SHIFT                                   0
#define PERVM_INTR_UNDERFL_INTR_0MASK_MASK                           0x00000001
#define PERVM_INTR_UNDERFL_INTR_0MASK_RD(src)            (((src) & 0x00000001))
#define PERVM_INTR_UNDERFL_INTR_0MASK_WR(src)       (((u32)(src)) & 0x00000001)
#define PERVM_INTR_UNDERFL_INTR_0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_mbox_intr_fifo_overflow_intr	*/ 
/*	 Fields acrfifoctl_overfl_intr	 */
#define ACRFIFOCTL_OVERFL_INTR_WIDTH                                          1
#define ACRFIFOCTL_OVERFL_INTR_SHIFT                                          5
#define ACRFIFOCTL_OVERFL_INTR_MASK                                  0x00000020
#define ACRFIFOCTL_OVERFL_INTR_RD(src)                (((src) & 0x00000020)>>5)
#define ACRFIFOCTL_OVERFL_INTR_WR(src)           (((u32)(src)<<5) & 0x00000020)
#define ACRFIFOCTL_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields sab_intr_overfl_intr	 */
#define SAB_INTR_OVERFL_INTR_WIDTH                                            1
#define SAB_INTR_OVERFL_INTR_SHIFT                                            4
#define SAB_INTR_OVERFL_INTR_MASK                                    0x00000010
#define SAB_INTR_OVERFL_INTR_RD(src)                  (((src) & 0x00000010)>>4)
#define SAB_INTR_OVERFL_INTR_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define SAB_INTR_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_rb_amareq_afifo_overfl_intr	 */
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_WIDTH                                1
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_SHIFT                                3
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_MASK                        0x00000008
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_RD(src)      (((src) & 0x00000008)>>3)
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields intr_bresp_ctrl_overfl_intr_vc0	 */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_WIDTH                                 1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_SHIFT                                 2
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_MASK                         0x00000004
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_RD(src)       (((src) & 0x00000004)>>2)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_WR(src)  (((u32)(src)<<2) & 0x00000004)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields intr_bresp_ctrl_overfl_intr_vc1	 */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_WIDTH                                 1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_SHIFT                                 1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_MASK                         0x00000002
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_RD(src)       (((src) & 0x00000002)>>1)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_WR(src)  (((u32)(src)<<1) & 0x00000002)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields intr_bresp_ctrl_overfl_intr_vc2	 */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_WIDTH                                 1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_SHIFT                                 0
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_MASK                         0x00000001
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_RD(src)          (((src) & 0x00000001))
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_WR(src)     (((u32)(src)) & 0x00000001)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_mbox_intr_fifo_overflow_intrMask	*/
/*    Mask Register Fields acrfifoctl_overfl_intrMask    */
#define ACRFIFOCTL_OVERFL_INTRMASK_WIDTH                                      1
#define ACRFIFOCTL_OVERFL_INTRMASK_SHIFT                                      5
#define ACRFIFOCTL_OVERFL_INTRMASK_MASK                              0x00000020
#define ACRFIFOCTL_OVERFL_INTRMASK_RD(src)            (((src) & 0x00000020)>>5)
#define ACRFIFOCTL_OVERFL_INTRMASK_WR(src)       (((u32)(src)<<5) & 0x00000020)
#define ACRFIFOCTL_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields sab_intr_overfl_intrMask    */
#define SAB_INTR_OVERFL_INTRMASK_WIDTH                                        1
#define SAB_INTR_OVERFL_INTRMASK_SHIFT                                        4
#define SAB_INTR_OVERFL_INTRMASK_MASK                                0x00000010
#define SAB_INTR_OVERFL_INTRMASK_RD(src)              (((src) & 0x00000010)>>4)
#define SAB_INTR_OVERFL_INTRMASK_WR(src)         (((u32)(src)<<4) & 0x00000010)
#define SAB_INTR_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields mbox_rb_amareq_afifo_overfl_intrMask    */
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_WIDTH                            1
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_SHIFT                            3
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_MASK                    0x00000008
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_RD(src)  (((src) & 0x00000008)>>3)
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define MBOX_RB_AMAREQ_AFIFO_OVERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields intr_bresp_ctrl_overfl_intr_vc0Mask    */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_WIDTH                             1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_SHIFT                             2
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_MASK                     0x00000004
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_RD(src)   (((src) & 0x00000004)>>2)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC0MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields intr_bresp_ctrl_overfl_intr_vc1Mask    */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_WIDTH                             1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_SHIFT                             1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_MASK                     0x00000002
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_RD(src)   (((src) & 0x00000002)>>1)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields intr_bresp_ctrl_overfl_intr_vc2Mask    */
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_WIDTH                             1
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_SHIFT                             0
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_MASK                     0x00000001
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_RD(src)      (((src) & 0x00000001))
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define INTR_BRESP_CTRL_OVERFL_INTR_VC2MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_mbox_intr_fifo_underflow_intr	*/ 
/*	 Fields acrfifoctl_underfl_intr	 */
#define ACRFIFOCTL_UNDERFL_INTR_WIDTH                                         1
#define ACRFIFOCTL_UNDERFL_INTR_SHIFT                                         5
#define ACRFIFOCTL_UNDERFL_INTR_MASK                                 0x00000020
#define ACRFIFOCTL_UNDERFL_INTR_RD(src)               (((src) & 0x00000020)>>5)
#define ACRFIFOCTL_UNDERFL_INTR_WR(src)          (((u32)(src)<<5) & 0x00000020)
#define ACRFIFOCTL_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields sab_intr_underfl_intr	 */
#define SAB_INTR_UNDERFL_INTR_WIDTH                                           1
#define SAB_INTR_UNDERFL_INTR_SHIFT                                           4
#define SAB_INTR_UNDERFL_INTR_MASK                                   0x00000010
#define SAB_INTR_UNDERFL_INTR_RD(src)                 (((src) & 0x00000010)>>4)
#define SAB_INTR_UNDERFL_INTR_WR(src)            (((u32)(src)<<4) & 0x00000010)
#define SAB_INTR_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields mbox_rb_amareq_afifo_underfl_intr	 */
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_WIDTH                               1
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_SHIFT                               3
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_MASK                       0x00000008
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_RD(src)     (((src) & 0x00000008)>>3)
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTR_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields intr_bresp_ctrl_underfl_intr_vc0	 */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_WIDTH                                1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_SHIFT                                2
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_MASK                        0x00000004
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_RD(src)      (((src) & 0x00000004)>>2)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields intr_bresp_ctrl_underfl_intr_vc1	 */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_WIDTH                                1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_SHIFT                                1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_MASK                        0x00000002
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_RD(src)      (((src) & 0x00000002)>>1)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields intr_bresp_ctrl_underfl_intr_vc2	 */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_WIDTH                                1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_SHIFT                                0
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_MASK                        0x00000001
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_RD(src)         (((src) & 0x00000001))
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_WR(src)    (((u32)(src)) & 0x00000001)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_mbox_intr_fifo_underflow_intrMask	*/
/*    Mask Register Fields acrfifoctl_underfl_intrMask    */
#define ACRFIFOCTL_UNDERFL_INTRMASK_WIDTH                                     1
#define ACRFIFOCTL_UNDERFL_INTRMASK_SHIFT                                     5
#define ACRFIFOCTL_UNDERFL_INTRMASK_MASK                             0x00000020
#define ACRFIFOCTL_UNDERFL_INTRMASK_RD(src)           (((src) & 0x00000020)>>5)
#define ACRFIFOCTL_UNDERFL_INTRMASK_WR(src)      (((u32)(src)<<5) & 0x00000020)
#define ACRFIFOCTL_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields sab_intr_underfl_intrMask    */
#define SAB_INTR_UNDERFL_INTRMASK_WIDTH                                       1
#define SAB_INTR_UNDERFL_INTRMASK_SHIFT                                       4
#define SAB_INTR_UNDERFL_INTRMASK_MASK                               0x00000010
#define SAB_INTR_UNDERFL_INTRMASK_RD(src)             (((src) & 0x00000010)>>4)
#define SAB_INTR_UNDERFL_INTRMASK_WR(src)        (((u32)(src)<<4) & 0x00000010)
#define SAB_INTR_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields mbox_rb_amareq_afifo_underfl_intrMask    */
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_WIDTH                           1
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_SHIFT                           3
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_MASK                   0x00000008
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_RD(src) \
                                                     (((src) & 0x00000008)>>3)
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_WR(src) \
                                                 (((u32)(src)<<3) & 0x00000008)
#define MBOX_RB_AMAREQ_AFIFO_UNDERFL_INTRMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields intr_bresp_ctrl_underfl_intr_vc0Mask    */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_WIDTH                            1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_SHIFT                            2
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_MASK                    0x00000004
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_RD(src)  (((src) & 0x00000004)>>2)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_WR(src) \
                                                 (((u32)(src)<<2) & 0x00000004)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC0MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields intr_bresp_ctrl_underfl_intr_vc1Mask    */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_WIDTH                            1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_SHIFT                            1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_MASK                    0x00000002
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_RD(src)  (((src) & 0x00000002)>>1)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_WR(src) \
                                                 (((u32)(src)<<1) & 0x00000002)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields intr_bresp_ctrl_underfl_intr_vc2Mask    */
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_WIDTH                            1
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_SHIFT                            0
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_MASK                    0x00000001
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_RD(src)     (((src) & 0x00000001))
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_WR(src) \
                                                    (((u32)(src)) & 0x00000001)
#define INTR_BRESP_CTRL_UNDERFL_INTR_VC2MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register csr_qm_pervm_mbox_temp_buffer_full	*/ 
/*	 Fields temp_buffer_full	 */
#define TEMP_BUFFER_FULL_WIDTH                                               32
#define TEMP_BUFFER_FULL_SHIFT                                                0
#define TEMP_BUFFER_FULL_MASK                                        0xffffffff
#define TEMP_BUFFER_FULL_RD(src)                         (((src) & 0xffffffff))
#define TEMP_BUFFER_FULL_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_tbu_shim_ram_margin	*/ 
/*	 Fields tbu_ram1_test1	 */
#define TBU_RAM1_TEST1_WIDTH                                                  1
#define TBU_RAM1_TEST1_SHIFT                                                  7
#define TBU_RAM1_TEST1_MASK                                          0x00000080
#define TBU_RAM1_TEST1_RD(src)                        (((src) & 0x00000080)>>7)
#define TBU_RAM1_TEST1_WR(src)                   (((u32)(src)<<7) & 0x00000080)
#define TBU_RAM1_TEST1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields tbu_ram1_rme	 */
#define TBU_RAM1_RME_WIDTH                                                    1
#define TBU_RAM1_RME_SHIFT                                                    6
#define TBU_RAM1_RME_MASK                                            0x00000040
#define TBU_RAM1_RME_RD(src)                          (((src) & 0x00000040)>>6)
#define TBU_RAM1_RME_WR(src)                     (((u32)(src)<<6) & 0x00000040)
#define TBU_RAM1_RME_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields tbu_ram1_rm	 */
#define TBU_RAM1_RM_WIDTH                                                     2
#define TBU_RAM1_RM_SHIFT                                                     4
#define TBU_RAM1_RM_MASK                                             0x00000030
#define TBU_RAM1_RM_RD(src)                           (((src) & 0x00000030)>>4)
#define TBU_RAM1_RM_WR(src)                      (((u32)(src)<<4) & 0x00000030)
#define TBU_RAM1_RM_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields tbu_ram0_test1	 */
#define TBU_RAM0_TEST1_WIDTH                                                  1
#define TBU_RAM0_TEST1_SHIFT                                                  3
#define TBU_RAM0_TEST1_MASK                                          0x00000008
#define TBU_RAM0_TEST1_RD(src)                        (((src) & 0x00000008)>>3)
#define TBU_RAM0_TEST1_WR(src)                   (((u32)(src)<<3) & 0x00000008)
#define TBU_RAM0_TEST1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields tbu_ram0_rme	 */
#define TBU_RAM0_RME_WIDTH                                                    1
#define TBU_RAM0_RME_SHIFT                                                    2
#define TBU_RAM0_RME_MASK                                            0x00000004
#define TBU_RAM0_RME_RD(src)                          (((src) & 0x00000004)>>2)
#define TBU_RAM0_RME_WR(src)                     (((u32)(src)<<2) & 0x00000004)
#define TBU_RAM0_RME_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields tbu_ram0_rm	 */
#define TBU_RAM0_RM_WIDTH                                                     2
#define TBU_RAM0_RM_SHIFT                                                     0
#define TBU_RAM0_RM_MASK                                             0x00000003
#define TBU_RAM0_RM_RD(src)                              (((src) & 0x00000003))
#define TBU_RAM0_RM_WR(src)                         (((u32)(src)) & 0x00000003)
#define TBU_RAM0_RM_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register csr_mpic_intr_status	*/ 
/*	 Fields mpic_intr	 */
#define MPIC_INTR_WIDTH                                                      32
#define MPIC_INTR_SHIFT                                                       0
#define MPIC_INTR_MASK                                               0xffffffff
#define MPIC_INTR_RD(src)                                (((src) & 0xffffffff))
#define MPIC_INTR_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register csr_mpic_sab_intr_status	*/ 
/*	 Fields mpic_sab_intr	 */
#define MPIC_SAB_INTR_WIDTH                                                   1
#define MPIC_SAB_INTR_SHIFT                                                   0
#define MPIC_SAB_INTR_MASK                                           0x00000001
#define MPIC_SAB_INTR_RD(src)                            (((src) & 0x00000001))
#define MPIC_SAB_INTR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define QM_CLKRST_CSR_BASE_ADDR			0x01f60c000ULL

/*    Address QM_CLKRST_CSR  Registers */
#define QM_SRST_ADDR                                                 0x00000200
#define QM_SRST_DEFAULT                                              0x00000003
#define QM_CLKEN_ADDR                                                0x00000208
#define QM_CLKEN_DEFAULT                                             0x00000000

/*	Register qm_srst	*/ 
/*	 Fields qm_reset	 */
#define QM_RESET_WIDTH                                                        1
#define QM_RESET_SHIFT                                                        1
#define QM_RESET_MASK                                                0x00000002
#define QM_RESET_RD(src)                              (((src) & 0x00000002)>>1)
#define QM_RESET_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define QM_RESET_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields csr_reset	 */
#define CSR_RESET_WIDTH                                                       1
#define CSR_RESET_SHIFT                                                       0
#define CSR_RESET_MASK                                               0x00000001
#define CSR_RESET_RD(src)                                (((src) & 0x00000001))
#define CSR_RESET_WR(src)                           (((u32)(src)) & 0x00000001)
#define CSR_RESET_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register qm_clken	*/ 
/*	 Fields qm_clken	 */
#define QM_CLKEN_WIDTH                                                        1
#define QM_CLKEN_SHIFT                                                        1
#define QM_CLKEN_MASK                                                0x00000002
#define QM_CLKEN_RD(src)                              (((src) & 0x00000002)>>1)
#define QM_CLKEN_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define QM_CLKEN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields csr_clken	 */
#define CSR_CLKEN_WIDTH                                                       1
#define CSR_CLKEN_SHIFT                                                       0
#define CSR_CLKEN_MASK                                               0x00000001
#define CSR_CLKEN_RD(src)                                (((src) & 0x00000001))
#define CSR_CLKEN_WR(src)                           (((u32)(src)) & 0x00000001)
#define CSR_CLKEN_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define REGSPEC_GLBL_DIAG_CSR_BASE_ADDR			0x01f60d000ULL

/*    Address GLBL_DIAG_CSR  Registers */
#define REGSPEC_CFG_DIAG_SEL_ADDR                                    0x00000000
#define REGSPEC_CFG_DIAG_SEL_DEFAULT                                 0x00000000
#define REGSPEC_CFG_READ_BW_LAT_ADDR_MASK_ADDR                       0x00000004
#define REGSPEC_CFG_READ_BW_LAT_ADDR_MASK_DEFAULT                    0x00000000
#define REGSPEC_CFG_READ_BW_LAT_ADDR_PAT_ADDR                        0x00000008
#define REGSPEC_CFG_READ_BW_LAT_ADDR_PAT_DEFAULT                     0xffffffff
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_MASK_ADDR                      0x0000000c
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_MASK_DEFAULT                   0x00000000
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_PAT_ADDR                       0x00000010
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_PAT_DEFAULT                    0xffffffff
#define REGSPEC_CFG_DIAG_START_STOP_ADDR                             0x00000014
#define REGSPEC_CFG_DIAG_START_STOP_DEFAULT                          0x0000001f
#define REGSPEC_CFG_BW_MSTR_STOP_CNT_ADDR                            0x00000018
#define REGSPEC_CFG_BW_MSTR_STOP_CNT_DEFAULT                         0x00040004
#define REGSPEC_CFG_BW_SLV_STOP_CNT_ADDR                             0x0000001c
#define REGSPEC_CFG_BW_SLV_STOP_CNT_DEFAULT                          0x00040004
#define REGSPEC_STS_READ_LATENCY_OUTPUT_ADDR                         0x00000020
#define REGSPEC_STS_READ_LATENCY_OUTPUT_DEFAULT                      0x00000000
#define REGSPEC_STS_AXI_MRD_BW_CLK_CNT_ADDR                          0x00000024
#define REGSPEC_STS_AXI_MRD_BW_CLK_CNT_DEFAULT                       0x00000000
#define REGSPEC_STS_AXI_MRD_BW_BYTE_CNT_ADDR                         0x00000028
#define REGSPEC_STS_AXI_MRD_BW_BYTE_CNT_DEFAULT                      0x00000000
#define REGSPEC_STS_AXI_MWR_BW_CLK_CNT_ADDR                          0x0000002c
#define REGSPEC_STS_AXI_MWR_BW_CLK_CNT_DEFAULT                       0x00000000
#define REGSPEC_STS_AXI_MWR_BW_BYTE_CNT_ADDR                         0x00000030
#define REGSPEC_STS_AXI_MWR_BW_BYTE_CNT_DEFAULT                      0x00000000
#define REGSPEC_STS_AXI_SRD_BW_CLK_CNT_ADDR                          0x00000034
#define REGSPEC_STS_AXI_SRD_BW_CLK_CNT_DEFAULT                       0x00000000
#define REGSPEC_STS_AXI_SRD_BW_BYTE_CNT_ADDR                         0x00000038
#define REGSPEC_STS_AXI_SRD_BW_BYTE_CNT_DEFAULT                      0x00000000
#define REGSPEC_STS_AXI_SWR_BW_CLK_CNT_ADDR                          0x0000003c
#define REGSPEC_STS_AXI_SWR_BW_CLK_CNT_DEFAULT                       0x00000000
#define REGSPEC_STS_AXI_SWR_BW_BYTE_CNT_ADDR                         0x00000040
#define REGSPEC_STS_AXI_SWR_BW_BYTE_CNT_DEFAULT                      0x00000000
#define REGSPEC_CFG_DBG_TRIG_CTRL_ADDR                               0x00000044
#define REGSPEC_CFG_DBG_TRIG_CTRL_DEFAULT                            0x00000000
#define REGSPEC_CFG_DBG_PAT_REG_0_ADDR                               0x00000048
#define REGSPEC_CFG_DBG_PAT_REG_0_DEFAULT                            0x00000000
#define REGSPEC_CFG_DBG_PAT_MASK_REG_0_ADDR                          0x0000004c
#define REGSPEC_CFG_DBG_PAT_MASK_REG_0_DEFAULT                       0x00000000
#define REGSPEC_CFG_DBG_PAT_REG_1_ADDR                               0x00000050
#define REGSPEC_CFG_DBG_PAT_REG_1_DEFAULT                            0x00000000
#define REGSPEC_CFG_DBG_PAT_MASK_REG_1_ADDR                          0x00000054
#define REGSPEC_CFG_DBG_PAT_MASK_REG_1_DEFAULT                       0x00000000
#define REGSPEC_DBG_TRIG_OUT_ADDR                                    0x00000058
#define REGSPEC_DBG_TRIG_OUT_DEFAULT                                 0x00000000
#define REGSPEC_DBG_TRIG_INT_ADDR                                    0x0000005c
#define REGSPEC_DBG_TRIG_INT_DEFAULT                                 0x00000000
#define REGSPEC_DBG_TRIG_INTMASK_ADDR                                0x00000060
#define REGSPEC_INTR_STS_ADDR                                        0x00000064
#define REGSPEC_INTR_STS_DEFAULT                                     0x00000000
#define REGSPEC_CFG_MEM_ECC_BYPASS_ADDR                              0x00000068
#define REGSPEC_CFG_MEM_ECC_BYPASS_DEFAULT                           0x00000000
#define REGSPEC_CFG_MEM_PWRDN_DIS_CFG_PWRDN_ADDR                     0x0000006c
#define REGSPEC_CFG_MEM_PWRDN_DIS_CFG_PWRDN_DEFAULT                  0x00000000
#define REGSPEC_CFG_MEM_RAM_SHUTDOWN_ADDR                            0x00000070
#define REGSPEC_CFG_MEM_RAM_SHUTDOWN_DEFAULT                         0xffffffff
#define REGSPEC_BLOCK_MEM_RDY_ADDR                                   0x00000074
#define REGSPEC_BLOCK_MEM_RDY_DEFAULT                                0xffffffff
#define REGSPEC_STS_READ_LATENCY_TOT_READ_REQS_ADDR                  0x0000008c
#define REGSPEC_STS_READ_LATENCY_TOT_READ_REQS_DEFAULT               0x00000000
#define REGSPEC_CFG_LT_MSTR_STOP_CNT_ADDR                            0x00000090
#define REGSPEC_CFG_LT_MSTR_STOP_CNT_DEFAULT                         0x00040000
#define REGSPEC_CFG_READ_BW_LAT_ADDR_MASK_1_ADDR                     0x000000a0
#define REGSPEC_CFG_READ_BW_LAT_ADDR_MASK_1_DEFAULT                  0x00000000
#define REGSPEC_CFG_READ_BW_LAT_ADDR_PAT_1_ADDR                      0x000000a4
#define REGSPEC_CFG_READ_BW_LAT_ADDR_PAT_1_DEFAULT                   0x000003ff
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_MASK_1_ADDR                    0x000000a8
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_MASK_1_DEFAULT                 0x00000000
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_PAT_1_ADDR                     0x000000ac
#define REGSPEC_CFG_WRITE_BW_LAT_ADDR_PAT_1_DEFAULT                  0x000003ff
#define REGSPEC_DBG_BLOCK_AXI_ADDR                                   0x000000b4
#define REGSPEC_DBG_BLOCK_AXI_DEFAULT                                0x00000000
#define REGSPEC_DBG_BLOCK_NON_AXI_ADDR                               0x000000b8
#define REGSPEC_DBG_BLOCK_NON_AXI_DEFAULT                            0x00000000
#define REGSPEC_DBG_AXI_SHIM_OUT_ADDR                                0x000000bc
#define REGSPEC_DBG_AXI_SHIM_OUT_DEFAULT                             0x00000000
#define REGSPEC_CFG_MEM_PWRDN_DIS_CFG_ECC_PWRDN_ADDR                 0x000000c0
#define REGSPEC_CFG_MEM_PWRDN_DIS_CFG_ECC_PWRDN_DEFAULT              0x00000000

/*	Register CFG_DIAG_SEL	*/ 
/*	 Fields CFG_SHIM_BLK_DBUS_MUX_SELECT	 */
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_WIDTH                            1
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_SHIFT                           12
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_MASK                    0x00001000
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_RD(src) \
                                                    (((src) & 0x00001000)>>12)
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_WR(src) \
                                                (((u32)(src)<<12) & 0x00001000)
#define REGSPEC_CFG_SHIM_BLK_DBUS_MUX_SELECT_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields CFG_AXI_NON_AXI_MUX_SELECT	 */
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_WIDTH                              1
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_SHIFT                             11
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_MASK                      0x00000800
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_RD(src)   (((src) & 0x00000800)>>11)
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_WR(src) \
                                                (((u32)(src)<<11) & 0x00000800)
#define REGSPEC_CFG_AXI_NON_AXI_MUX_SELECT_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields CFG_MUX_SELECTOR	 */
#define REGSPEC_CFG_MUX_SELECTOR_WIDTH                                       11
#define REGSPEC_CFG_MUX_SELECTOR_SHIFT                                        0
#define REGSPEC_CFG_MUX_SELECTOR_MASK                                0x000007ff
#define REGSPEC_CFG_MUX_SELECTOR_RD(src)                 (((src) & 0x000007ff))
#define REGSPEC_CFG_MUX_SELECTOR_WR(src)            (((u32)(src)) & 0x000007ff)
#define REGSPEC_CFG_MUX_SELECTOR_SET(dst,src) \
                          (((dst) & ~0x000007ff) | (((u32)(src)) & 0x000007ff))

/*	Register CFG_READ_BW_LAT_ADDR_MASK	*/ 
/*	 Fields READ_ADDR_MASK	 */
#define REGSPEC_READ_ADDR_MASK_WIDTH                                         32
#define REGSPEC_READ_ADDR_MASK_SHIFT                                          0
#define REGSPEC_READ_ADDR_MASK_MASK                                  0xffffffff
#define REGSPEC_READ_ADDR_MASK_RD(src)                   (((src) & 0xffffffff))
#define REGSPEC_READ_ADDR_MASK_WR(src)              (((u32)(src)) & 0xffffffff)
#define REGSPEC_READ_ADDR_MASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_READ_BW_LAT_ADDR_PAT	*/ 
/*	 Fields READ_ADDR_PAT	 */
#define REGSPEC_READ_ADDR_PAT_WIDTH                                          32
#define REGSPEC_READ_ADDR_PAT_SHIFT                                           0
#define REGSPEC_READ_ADDR_PAT_MASK                                   0xffffffff
#define REGSPEC_READ_ADDR_PAT_RD(src)                    (((src) & 0xffffffff))
#define REGSPEC_READ_ADDR_PAT_WR(src)               (((u32)(src)) & 0xffffffff)
#define REGSPEC_READ_ADDR_PAT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_WRITE_BW_LAT_ADDR_MASK	*/ 
/*	 Fields WRITE_ADDR_MASK	 */
#define REGSPEC_WRITE_ADDR_MASK_WIDTH                                        32
#define REGSPEC_WRITE_ADDR_MASK_SHIFT                                         0
#define REGSPEC_WRITE_ADDR_MASK_MASK                                 0xffffffff
#define REGSPEC_WRITE_ADDR_MASK_RD(src)                  (((src) & 0xffffffff))
#define REGSPEC_WRITE_ADDR_MASK_WR(src)             (((u32)(src)) & 0xffffffff)
#define REGSPEC_WRITE_ADDR_MASK_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_WRITE_BW_LAT_ADDR_PAT	*/ 
/*	 Fields WRITE_ADDR_PAT	 */
#define REGSPEC_WRITE_ADDR_PAT_WIDTH                                         32
#define REGSPEC_WRITE_ADDR_PAT_SHIFT                                          0
#define REGSPEC_WRITE_ADDR_PAT_MASK                                  0xffffffff
#define REGSPEC_WRITE_ADDR_PAT_RD(src)                   (((src) & 0xffffffff))
#define REGSPEC_WRITE_ADDR_PAT_WR(src)              (((u32)(src)) & 0xffffffff)
#define REGSPEC_WRITE_ADDR_PAT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DIAG_START_STOP	*/ 
/*	 Fields START_MRD_LT	 */
#define REGSPEC_START_MRD_LT_WIDTH                                            1
#define REGSPEC_START_MRD_LT_SHIFT                                            4
#define REGSPEC_START_MRD_LT_MASK                                    0x00000010
#define REGSPEC_START_MRD_LT_RD(src)                  (((src) & 0x00000010)>>4)
#define REGSPEC_START_MRD_LT_WR(src)             (((u32)(src)<<4) & 0x00000010)
#define REGSPEC_START_MRD_LT_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields START_SRD_BW	 */
#define REGSPEC_START_SRD_BW_WIDTH                                            1
#define REGSPEC_START_SRD_BW_SHIFT                                            3
#define REGSPEC_START_SRD_BW_MASK                                    0x00000008
#define REGSPEC_START_SRD_BW_RD(src)                  (((src) & 0x00000008)>>3)
#define REGSPEC_START_SRD_BW_WR(src)             (((u32)(src)<<3) & 0x00000008)
#define REGSPEC_START_SRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields START_MRD_BW	 */
#define REGSPEC_START_MRD_BW_WIDTH                                            1
#define REGSPEC_START_MRD_BW_SHIFT                                            2
#define REGSPEC_START_MRD_BW_MASK                                    0x00000004
#define REGSPEC_START_MRD_BW_RD(src)                  (((src) & 0x00000004)>>2)
#define REGSPEC_START_MRD_BW_WR(src)             (((u32)(src)<<2) & 0x00000004)
#define REGSPEC_START_MRD_BW_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields START_SWR_BW	 */
#define REGSPEC_START_SWR_BW_WIDTH                                            1
#define REGSPEC_START_SWR_BW_SHIFT                                            1
#define REGSPEC_START_SWR_BW_MASK                                    0x00000002
#define REGSPEC_START_SWR_BW_RD(src)                  (((src) & 0x00000002)>>1)
#define REGSPEC_START_SWR_BW_WR(src)             (((u32)(src)<<1) & 0x00000002)
#define REGSPEC_START_SWR_BW_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields START_MWR_BW	 */
#define REGSPEC_START_MWR_BW_WIDTH                                            1
#define REGSPEC_START_MWR_BW_SHIFT                                            0
#define REGSPEC_START_MWR_BW_MASK                                    0x00000001
#define REGSPEC_START_MWR_BW_RD(src)                     (((src) & 0x00000001))
#define REGSPEC_START_MWR_BW_WR(src)                (((u32)(src)) & 0x00000001)
#define REGSPEC_START_MWR_BW_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_BW_MSTR_STOP_CNT	*/ 
/*	 Fields MSTR_STOP_RD_CNT	 */
#define REGSPEC_MSTR_STOP_RD_CNT_WIDTH                                       16
#define REGSPEC_MSTR_STOP_RD_CNT_SHIFT                                       16
#define REGSPEC_MSTR_STOP_RD_CNT_MASK                                0xffff0000
#define REGSPEC_MSTR_STOP_RD_CNT_RD(src)             (((src) & 0xffff0000)>>16)
#define REGSPEC_MSTR_STOP_RD_CNT_WR(src)        (((u32)(src)<<16) & 0xffff0000)
#define REGSPEC_MSTR_STOP_RD_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields MSTR_STOP_WR_CNT	 */
#define REGSPEC_MSTR_STOP_WR_CNT_WIDTH                                       16
#define REGSPEC_MSTR_STOP_WR_CNT_SHIFT                                        0
#define REGSPEC_MSTR_STOP_WR_CNT_MASK                                0x0000ffff
#define REGSPEC_MSTR_STOP_WR_CNT_RD(src)                 (((src) & 0x0000ffff))
#define REGSPEC_MSTR_STOP_WR_CNT_WR(src)            (((u32)(src)) & 0x0000ffff)
#define REGSPEC_MSTR_STOP_WR_CNT_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_BW_SLV_STOP_CNT	*/ 
/*	 Fields SLV_STOP_RD_CNT	 */
#define REGSPEC_SLV_STOP_RD_CNT_WIDTH                                        16
#define REGSPEC_SLV_STOP_RD_CNT_SHIFT                                        16
#define REGSPEC_SLV_STOP_RD_CNT_MASK                                 0xffff0000
#define REGSPEC_SLV_STOP_RD_CNT_RD(src)              (((src) & 0xffff0000)>>16)
#define REGSPEC_SLV_STOP_RD_CNT_WR(src)         (((u32)(src)<<16) & 0xffff0000)
#define REGSPEC_SLV_STOP_RD_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields SLV_STOP_WR_CNT	 */
#define REGSPEC_SLV_STOP_WR_CNT_WIDTH                                        16
#define REGSPEC_SLV_STOP_WR_CNT_SHIFT                                         0
#define REGSPEC_SLV_STOP_WR_CNT_MASK                                 0x0000ffff
#define REGSPEC_SLV_STOP_WR_CNT_RD(src)                  (((src) & 0x0000ffff))
#define REGSPEC_SLV_STOP_WR_CNT_WR(src)             (((u32)(src)) & 0x0000ffff)
#define REGSPEC_SLV_STOP_WR_CNT_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register STS_READ_LATENCY_OUTPUT	*/ 
/*	 Fields READ_TOT	 */
#define REGSPEC_READ_TOT_WIDTH                                               22
#define REGSPEC_READ_TOT_SHIFT                                                0
#define REGSPEC_READ_TOT_MASK                                        0x003fffff
#define REGSPEC_READ_TOT_RD(src)                         (((src) & 0x003fffff))
#define REGSPEC_READ_TOT_SET(dst,src) \
                          (((dst) & ~0x003fffff) | (((u32)(src)) & 0x003fffff))

/*	Register STS_AXI_MRD_BW_CLK_CNT	*/ 
/*	 Fields MSTR_READ_BW_CLK_CNT	 */
#define REGSPEC_MSTR_READ_BW_CLK_CNT_WIDTH                                   32
#define REGSPEC_MSTR_READ_BW_CLK_CNT_SHIFT                                    0
#define REGSPEC_MSTR_READ_BW_CLK_CNT_MASK                            0xffffffff
#define REGSPEC_MSTR_READ_BW_CLK_CNT_RD(src)             (((src) & 0xffffffff))
#define REGSPEC_MSTR_READ_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MRD_BW_BYTE_CNT	*/ 
/*	 Fields MSTR_READ_BW_BYTE_CNT	 */
#define REGSPEC_MSTR_READ_BW_BYTE_CNT_WIDTH                                  32
#define REGSPEC_MSTR_READ_BW_BYTE_CNT_SHIFT                                   0
#define REGSPEC_MSTR_READ_BW_BYTE_CNT_MASK                           0xffffffff
#define REGSPEC_MSTR_READ_BW_BYTE_CNT_RD(src)            (((src) & 0xffffffff))
#define REGSPEC_MSTR_READ_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MWR_BW_CLK_CNT	*/ 
/*	 Fields MSTR_WRITE_BW_CLK_CNT	 */
#define REGSPEC_MSTR_WRITE_BW_CLK_CNT_WIDTH                                  32
#define REGSPEC_MSTR_WRITE_BW_CLK_CNT_SHIFT                                   0
#define REGSPEC_MSTR_WRITE_BW_CLK_CNT_MASK                           0xffffffff
#define REGSPEC_MSTR_WRITE_BW_CLK_CNT_RD(src)            (((src) & 0xffffffff))
#define REGSPEC_MSTR_WRITE_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_MWR_BW_BYTE_CNT	*/ 
/*	 Fields MSTR_WRITE_BW_BYTE_CNT	 */
#define REGSPEC_MSTR_WRITE_BW_BYTE_CNT_WIDTH                                 32
#define REGSPEC_MSTR_WRITE_BW_BYTE_CNT_SHIFT                                  0
#define REGSPEC_MSTR_WRITE_BW_BYTE_CNT_MASK                          0xffffffff
#define REGSPEC_MSTR_WRITE_BW_BYTE_CNT_RD(src)           (((src) & 0xffffffff))
#define REGSPEC_MSTR_WRITE_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SRD_BW_CLK_CNT	*/ 
/*	 Fields SLV_READ_BW_CLK_CNT	 */
#define REGSPEC_SLV_READ_BW_CLK_CNT_WIDTH                                    32
#define REGSPEC_SLV_READ_BW_CLK_CNT_SHIFT                                     0
#define REGSPEC_SLV_READ_BW_CLK_CNT_MASK                             0xffffffff
#define REGSPEC_SLV_READ_BW_CLK_CNT_RD(src)              (((src) & 0xffffffff))
#define REGSPEC_SLV_READ_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SRD_BW_BYTE_CNT	*/ 
/*	 Fields SLV_READ_BW_BYTE_CNT	 */
#define REGSPEC_SLV_READ_BW_BYTE_CNT_WIDTH                                   32
#define REGSPEC_SLV_READ_BW_BYTE_CNT_SHIFT                                    0
#define REGSPEC_SLV_READ_BW_BYTE_CNT_MASK                            0xffffffff
#define REGSPEC_SLV_READ_BW_BYTE_CNT_RD(src)             (((src) & 0xffffffff))
#define REGSPEC_SLV_READ_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SWR_BW_CLK_CNT	*/ 
/*	 Fields SLV_WRITE_BW_CLK_CNT	 */
#define REGSPEC_SLV_WRITE_BW_CLK_CNT_WIDTH                                   32
#define REGSPEC_SLV_WRITE_BW_CLK_CNT_SHIFT                                    0
#define REGSPEC_SLV_WRITE_BW_CLK_CNT_MASK                            0xffffffff
#define REGSPEC_SLV_WRITE_BW_CLK_CNT_RD(src)             (((src) & 0xffffffff))
#define REGSPEC_SLV_WRITE_BW_CLK_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_AXI_SWR_BW_BYTE_CNT	*/ 
/*	 Fields SLV_WRITE_BW_BYTE_CNT	 */
#define REGSPEC_SLV_WRITE_BW_BYTE_CNT_WIDTH                                  32
#define REGSPEC_SLV_WRITE_BW_BYTE_CNT_SHIFT                                   0
#define REGSPEC_SLV_WRITE_BW_BYTE_CNT_MASK                           0xffffffff
#define REGSPEC_SLV_WRITE_BW_BYTE_CNT_RD(src)            (((src) & 0xffffffff))
#define REGSPEC_SLV_WRITE_BW_BYTE_CNT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_TRIG_CTRL	*/ 
/*	 Fields TRIG_EN_OUT_CTRL	 */
#define REGSPEC_TRIG_EN_OUT_CTRL_WIDTH                                        1
#define REGSPEC_TRIG_EN_OUT_CTRL_SHIFT                                        5
#define REGSPEC_TRIG_EN_OUT_CTRL_MASK                                0x00000020
#define REGSPEC_TRIG_EN_OUT_CTRL_RD(src)              (((src) & 0x00000020)>>5)
#define REGSPEC_TRIG_EN_OUT_CTRL_WR(src)         (((u32)(src)<<5) & 0x00000020)
#define REGSPEC_TRIG_EN_OUT_CTRL_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields TRIG_EN	 */
#define REGSPEC_TRIG_EN_WIDTH                                                 1
#define REGSPEC_TRIG_EN_SHIFT                                                 4
#define REGSPEC_TRIG_EN_MASK                                         0x00000010
#define REGSPEC_TRIG_EN_RD(src)                       (((src) & 0x00000010)>>4)
#define REGSPEC_TRIG_EN_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define REGSPEC_TRIG_EN_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields AND_E	 */
#define REGSPEC_AND_E_WIDTH                                                   2
#define REGSPEC_AND_E_SHIFT                                                   2
#define REGSPEC_AND_E_MASK                                           0x0000000c
#define REGSPEC_AND_E_RD(src)                         (((src) & 0x0000000c)>>2)
#define REGSPEC_AND_E_WR(src)                    (((u32)(src)<<2) & 0x0000000c)
#define REGSPEC_AND_E_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields OR_E	 */
#define REGSPEC_OR_E_WIDTH                                                    2
#define REGSPEC_OR_E_SHIFT                                                    0
#define REGSPEC_OR_E_MASK                                            0x00000003
#define REGSPEC_OR_E_RD(src)                             (((src) & 0x00000003))
#define REGSPEC_OR_E_WR(src)                        (((u32)(src)) & 0x00000003)
#define REGSPEC_OR_E_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register CFG_DBG_PAT_REG_0	*/ 
/*	 Fields PATTERN	 */
#define REGSPEC_PATTERN0_WIDTH                                               32
#define REGSPEC_PATTERN0_SHIFT                                                0
#define REGSPEC_PATTERN0_MASK                                        0xffffffff
#define REGSPEC_PATTERN0_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_PATTERN0_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_PATTERN0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_MASK_REG_0	*/ 
/*	 Fields PAT_MASK	 */
#define REGSPEC_PAT_MASK0_WIDTH                                              32
#define REGSPEC_PAT_MASK0_SHIFT                                               0
#define REGSPEC_PAT_MASK0_MASK                                       0xffffffff
#define REGSPEC_PAT_MASK0_RD(src)                        (((src) & 0xffffffff))
#define REGSPEC_PAT_MASK0_WR(src)                   (((u32)(src)) & 0xffffffff)
#define REGSPEC_PAT_MASK0_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_REG_1	*/ 
/*	 Fields PATTERN	 */
#define REGSPEC_PATTERN1_WIDTH                                               32
#define REGSPEC_PATTERN1_SHIFT                                                0
#define REGSPEC_PATTERN1_MASK                                        0xffffffff
#define REGSPEC_PATTERN1_RD(src)                         (((src) & 0xffffffff))
#define REGSPEC_PATTERN1_WR(src)                    (((u32)(src)) & 0xffffffff)
#define REGSPEC_PATTERN1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_DBG_PAT_MASK_REG_1	*/ 
/*	 Fields PAT_MASK	 */
#define REGSPEC_PAT_MASK1_WIDTH                                              32
#define REGSPEC_PAT_MASK1_SHIFT                                               0
#define REGSPEC_PAT_MASK1_MASK                                       0xffffffff
#define REGSPEC_PAT_MASK1_RD(src)                        (((src) & 0xffffffff))
#define REGSPEC_PAT_MASK1_WR(src)                   (((u32)(src)) & 0xffffffff)
#define REGSPEC_PAT_MASK1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_TRIG_OUT	*/ 
/*	 Fields DBG_OUT	 */
#define REGSPEC_DBG_OUT_WIDTH                                                32
#define REGSPEC_DBG_OUT_SHIFT                                                 0
#define REGSPEC_DBG_OUT_MASK                                         0xffffffff
#define REGSPEC_DBG_OUT_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_DBG_OUT_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_TRIG_INT	*/ 
/*	 Fields DBG_INT	 */
#define REGSPEC_DBG_INT_WIDTH                                                 1
#define REGSPEC_DBG_INT_SHIFT                                                 0
#define REGSPEC_DBG_INT_MASK                                         0x00000001
#define REGSPEC_DBG_INT_RD(src)                          (((src) & 0x00000001))
#define REGSPEC_DBG_INT_WR(src)                     (((u32)(src)) & 0x00000001)
#define REGSPEC_DBG_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register DBG_TRIG_INTMask	*/
/*    Mask Register Fields DBG_INTMask    */
#define REGSPEC_DBG_INTMASK_WIDTH                                             1
#define REGSPEC_DBG_INTMASK_SHIFT                                             0
#define REGSPEC_DBG_INTMASK_MASK                                     0x00000001
#define REGSPEC_DBG_INTMASK_RD(src)                      (((src) & 0x00000001))
#define REGSPEC_DBG_INTMASK_WR(src)                 (((u32)(src)) & 0x00000001)
#define REGSPEC_DBG_INTMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register INTR_STS	*/ 
/*	 Fields DIAGMOD_INT	 */
#define REGSPEC_DIAGMOD_INT_WIDTH                                             1
#define REGSPEC_DIAGMOD_INT_SHIFT                                             1
#define REGSPEC_DIAGMOD_INT_MASK                                     0x00000002
#define REGSPEC_DIAGMOD_INT_RD(src)                   (((src) & 0x00000002)>>1)
#define REGSPEC_DIAGMOD_INT_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields ERRMOD_INT	 */
#define REGSPEC_ERRMOD_INT_WIDTH                                              1
#define REGSPEC_ERRMOD_INT_SHIFT                                              0
#define REGSPEC_ERRMOD_INT_MASK                                      0x00000001
#define REGSPEC_ERRMOD_INT_RD(src)                       (((src) & 0x00000001))
#define REGSPEC_ERRMOD_INT_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_MEM_ECC_BYPASS	*/ 
/*	 Fields CFG_ECC_BYPASS	 */
#define REGSPEC_CFG_ECC_BYPASS_WIDTH                                         32
#define REGSPEC_CFG_ECC_BYPASS_SHIFT                                          0
#define REGSPEC_CFG_ECC_BYPASS_MASK                                  0xffffffff
#define REGSPEC_CFG_ECC_BYPASS_RD(src)                   (((src) & 0xffffffff))
#define REGSPEC_CFG_ECC_BYPASS_WR(src)              (((u32)(src)) & 0xffffffff)
#define REGSPEC_CFG_ECC_BYPASS_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_MEM_PWRDN_DIS_CFG_PWRDN	*/ 
/*	 Fields DIS	 */
#define REGSPEC_DIS_WIDTH                                                    32
#define REGSPEC_DIS_SHIFT                                                     0
#define REGSPEC_DIS_MASK                                             0xffffffff
#define REGSPEC_DIS_RD(src)                              (((src) & 0xffffffff))
#define REGSPEC_DIS_WR(src)                         (((u32)(src)) & 0xffffffff)
#define REGSPEC_DIS_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_MEM_RAM_SHUTDOWN	*/ 
/*	 Fields CFG_RAM_SHUTDOWN_EN	 */
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_WIDTH                                    32
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_SHIFT                                     0
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_MASK                             0xffffffff
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_RD(src)              (((src) & 0xffffffff))
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_WR(src)         (((u32)(src)) & 0xffffffff)
#define REGSPEC_CFG_RAM_SHUTDOWN_EN_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register BLOCK_MEM_RDY	*/ 
/*	 Fields MEM_RDY	 */
#define REGSPEC_MEM_RDY_WIDTH                                                32
#define REGSPEC_MEM_RDY_SHIFT                                                 0
#define REGSPEC_MEM_RDY_MASK                                         0xffffffff
#define REGSPEC_MEM_RDY_RD(src)                          (((src) & 0xffffffff))
#define REGSPEC_MEM_RDY_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register STS_READ_LATENCY_TOT_READ_REQS	*/ 
/*	 Fields TOT_READS	 */
#define REGSPEC_TOT_READS_WIDTH                                              16
#define REGSPEC_TOT_READS_SHIFT                                              16
#define REGSPEC_TOT_READS_MASK                                       0xffff0000
#define REGSPEC_TOT_READS_RD(src)                    (((src) & 0xffff0000)>>16)
#define REGSPEC_TOT_READS_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))
/*	 Fields OUTSTANDING_REQ	 */
#define REGSPEC_OUTSTANDING_REQ_WIDTH                                        16
#define REGSPEC_OUTSTANDING_REQ_SHIFT                                         0
#define REGSPEC_OUTSTANDING_REQ_MASK                                 0x0000ffff
#define REGSPEC_OUTSTANDING_REQ_RD(src)                  (((src) & 0x0000ffff))
#define REGSPEC_OUTSTANDING_REQ_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_LT_MSTR_STOP_CNT	*/ 
/*	 Fields MSTR_LT_STOP_CNT	 */
#define REGSPEC_MSTR_LT_STOP_CNT_WIDTH                                       16
#define REGSPEC_MSTR_LT_STOP_CNT_SHIFT                                       16
#define REGSPEC_MSTR_LT_STOP_CNT_MASK                                0xffff0000
#define REGSPEC_MSTR_LT_STOP_CNT_RD(src)             (((src) & 0xffff0000)>>16)
#define REGSPEC_MSTR_LT_STOP_CNT_WR(src)        (((u32)(src)<<16) & 0xffff0000)
#define REGSPEC_MSTR_LT_STOP_CNT_SET(dst,src) \
                      (((dst) & ~0xffff0000) | (((u32)(src)<<16) & 0xffff0000))

/*	Register CFG_READ_BW_LAT_ADDR_MASK_1	*/ 
/*	 Fields READ_ADDR_MASK	 */
#define REGSPEC_READ_ADDR_MASK1_WIDTH                                        10
#define REGSPEC_READ_ADDR_MASK1_SHIFT                                         0
#define REGSPEC_READ_ADDR_MASK1_MASK                                 0x000003ff
#define REGSPEC_READ_ADDR_MASK1_RD(src)                  (((src) & 0x000003ff))
#define REGSPEC_READ_ADDR_MASK1_WR(src)             (((u32)(src)) & 0x000003ff)
#define REGSPEC_READ_ADDR_MASK1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register CFG_READ_BW_LAT_ADDR_PAT_1	*/ 
/*	 Fields READ_ADDR_PAT	 */
#define REGSPEC_READ_ADDR_PAT1_WIDTH                                         10
#define REGSPEC_READ_ADDR_PAT1_SHIFT                                          0
#define REGSPEC_READ_ADDR_PAT1_MASK                                  0x000003ff
#define REGSPEC_READ_ADDR_PAT1_RD(src)                   (((src) & 0x000003ff))
#define REGSPEC_READ_ADDR_PAT1_WR(src)              (((u32)(src)) & 0x000003ff)
#define REGSPEC_READ_ADDR_PAT1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register CFG_WRITE_BW_LAT_ADDR_MASK_1	*/ 
/*	 Fields WRITE_ADDR_MASK	 */
#define REGSPEC_WRITE_ADDR_MASK1_WIDTH                                       10
#define REGSPEC_WRITE_ADDR_MASK1_SHIFT                                        0
#define REGSPEC_WRITE_ADDR_MASK1_MASK                                0x000003ff
#define REGSPEC_WRITE_ADDR_MASK1_RD(src)                 (((src) & 0x000003ff))
#define REGSPEC_WRITE_ADDR_MASK1_WR(src)            (((u32)(src)) & 0x000003ff)
#define REGSPEC_WRITE_ADDR_MASK1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register CFG_WRITE_BW_LAT_ADDR_PAT_1	*/ 
/*	 Fields WRITE_ADDR_PAT	 */
#define REGSPEC_WRITE_ADDR_PAT1_WIDTH                                        10
#define REGSPEC_WRITE_ADDR_PAT1_SHIFT                                         0
#define REGSPEC_WRITE_ADDR_PAT1_MASK                                 0x000003ff
#define REGSPEC_WRITE_ADDR_PAT1_RD(src)                  (((src) & 0x000003ff))
#define REGSPEC_WRITE_ADDR_PAT1_WR(src)             (((u32)(src)) & 0x000003ff)
#define REGSPEC_WRITE_ADDR_PAT1_SET(dst,src) \
                          (((dst) & ~0x000003ff) | (((u32)(src)) & 0x000003ff))

/*	Register DBG_BLOCK_AXI	*/ 
/*	 Fields DBG_BUS_BLOCK_AXI	 */
#define REGSPEC_DBG_BUS_BLOCK_AXI_WIDTH                                      32
#define REGSPEC_DBG_BUS_BLOCK_AXI_SHIFT                                       0
#define REGSPEC_DBG_BUS_BLOCK_AXI_MASK                               0xffffffff
#define REGSPEC_DBG_BUS_BLOCK_AXI_RD(src)                (((src) & 0xffffffff))
#define REGSPEC_DBG_BUS_BLOCK_AXI_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_BLOCK_NON_AXI	*/ 
/*	 Fields DBG_BUS_BLOCK_NON_AXI	 */
#define REGSPEC_DBG_BUS_BLOCK_NON_AXI_WIDTH                                  32
#define REGSPEC_DBG_BUS_BLOCK_NON_AXI_SHIFT                                   0
#define REGSPEC_DBG_BUS_BLOCK_NON_AXI_MASK                           0xffffffff
#define REGSPEC_DBG_BUS_BLOCK_NON_AXI_RD(src)            (((src) & 0xffffffff))
#define REGSPEC_DBG_BUS_BLOCK_NON_AXI_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register DBG_AXI_SHIM_OUT	*/ 
/*	 Fields DBG_BUS_SHIM	 */
#define REGSPEC_DBG_BUS_SHIM_WIDTH                                           32
#define REGSPEC_DBG_BUS_SHIM_SHIFT                                            0
#define REGSPEC_DBG_BUS_SHIM_MASK                                    0xffffffff
#define REGSPEC_DBG_BUS_SHIM_RD(src)                     (((src) & 0xffffffff))
#define REGSPEC_DBG_BUS_SHIM_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register CFG_MEM_PWRDN_DIS_CFG_ECC_PWRDN	*/ 
/*	 Fields DIS	 */
#define REGSPEC_DIS_F1_WIDTH                                                 32
#define REGSPEC_DIS_F1_SHIFT                                                  0
#define REGSPEC_DIS_F1_MASK                                          0xffffffff
#define REGSPEC_DIS_F1_RD(src)                           (((src) & 0xffffffff))
#define REGSPEC_DIS_F1_WR(src)                      (((u32)(src)) & 0xffffffff)
#define REGSPEC_DIS_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Global Base Address	*/
#define GLBL_ERR_CSR_BASE_ADDR			0x01f60d800ULL

/*    Address GLBL_ERR_CSR  Registers */
#define GLBL_ERR_STS_ADDR                                            0x00000800
#define GLBL_ERR_STS_DEFAULT                                         0x00000000
#define GLBL_SEC_ERRL_ADDR                                           0x00000810
#define GLBL_SEC_ERRL_DEFAULT                                        0x00000000
#define GLBL_SEC_ERRLMASK_ADDR                                       0x00000814
#define GLBL_SEC_ERRH_ADDR                                           0x00000818
#define GLBL_SEC_ERRH_DEFAULT                                        0x00000000
#define GLBL_SEC_ERRHMASK_ADDR                                       0x0000081c
#define GLBL_MSEC_ERRL_ADDR                                          0x00000820
#define GLBL_MSEC_ERRL_DEFAULT                                       0x00000000
#define GLBL_MSEC_ERRLMASK_ADDR                                      0x00000824
#define GLBL_MSEC_ERRH_ADDR                                          0x00000828
#define GLBL_MSEC_ERRH_DEFAULT                                       0x00000000
#define GLBL_MSEC_ERRHMASK_ADDR                                      0x0000082c
#define GLBL_DED_ERRL_ADDR                                           0x00000830
#define GLBL_DED_ERRL_DEFAULT                                        0x00000000
#define GLBL_DED_ERRLMASK_ADDR                                       0x00000834
#define GLBL_DED_ERRH_ADDR                                           0x00000838
#define GLBL_DED_ERRH_DEFAULT                                        0x00000000
#define GLBL_DED_ERRHMASK_ADDR                                       0x0000083c
#define GLBL_MDED_ERRL_ADDR                                          0x00000840
#define GLBL_MDED_ERRL_DEFAULT                                       0x00000000
#define GLBL_MDED_ERRLMASK_ADDR                                      0x00000844
#define GLBL_MDED_ERRH_ADDR                                          0x00000848
#define GLBL_MDED_ERRH_DEFAULT                                       0x00000000
#define GLBL_MDED_ERRHMASK_ADDR                                      0x0000084c
#define GLBL_MERR_ADDR_ADDR                                          0x00000850
#define GLBL_MERR_ADDR_DEFAULT                                       0x00000000
#define GLBL_MERR_REQINFO_ADDR                                       0x00000854
#define GLBL_MERR_REQINFO_DEFAULT                                    0x00000000
#define GLBL_TRANS_ERR_ADDR                                          0x00000860
#define GLBL_TRANS_ERR_DEFAULT                                       0x00000000
#define GLBL_TRANS_ERRMASK_ADDR                                      0x00000864
#define GLBL_WDERR_ADDR_ADDR                                         0x00000870
#define GLBL_WDERR_ADDR_DEFAULT                                      0x00000000
#define GLBL_WDERR_REQINFO_ADDR                                      0x00000874
#define GLBL_WDERR_REQINFO_DEFAULT                                   0x00000000
#define GLBL_DEVERR_ADDR_ADDR                                        0x00000878
#define GLBL_DEVERR_ADDR_DEFAULT                                     0x00000000
#define GLBL_DEVERR_REQINFO_ADDR                                     0x0000087c
#define GLBL_DEVERR_REQINFO_DEFAULT                                  0x00000000
#define GLBL_SEC_ERRL_ALS_ADDR                                       0x00000880
#define GLBL_SEC_ERRL_ALS_DEFAULT                                    0x00000000
#define GLBL_SEC_ERRH_ALS_ADDR                                       0x00000884
#define GLBL_SEC_ERRH_ALS_DEFAULT                                    0x00000000
#define GLBL_DED_ERRL_ALS_ADDR                                       0x00000888
#define GLBL_DED_ERRL_ALS_DEFAULT                                    0x00000000
#define GLBL_DED_ERRH_ALS_ADDR                                       0x0000088c
#define GLBL_DED_ERRH_ALS_DEFAULT                                    0x00000000
#define GLBL_TRANS_ERR_ALS_ADDR                                      0x00000890
#define GLBL_TRANS_ERR_ALS_DEFAULT                                   0x00000000

/*	Register GLBL_ERR_STS	*/ 
/*	 Fields SHIM_ERR	 */
#define SHIM_ERR_WIDTH                                                        1
#define SHIM_ERR_SHIFT                                                        5
#define SHIM_ERR_MASK                                                0x00000020
#define SHIM_ERR_RD(src)                              (((src) & 0x00000020)>>5)
#define SHIM_ERR_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields TRANS_ERR	 */
#define TRANS_ERR_WIDTH                                                       1
#define TRANS_ERR_SHIFT                                                       4
#define TRANS_ERR_MASK                                               0x00000010
#define TRANS_ERR_RD(src)                             (((src) & 0x00000010)>>4)
#define TRANS_ERR_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED_ERR	 */
#define MDED_ERR_WIDTH                                                        1
#define MDED_ERR_SHIFT                                                        3
#define MDED_ERR_MASK                                                0x00000008
#define MDED_ERR_RD(src)                              (((src) & 0x00000008)>>3)
#define MDED_ERR_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED_ERR	 */
#define DED_ERR_WIDTH                                                         1
#define DED_ERR_SHIFT                                                         2
#define DED_ERR_MASK                                                 0x00000004
#define DED_ERR_RD(src)                               (((src) & 0x00000004)>>2)
#define DED_ERR_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC_ERR	 */
#define MSEC_ERR_WIDTH                                                        1
#define MSEC_ERR_SHIFT                                                        1
#define MSEC_ERR_MASK                                                0x00000002
#define MSEC_ERR_RD(src)                              (((src) & 0x00000002)>>1)
#define MSEC_ERR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC_ERR	 */
#define SEC_ERR_WIDTH                                                         1
#define SEC_ERR_SHIFT                                                         0
#define SEC_ERR_MASK                                                 0x00000001
#define SEC_ERR_RD(src)                                  (((src) & 0x00000001))
#define SEC_ERR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRL	*/ 
/*	 Fields SEC31	 */
#define SEC31_WIDTH                                                           1
#define SEC31_SHIFT                                                          31
#define SEC31_MASK                                                   0x80000000
#define SEC31_RD(src)                                (((src) & 0x80000000)>>31)
#define SEC31_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define SEC31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields SEC30	 */
#define SEC30_WIDTH                                                           1
#define SEC30_SHIFT                                                          30
#define SEC30_MASK                                                   0x40000000
#define SEC30_RD(src)                                (((src) & 0x40000000)>>30)
#define SEC30_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define SEC30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields SEC29	 */
#define SEC29_WIDTH                                                           1
#define SEC29_SHIFT                                                          29
#define SEC29_MASK                                                   0x20000000
#define SEC29_RD(src)                                (((src) & 0x20000000)>>29)
#define SEC29_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define SEC29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields SEC28	 */
#define SEC28_WIDTH                                                           1
#define SEC28_SHIFT                                                          28
#define SEC28_MASK                                                   0x10000000
#define SEC28_RD(src)                                (((src) & 0x10000000)>>28)
#define SEC28_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define SEC28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields SEC27	 */
#define SEC27_WIDTH                                                           1
#define SEC27_SHIFT                                                          27
#define SEC27_MASK                                                   0x08000000
#define SEC27_RD(src)                                (((src) & 0x08000000)>>27)
#define SEC27_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define SEC27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields SEC26	 */
#define SEC26_WIDTH                                                           1
#define SEC26_SHIFT                                                          26
#define SEC26_MASK                                                   0x04000000
#define SEC26_RD(src)                                (((src) & 0x04000000)>>26)
#define SEC26_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define SEC26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields SEC25	 */
#define SEC25_WIDTH                                                           1
#define SEC25_SHIFT                                                          25
#define SEC25_MASK                                                   0x02000000
#define SEC25_RD(src)                                (((src) & 0x02000000)>>25)
#define SEC25_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define SEC25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields SEC24	 */
#define SEC24_WIDTH                                                           1
#define SEC24_SHIFT                                                          24
#define SEC24_MASK                                                   0x01000000
#define SEC24_RD(src)                                (((src) & 0x01000000)>>24)
#define SEC24_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define SEC24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields SEC23	 */
#define SEC23_WIDTH                                                           1
#define SEC23_SHIFT                                                          23
#define SEC23_MASK                                                   0x00800000
#define SEC23_RD(src)                                (((src) & 0x00800000)>>23)
#define SEC23_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define SEC23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields SEC22	 */
#define SEC22_WIDTH                                                           1
#define SEC22_SHIFT                                                          22
#define SEC22_MASK                                                   0x00400000
#define SEC22_RD(src)                                (((src) & 0x00400000)>>22)
#define SEC22_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define SEC22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields SEC21	 */
#define SEC21_WIDTH                                                           1
#define SEC21_SHIFT                                                          21
#define SEC21_MASK                                                   0x00200000
#define SEC21_RD(src)                                (((src) & 0x00200000)>>21)
#define SEC21_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define SEC21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields SEC20	 */
#define SEC20_WIDTH                                                           1
#define SEC20_SHIFT                                                          20
#define SEC20_MASK                                                   0x00100000
#define SEC20_RD(src)                                (((src) & 0x00100000)>>20)
#define SEC20_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define SEC20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields SEC19	 */
#define SEC19_WIDTH                                                           1
#define SEC19_SHIFT                                                          19
#define SEC19_MASK                                                   0x00080000
#define SEC19_RD(src)                                (((src) & 0x00080000)>>19)
#define SEC19_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define SEC19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields SEC18	 */
#define SEC18_WIDTH                                                           1
#define SEC18_SHIFT                                                          18
#define SEC18_MASK                                                   0x00040000
#define SEC18_RD(src)                                (((src) & 0x00040000)>>18)
#define SEC18_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define SEC18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields SEC17	 */
#define SEC17_WIDTH                                                           1
#define SEC17_SHIFT                                                          17
#define SEC17_MASK                                                   0x00020000
#define SEC17_RD(src)                                (((src) & 0x00020000)>>17)
#define SEC17_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define SEC17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields SEC16	 */
#define SEC16_WIDTH                                                           1
#define SEC16_SHIFT                                                          16
#define SEC16_MASK                                                   0x00010000
#define SEC16_RD(src)                                (((src) & 0x00010000)>>16)
#define SEC16_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define SEC16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields SEC15	 */
#define SEC15_WIDTH                                                           1
#define SEC15_SHIFT                                                          15
#define SEC15_MASK                                                   0x00008000
#define SEC15_RD(src)                                (((src) & 0x00008000)>>15)
#define SEC15_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define SEC15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields SEC14	 */
#define SEC14_WIDTH                                                           1
#define SEC14_SHIFT                                                          14
#define SEC14_MASK                                                   0x00004000
#define SEC14_RD(src)                                (((src) & 0x00004000)>>14)
#define SEC14_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define SEC14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields SEC13	 */
#define SEC13_WIDTH                                                           1
#define SEC13_SHIFT                                                          13
#define SEC13_MASK                                                   0x00002000
#define SEC13_RD(src)                                (((src) & 0x00002000)>>13)
#define SEC13_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define SEC13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields SEC12	 */
#define SEC12_WIDTH                                                           1
#define SEC12_SHIFT                                                          12
#define SEC12_MASK                                                   0x00001000
#define SEC12_RD(src)                                (((src) & 0x00001000)>>12)
#define SEC12_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define SEC12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SEC11	 */
#define SEC11_WIDTH                                                           1
#define SEC11_SHIFT                                                          11
#define SEC11_MASK                                                   0x00000800
#define SEC11_RD(src)                                (((src) & 0x00000800)>>11)
#define SEC11_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define SEC11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SEC10	 */
#define SEC10_WIDTH                                                           1
#define SEC10_SHIFT                                                          10
#define SEC10_MASK                                                   0x00000400
#define SEC10_RD(src)                                (((src) & 0x00000400)>>10)
#define SEC10_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define SEC10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SEC9	 */
#define SEC9_WIDTH                                                            1
#define SEC9_SHIFT                                                            9
#define SEC9_MASK                                                    0x00000200
#define SEC9_RD(src)                                  (((src) & 0x00000200)>>9)
#define SEC9_WR(src)                             (((u32)(src)<<9) & 0x00000200)
#define SEC9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SEC8	 */
#define SEC8_WIDTH                                                            1
#define SEC8_SHIFT                                                            8
#define SEC8_MASK                                                    0x00000100
#define SEC8_RD(src)                                  (((src) & 0x00000100)>>8)
#define SEC8_WR(src)                             (((u32)(src)<<8) & 0x00000100)
#define SEC8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SEC7	 */
#define SEC7_WIDTH                                                            1
#define SEC7_SHIFT                                                            7
#define SEC7_MASK                                                    0x00000080
#define SEC7_RD(src)                                  (((src) & 0x00000080)>>7)
#define SEC7_WR(src)                             (((u32)(src)<<7) & 0x00000080)
#define SEC7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SEC6	 */
#define SEC6_WIDTH                                                            1
#define SEC6_SHIFT                                                            6
#define SEC6_MASK                                                    0x00000040
#define SEC6_RD(src)                                  (((src) & 0x00000040)>>6)
#define SEC6_WR(src)                             (((u32)(src)<<6) & 0x00000040)
#define SEC6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields SEC5	 */
#define SEC5_WIDTH                                                            1
#define SEC5_SHIFT                                                            5
#define SEC5_MASK                                                    0x00000020
#define SEC5_RD(src)                                  (((src) & 0x00000020)>>5)
#define SEC5_WR(src)                             (((u32)(src)<<5) & 0x00000020)
#define SEC5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields SEC4	 */
#define SEC4_WIDTH                                                            1
#define SEC4_SHIFT                                                            4
#define SEC4_MASK                                                    0x00000010
#define SEC4_RD(src)                                  (((src) & 0x00000010)>>4)
#define SEC4_WR(src)                             (((u32)(src)<<4) & 0x00000010)
#define SEC4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields SEC3	 */
#define SEC3_WIDTH                                                            1
#define SEC3_SHIFT                                                            3
#define SEC3_MASK                                                    0x00000008
#define SEC3_RD(src)                                  (((src) & 0x00000008)>>3)
#define SEC3_WR(src)                             (((u32)(src)<<3) & 0x00000008)
#define SEC3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SEC2	 */
#define SEC2_WIDTH                                                            1
#define SEC2_SHIFT                                                            2
#define SEC2_MASK                                                    0x00000004
#define SEC2_RD(src)                                  (((src) & 0x00000004)>>2)
#define SEC2_WR(src)                             (((u32)(src)<<2) & 0x00000004)
#define SEC2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SEC1	 */
#define SEC1_WIDTH                                                            1
#define SEC1_SHIFT                                                            1
#define SEC1_MASK                                                    0x00000002
#define SEC1_RD(src)                                  (((src) & 0x00000002)>>1)
#define SEC1_WR(src)                             (((u32)(src)<<1) & 0x00000002)
#define SEC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC0	 */
#define SEC0_WIDTH                                                            1
#define SEC0_SHIFT                                                            0
#define SEC0_MASK                                                    0x00000001
#define SEC0_RD(src)                                     (((src) & 0x00000001))
#define SEC0_WR(src)                                (((u32)(src)) & 0x00000001)
#define SEC0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRLMask	*/
/*    Mask Register Fields SEC31Mask    */
#define SEC31MASK_WIDTH                                                       1
#define SEC31MASK_SHIFT                                                      31
#define SEC31MASK_MASK                                               0x80000000
#define SEC31MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define SEC31MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define SEC31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields SEC30Mask    */
#define SEC30MASK_WIDTH                                                       1
#define SEC30MASK_SHIFT                                                      30
#define SEC30MASK_MASK                                               0x40000000
#define SEC30MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define SEC30MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define SEC30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields SEC29Mask    */
#define SEC29MASK_WIDTH                                                       1
#define SEC29MASK_SHIFT                                                      29
#define SEC29MASK_MASK                                               0x20000000
#define SEC29MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define SEC29MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define SEC29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields SEC28Mask    */
#define SEC28MASK_WIDTH                                                       1
#define SEC28MASK_SHIFT                                                      28
#define SEC28MASK_MASK                                               0x10000000
#define SEC28MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define SEC28MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define SEC28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields SEC27Mask    */
#define SEC27MASK_WIDTH                                                       1
#define SEC27MASK_SHIFT                                                      27
#define SEC27MASK_MASK                                               0x08000000
#define SEC27MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define SEC27MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define SEC27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields SEC26Mask    */
#define SEC26MASK_WIDTH                                                       1
#define SEC26MASK_SHIFT                                                      26
#define SEC26MASK_MASK                                               0x04000000
#define SEC26MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define SEC26MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define SEC26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields SEC25Mask    */
#define SEC25MASK_WIDTH                                                       1
#define SEC25MASK_SHIFT                                                      25
#define SEC25MASK_MASK                                               0x02000000
#define SEC25MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define SEC25MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define SEC25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields SEC24Mask    */
#define SEC24MASK_WIDTH                                                       1
#define SEC24MASK_SHIFT                                                      24
#define SEC24MASK_MASK                                               0x01000000
#define SEC24MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define SEC24MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define SEC24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields SEC23Mask    */
#define SEC23MASK_WIDTH                                                       1
#define SEC23MASK_SHIFT                                                      23
#define SEC23MASK_MASK                                               0x00800000
#define SEC23MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define SEC23MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define SEC23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields SEC22Mask    */
#define SEC22MASK_WIDTH                                                       1
#define SEC22MASK_SHIFT                                                      22
#define SEC22MASK_MASK                                               0x00400000
#define SEC22MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define SEC22MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define SEC22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields SEC21Mask    */
#define SEC21MASK_WIDTH                                                       1
#define SEC21MASK_SHIFT                                                      21
#define SEC21MASK_MASK                                               0x00200000
#define SEC21MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define SEC21MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define SEC21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields SEC20Mask    */
#define SEC20MASK_WIDTH                                                       1
#define SEC20MASK_SHIFT                                                      20
#define SEC20MASK_MASK                                               0x00100000
#define SEC20MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define SEC20MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define SEC20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields SEC19Mask    */
#define SEC19MASK_WIDTH                                                       1
#define SEC19MASK_SHIFT                                                      19
#define SEC19MASK_MASK                                               0x00080000
#define SEC19MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define SEC19MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define SEC19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields SEC18Mask    */
#define SEC18MASK_WIDTH                                                       1
#define SEC18MASK_SHIFT                                                      18
#define SEC18MASK_MASK                                               0x00040000
#define SEC18MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define SEC18MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define SEC18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields SEC17Mask    */
#define SEC17MASK_WIDTH                                                       1
#define SEC17MASK_SHIFT                                                      17
#define SEC17MASK_MASK                                               0x00020000
#define SEC17MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define SEC17MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define SEC17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields SEC16Mask    */
#define SEC16MASK_WIDTH                                                       1
#define SEC16MASK_SHIFT                                                      16
#define SEC16MASK_MASK                                               0x00010000
#define SEC16MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define SEC16MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define SEC16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields SEC15Mask    */
#define SEC15MASK_WIDTH                                                       1
#define SEC15MASK_SHIFT                                                      15
#define SEC15MASK_MASK                                               0x00008000
#define SEC15MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define SEC15MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define SEC15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields SEC14Mask    */
#define SEC14MASK_WIDTH                                                       1
#define SEC14MASK_SHIFT                                                      14
#define SEC14MASK_MASK                                               0x00004000
#define SEC14MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define SEC14MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define SEC14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields SEC13Mask    */
#define SEC13MASK_WIDTH                                                       1
#define SEC13MASK_SHIFT                                                      13
#define SEC13MASK_MASK                                               0x00002000
#define SEC13MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define SEC13MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define SEC13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields SEC12Mask    */
#define SEC12MASK_WIDTH                                                       1
#define SEC12MASK_SHIFT                                                      12
#define SEC12MASK_MASK                                               0x00001000
#define SEC12MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define SEC12MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define SEC12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SEC11Mask    */
#define SEC11MASK_WIDTH                                                       1
#define SEC11MASK_SHIFT                                                      11
#define SEC11MASK_MASK                                               0x00000800
#define SEC11MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define SEC11MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define SEC11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SEC10Mask    */
#define SEC10MASK_WIDTH                                                       1
#define SEC10MASK_SHIFT                                                      10
#define SEC10MASK_MASK                                               0x00000400
#define SEC10MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define SEC10MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define SEC10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SEC9Mask    */
#define SEC9MASK_WIDTH                                                        1
#define SEC9MASK_SHIFT                                                        9
#define SEC9MASK_MASK                                                0x00000200
#define SEC9MASK_RD(src)                              (((src) & 0x00000200)>>9)
#define SEC9MASK_WR(src)                         (((u32)(src)<<9) & 0x00000200)
#define SEC9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields SEC8Mask    */
#define SEC8MASK_WIDTH                                                        1
#define SEC8MASK_SHIFT                                                        8
#define SEC8MASK_MASK                                                0x00000100
#define SEC8MASK_RD(src)                              (((src) & 0x00000100)>>8)
#define SEC8MASK_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define SEC8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SEC7Mask    */
#define SEC7MASK_WIDTH                                                        1
#define SEC7MASK_SHIFT                                                        7
#define SEC7MASK_MASK                                                0x00000080
#define SEC7MASK_RD(src)                              (((src) & 0x00000080)>>7)
#define SEC7MASK_WR(src)                         (((u32)(src)<<7) & 0x00000080)
#define SEC7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SEC6Mask    */
#define SEC6MASK_WIDTH                                                        1
#define SEC6MASK_SHIFT                                                        6
#define SEC6MASK_MASK                                                0x00000040
#define SEC6MASK_RD(src)                              (((src) & 0x00000040)>>6)
#define SEC6MASK_WR(src)                         (((u32)(src)<<6) & 0x00000040)
#define SEC6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields SEC5Mask    */
#define SEC5MASK_WIDTH                                                        1
#define SEC5MASK_SHIFT                                                        5
#define SEC5MASK_MASK                                                0x00000020
#define SEC5MASK_RD(src)                              (((src) & 0x00000020)>>5)
#define SEC5MASK_WR(src)                         (((u32)(src)<<5) & 0x00000020)
#define SEC5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields SEC4Mask    */
#define SEC4MASK_WIDTH                                                        1
#define SEC4MASK_SHIFT                                                        4
#define SEC4MASK_MASK                                                0x00000010
#define SEC4MASK_RD(src)                              (((src) & 0x00000010)>>4)
#define SEC4MASK_WR(src)                         (((u32)(src)<<4) & 0x00000010)
#define SEC4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields SEC3Mask    */
#define SEC3MASK_WIDTH                                                        1
#define SEC3MASK_SHIFT                                                        3
#define SEC3MASK_MASK                                                0x00000008
#define SEC3MASK_RD(src)                              (((src) & 0x00000008)>>3)
#define SEC3MASK_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define SEC3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SEC2Mask    */
#define SEC2MASK_WIDTH                                                        1
#define SEC2MASK_SHIFT                                                        2
#define SEC2MASK_MASK                                                0x00000004
#define SEC2MASK_RD(src)                              (((src) & 0x00000004)>>2)
#define SEC2MASK_WR(src)                         (((u32)(src)<<2) & 0x00000004)
#define SEC2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields SEC1Mask    */
#define SEC1MASK_WIDTH                                                        1
#define SEC1MASK_SHIFT                                                        1
#define SEC1MASK_MASK                                                0x00000002
#define SEC1MASK_RD(src)                              (((src) & 0x00000002)>>1)
#define SEC1MASK_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define SEC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SEC0Mask    */
#define SEC0MASK_WIDTH                                                        1
#define SEC0MASK_SHIFT                                                        0
#define SEC0MASK_MASK                                                0x00000001
#define SEC0MASK_RD(src)                                 (((src) & 0x00000001))
#define SEC0MASK_WR(src)                            (((u32)(src)) & 0x00000001)
#define SEC0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRH	*/ 
/*	 Fields SEC31	 */
#define SEC31_F1_WIDTH                                                        1
#define SEC31_F1_SHIFT                                                       31
#define SEC31_F1_MASK                                                0x80000000
#define SEC31_F1_RD(src)                             (((src) & 0x80000000)>>31)
#define SEC31_F1_WR(src)                        (((u32)(src)<<31) & 0x80000000)
#define SEC31_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields SEC30	 */
#define SEC30_F1_WIDTH                                                        1
#define SEC30_F1_SHIFT                                                       30
#define SEC30_F1_MASK                                                0x40000000
#define SEC30_F1_RD(src)                             (((src) & 0x40000000)>>30)
#define SEC30_F1_WR(src)                        (((u32)(src)<<30) & 0x40000000)
#define SEC30_F1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields SEC29	 */
#define SEC29_F1_WIDTH                                                        1
#define SEC29_F1_SHIFT                                                       29
#define SEC29_F1_MASK                                                0x20000000
#define SEC29_F1_RD(src)                             (((src) & 0x20000000)>>29)
#define SEC29_F1_WR(src)                        (((u32)(src)<<29) & 0x20000000)
#define SEC29_F1_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields SEC28	 */
#define SEC28_F1_WIDTH                                                        1
#define SEC28_F1_SHIFT                                                       28
#define SEC28_F1_MASK                                                0x10000000
#define SEC28_F1_RD(src)                             (((src) & 0x10000000)>>28)
#define SEC28_F1_WR(src)                        (((u32)(src)<<28) & 0x10000000)
#define SEC28_F1_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields SEC27	 */
#define SEC27_F1_WIDTH                                                        1
#define SEC27_F1_SHIFT                                                       27
#define SEC27_F1_MASK                                                0x08000000
#define SEC27_F1_RD(src)                             (((src) & 0x08000000)>>27)
#define SEC27_F1_WR(src)                        (((u32)(src)<<27) & 0x08000000)
#define SEC27_F1_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields SEC26	 */
#define SEC26_F1_WIDTH                                                        1
#define SEC26_F1_SHIFT                                                       26
#define SEC26_F1_MASK                                                0x04000000
#define SEC26_F1_RD(src)                             (((src) & 0x04000000)>>26)
#define SEC26_F1_WR(src)                        (((u32)(src)<<26) & 0x04000000)
#define SEC26_F1_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields SEC25	 */
#define SEC25_F1_WIDTH                                                        1
#define SEC25_F1_SHIFT                                                       25
#define SEC25_F1_MASK                                                0x02000000
#define SEC25_F1_RD(src)                             (((src) & 0x02000000)>>25)
#define SEC25_F1_WR(src)                        (((u32)(src)<<25) & 0x02000000)
#define SEC25_F1_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields SEC24	 */
#define SEC24_F1_WIDTH                                                        1
#define SEC24_F1_SHIFT                                                       24
#define SEC24_F1_MASK                                                0x01000000
#define SEC24_F1_RD(src)                             (((src) & 0x01000000)>>24)
#define SEC24_F1_WR(src)                        (((u32)(src)<<24) & 0x01000000)
#define SEC24_F1_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields SEC23	 */
#define SEC23_F1_WIDTH                                                        1
#define SEC23_F1_SHIFT                                                       23
#define SEC23_F1_MASK                                                0x00800000
#define SEC23_F1_RD(src)                             (((src) & 0x00800000)>>23)
#define SEC23_F1_WR(src)                        (((u32)(src)<<23) & 0x00800000)
#define SEC23_F1_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields SEC22	 */
#define SEC22_F1_WIDTH                                                        1
#define SEC22_F1_SHIFT                                                       22
#define SEC22_F1_MASK                                                0x00400000
#define SEC22_F1_RD(src)                             (((src) & 0x00400000)>>22)
#define SEC22_F1_WR(src)                        (((u32)(src)<<22) & 0x00400000)
#define SEC22_F1_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields SEC21	 */
#define SEC21_F1_WIDTH                                                        1
#define SEC21_F1_SHIFT                                                       21
#define SEC21_F1_MASK                                                0x00200000
#define SEC21_F1_RD(src)                             (((src) & 0x00200000)>>21)
#define SEC21_F1_WR(src)                        (((u32)(src)<<21) & 0x00200000)
#define SEC21_F1_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields SEC20	 */
#define SEC20_F1_WIDTH                                                        1
#define SEC20_F1_SHIFT                                                       20
#define SEC20_F1_MASK                                                0x00100000
#define SEC20_F1_RD(src)                             (((src) & 0x00100000)>>20)
#define SEC20_F1_WR(src)                        (((u32)(src)<<20) & 0x00100000)
#define SEC20_F1_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields SEC19	 */
#define SEC19_F1_WIDTH                                                        1
#define SEC19_F1_SHIFT                                                       19
#define SEC19_F1_MASK                                                0x00080000
#define SEC19_F1_RD(src)                             (((src) & 0x00080000)>>19)
#define SEC19_F1_WR(src)                        (((u32)(src)<<19) & 0x00080000)
#define SEC19_F1_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields SEC18	 */
#define SEC18_F1_WIDTH                                                        1
#define SEC18_F1_SHIFT                                                       18
#define SEC18_F1_MASK                                                0x00040000
#define SEC18_F1_RD(src)                             (((src) & 0x00040000)>>18)
#define SEC18_F1_WR(src)                        (((u32)(src)<<18) & 0x00040000)
#define SEC18_F1_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields SEC17	 */
#define SEC17_F1_WIDTH                                                        1
#define SEC17_F1_SHIFT                                                       17
#define SEC17_F1_MASK                                                0x00020000
#define SEC17_F1_RD(src)                             (((src) & 0x00020000)>>17)
#define SEC17_F1_WR(src)                        (((u32)(src)<<17) & 0x00020000)
#define SEC17_F1_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields SEC16	 */
#define SEC16_F1_WIDTH                                                        1
#define SEC16_F1_SHIFT                                                       16
#define SEC16_F1_MASK                                                0x00010000
#define SEC16_F1_RD(src)                             (((src) & 0x00010000)>>16)
#define SEC16_F1_WR(src)                        (((u32)(src)<<16) & 0x00010000)
#define SEC16_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields SEC15	 */
#define SEC15_F1_WIDTH                                                        1
#define SEC15_F1_SHIFT                                                       15
#define SEC15_F1_MASK                                                0x00008000
#define SEC15_F1_RD(src)                             (((src) & 0x00008000)>>15)
#define SEC15_F1_WR(src)                        (((u32)(src)<<15) & 0x00008000)
#define SEC15_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields SEC14	 */
#define SEC14_F1_WIDTH                                                        1
#define SEC14_F1_SHIFT                                                       14
#define SEC14_F1_MASK                                                0x00004000
#define SEC14_F1_RD(src)                             (((src) & 0x00004000)>>14)
#define SEC14_F1_WR(src)                        (((u32)(src)<<14) & 0x00004000)
#define SEC14_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields SEC13	 */
#define SEC13_F1_WIDTH                                                        1
#define SEC13_F1_SHIFT                                                       13
#define SEC13_F1_MASK                                                0x00002000
#define SEC13_F1_RD(src)                             (((src) & 0x00002000)>>13)
#define SEC13_F1_WR(src)                        (((u32)(src)<<13) & 0x00002000)
#define SEC13_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields SEC12	 */
#define SEC12_F1_WIDTH                                                        1
#define SEC12_F1_SHIFT                                                       12
#define SEC12_F1_MASK                                                0x00001000
#define SEC12_F1_RD(src)                             (((src) & 0x00001000)>>12)
#define SEC12_F1_WR(src)                        (((u32)(src)<<12) & 0x00001000)
#define SEC12_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SEC11	 */
#define SEC11_F1_WIDTH                                                        1
#define SEC11_F1_SHIFT                                                       11
#define SEC11_F1_MASK                                                0x00000800
#define SEC11_F1_RD(src)                             (((src) & 0x00000800)>>11)
#define SEC11_F1_WR(src)                        (((u32)(src)<<11) & 0x00000800)
#define SEC11_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SEC10	 */
#define SEC10_F1_WIDTH                                                        1
#define SEC10_F1_SHIFT                                                       10
#define SEC10_F1_MASK                                                0x00000400
#define SEC10_F1_RD(src)                             (((src) & 0x00000400)>>10)
#define SEC10_F1_WR(src)                        (((u32)(src)<<10) & 0x00000400)
#define SEC10_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SEC9	 */
#define SEC9_F1_WIDTH                                                         1
#define SEC9_F1_SHIFT                                                         9
#define SEC9_F1_MASK                                                 0x00000200
#define SEC9_F1_RD(src)                               (((src) & 0x00000200)>>9)
#define SEC9_F1_WR(src)                          (((u32)(src)<<9) & 0x00000200)
#define SEC9_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SEC8	 */
#define SEC8_F1_WIDTH                                                         1
#define SEC8_F1_SHIFT                                                         8
#define SEC8_F1_MASK                                                 0x00000100
#define SEC8_F1_RD(src)                               (((src) & 0x00000100)>>8)
#define SEC8_F1_WR(src)                          (((u32)(src)<<8) & 0x00000100)
#define SEC8_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SEC7	 */
#define SEC7_F1_WIDTH                                                         1
#define SEC7_F1_SHIFT                                                         7
#define SEC7_F1_MASK                                                 0x00000080
#define SEC7_F1_RD(src)                               (((src) & 0x00000080)>>7)
#define SEC7_F1_WR(src)                          (((u32)(src)<<7) & 0x00000080)
#define SEC7_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SEC6	 */
#define SEC6_F1_WIDTH                                                         1
#define SEC6_F1_SHIFT                                                         6
#define SEC6_F1_MASK                                                 0x00000040
#define SEC6_F1_RD(src)                               (((src) & 0x00000040)>>6)
#define SEC6_F1_WR(src)                          (((u32)(src)<<6) & 0x00000040)
#define SEC6_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields SEC5	 */
#define SEC5_F1_WIDTH                                                         1
#define SEC5_F1_SHIFT                                                         5
#define SEC5_F1_MASK                                                 0x00000020
#define SEC5_F1_RD(src)                               (((src) & 0x00000020)>>5)
#define SEC5_F1_WR(src)                          (((u32)(src)<<5) & 0x00000020)
#define SEC5_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields SEC4	 */
#define SEC4_F1_WIDTH                                                         1
#define SEC4_F1_SHIFT                                                         4
#define SEC4_F1_MASK                                                 0x00000010
#define SEC4_F1_RD(src)                               (((src) & 0x00000010)>>4)
#define SEC4_F1_WR(src)                          (((u32)(src)<<4) & 0x00000010)
#define SEC4_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields SEC3	 */
#define SEC3_F1_WIDTH                                                         1
#define SEC3_F1_SHIFT                                                         3
#define SEC3_F1_MASK                                                 0x00000008
#define SEC3_F1_RD(src)                               (((src) & 0x00000008)>>3)
#define SEC3_F1_WR(src)                          (((u32)(src)<<3) & 0x00000008)
#define SEC3_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SEC2	 */
#define SEC2_F1_WIDTH                                                         1
#define SEC2_F1_SHIFT                                                         2
#define SEC2_F1_MASK                                                 0x00000004
#define SEC2_F1_RD(src)                               (((src) & 0x00000004)>>2)
#define SEC2_F1_WR(src)                          (((u32)(src)<<2) & 0x00000004)
#define SEC2_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SEC1	 */
#define SEC1_F1_WIDTH                                                         1
#define SEC1_F1_SHIFT                                                         1
#define SEC1_F1_MASK                                                 0x00000002
#define SEC1_F1_RD(src)                               (((src) & 0x00000002)>>1)
#define SEC1_F1_WR(src)                          (((u32)(src)<<1) & 0x00000002)
#define SEC1_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SEC0	 */
#define SEC0_F1_WIDTH                                                         1
#define SEC0_F1_SHIFT                                                         0
#define SEC0_F1_MASK                                                 0x00000001
#define SEC0_F1_RD(src)                                  (((src) & 0x00000001))
#define SEC0_F1_WR(src)                             (((u32)(src)) & 0x00000001)
#define SEC0_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRHMask	*/
/*    Mask Register Fields SEC31Mask    */
#define SEC31MASK_F1_WIDTH                                                    1
#define SEC31MASK_F1_SHIFT                                                   31
#define SEC31MASK_F1_MASK                                            0x80000000
#define SEC31MASK_F1_RD(src)                         (((src) & 0x80000000)>>31)
#define SEC31MASK_F1_WR(src)                    (((u32)(src)<<31) & 0x80000000)
#define SEC31MASK_F1_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields SEC30Mask    */
#define SEC30MASK_F1_WIDTH                                                    1
#define SEC30MASK_F1_SHIFT                                                   30
#define SEC30MASK_F1_MASK                                            0x40000000
#define SEC30MASK_F1_RD(src)                         (((src) & 0x40000000)>>30)
#define SEC30MASK_F1_WR(src)                    (((u32)(src)<<30) & 0x40000000)
#define SEC30MASK_F1_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields SEC29Mask    */
#define SEC29MASK_F1_WIDTH                                                    1
#define SEC29MASK_F1_SHIFT                                                   29
#define SEC29MASK_F1_MASK                                            0x20000000
#define SEC29MASK_F1_RD(src)                         (((src) & 0x20000000)>>29)
#define SEC29MASK_F1_WR(src)                    (((u32)(src)<<29) & 0x20000000)
#define SEC29MASK_F1_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields SEC28Mask    */
#define SEC28MASK_F1_WIDTH                                                    1
#define SEC28MASK_F1_SHIFT                                                   28
#define SEC28MASK_F1_MASK                                            0x10000000
#define SEC28MASK_F1_RD(src)                         (((src) & 0x10000000)>>28)
#define SEC28MASK_F1_WR(src)                    (((u32)(src)<<28) & 0x10000000)
#define SEC28MASK_F1_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields SEC27Mask    */
#define SEC27MASK_F1_WIDTH                                                    1
#define SEC27MASK_F1_SHIFT                                                   27
#define SEC27MASK_F1_MASK                                            0x08000000
#define SEC27MASK_F1_RD(src)                         (((src) & 0x08000000)>>27)
#define SEC27MASK_F1_WR(src)                    (((u32)(src)<<27) & 0x08000000)
#define SEC27MASK_F1_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields SEC26Mask    */
#define SEC26MASK_F1_WIDTH                                                    1
#define SEC26MASK_F1_SHIFT                                                   26
#define SEC26MASK_F1_MASK                                            0x04000000
#define SEC26MASK_F1_RD(src)                         (((src) & 0x04000000)>>26)
#define SEC26MASK_F1_WR(src)                    (((u32)(src)<<26) & 0x04000000)
#define SEC26MASK_F1_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields SEC25Mask    */
#define SEC25MASK_F1_WIDTH                                                    1
#define SEC25MASK_F1_SHIFT                                                   25
#define SEC25MASK_F1_MASK                                            0x02000000
#define SEC25MASK_F1_RD(src)                         (((src) & 0x02000000)>>25)
#define SEC25MASK_F1_WR(src)                    (((u32)(src)<<25) & 0x02000000)
#define SEC25MASK_F1_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields SEC24Mask    */
#define SEC24MASK_F1_WIDTH                                                    1
#define SEC24MASK_F1_SHIFT                                                   24
#define SEC24MASK_F1_MASK                                            0x01000000
#define SEC24MASK_F1_RD(src)                         (((src) & 0x01000000)>>24)
#define SEC24MASK_F1_WR(src)                    (((u32)(src)<<24) & 0x01000000)
#define SEC24MASK_F1_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields SEC23Mask    */
#define SEC23MASK_F1_WIDTH                                                    1
#define SEC23MASK_F1_SHIFT                                                   23
#define SEC23MASK_F1_MASK                                            0x00800000
#define SEC23MASK_F1_RD(src)                         (((src) & 0x00800000)>>23)
#define SEC23MASK_F1_WR(src)                    (((u32)(src)<<23) & 0x00800000)
#define SEC23MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields SEC22Mask    */
#define SEC22MASK_F1_WIDTH                                                    1
#define SEC22MASK_F1_SHIFT                                                   22
#define SEC22MASK_F1_MASK                                            0x00400000
#define SEC22MASK_F1_RD(src)                         (((src) & 0x00400000)>>22)
#define SEC22MASK_F1_WR(src)                    (((u32)(src)<<22) & 0x00400000)
#define SEC22MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields SEC21Mask    */
#define SEC21MASK_F1_WIDTH                                                    1
#define SEC21MASK_F1_SHIFT                                                   21
#define SEC21MASK_F1_MASK                                            0x00200000
#define SEC21MASK_F1_RD(src)                         (((src) & 0x00200000)>>21)
#define SEC21MASK_F1_WR(src)                    (((u32)(src)<<21) & 0x00200000)
#define SEC21MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields SEC20Mask    */
#define SEC20MASK_F1_WIDTH                                                    1
#define SEC20MASK_F1_SHIFT                                                   20
#define SEC20MASK_F1_MASK                                            0x00100000
#define SEC20MASK_F1_RD(src)                         (((src) & 0x00100000)>>20)
#define SEC20MASK_F1_WR(src)                    (((u32)(src)<<20) & 0x00100000)
#define SEC20MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields SEC19Mask    */
#define SEC19MASK_F1_WIDTH                                                    1
#define SEC19MASK_F1_SHIFT                                                   19
#define SEC19MASK_F1_MASK                                            0x00080000
#define SEC19MASK_F1_RD(src)                         (((src) & 0x00080000)>>19)
#define SEC19MASK_F1_WR(src)                    (((u32)(src)<<19) & 0x00080000)
#define SEC19MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields SEC18Mask    */
#define SEC18MASK_F1_WIDTH                                                    1
#define SEC18MASK_F1_SHIFT                                                   18
#define SEC18MASK_F1_MASK                                            0x00040000
#define SEC18MASK_F1_RD(src)                         (((src) & 0x00040000)>>18)
#define SEC18MASK_F1_WR(src)                    (((u32)(src)<<18) & 0x00040000)
#define SEC18MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields SEC17Mask    */
#define SEC17MASK_F1_WIDTH                                                    1
#define SEC17MASK_F1_SHIFT                                                   17
#define SEC17MASK_F1_MASK                                            0x00020000
#define SEC17MASK_F1_RD(src)                         (((src) & 0x00020000)>>17)
#define SEC17MASK_F1_WR(src)                    (((u32)(src)<<17) & 0x00020000)
#define SEC17MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields SEC16Mask    */
#define SEC16MASK_F1_WIDTH                                                    1
#define SEC16MASK_F1_SHIFT                                                   16
#define SEC16MASK_F1_MASK                                            0x00010000
#define SEC16MASK_F1_RD(src)                         (((src) & 0x00010000)>>16)
#define SEC16MASK_F1_WR(src)                    (((u32)(src)<<16) & 0x00010000)
#define SEC16MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields SEC15Mask    */
#define SEC15MASK_F1_WIDTH                                                    1
#define SEC15MASK_F1_SHIFT                                                   15
#define SEC15MASK_F1_MASK                                            0x00008000
#define SEC15MASK_F1_RD(src)                         (((src) & 0x00008000)>>15)
#define SEC15MASK_F1_WR(src)                    (((u32)(src)<<15) & 0x00008000)
#define SEC15MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields SEC14Mask    */
#define SEC14MASK_F1_WIDTH                                                    1
#define SEC14MASK_F1_SHIFT                                                   14
#define SEC14MASK_F1_MASK                                            0x00004000
#define SEC14MASK_F1_RD(src)                         (((src) & 0x00004000)>>14)
#define SEC14MASK_F1_WR(src)                    (((u32)(src)<<14) & 0x00004000)
#define SEC14MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields SEC13Mask    */
#define SEC13MASK_F1_WIDTH                                                    1
#define SEC13MASK_F1_SHIFT                                                   13
#define SEC13MASK_F1_MASK                                            0x00002000
#define SEC13MASK_F1_RD(src)                         (((src) & 0x00002000)>>13)
#define SEC13MASK_F1_WR(src)                    (((u32)(src)<<13) & 0x00002000)
#define SEC13MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields SEC12Mask    */
#define SEC12MASK_F1_WIDTH                                                    1
#define SEC12MASK_F1_SHIFT                                                   12
#define SEC12MASK_F1_MASK                                            0x00001000
#define SEC12MASK_F1_RD(src)                         (((src) & 0x00001000)>>12)
#define SEC12MASK_F1_WR(src)                    (((u32)(src)<<12) & 0x00001000)
#define SEC12MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SEC11Mask    */
#define SEC11MASK_F1_WIDTH                                                    1
#define SEC11MASK_F1_SHIFT                                                   11
#define SEC11MASK_F1_MASK                                            0x00000800
#define SEC11MASK_F1_RD(src)                         (((src) & 0x00000800)>>11)
#define SEC11MASK_F1_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define SEC11MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SEC10Mask    */
#define SEC10MASK_F1_WIDTH                                                    1
#define SEC10MASK_F1_SHIFT                                                   10
#define SEC10MASK_F1_MASK                                            0x00000400
#define SEC10MASK_F1_RD(src)                         (((src) & 0x00000400)>>10)
#define SEC10MASK_F1_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define SEC10MASK_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SEC9Mask    */
#define SEC9MASK_F1_WIDTH                                                     1
#define SEC9MASK_F1_SHIFT                                                     9
#define SEC9MASK_F1_MASK                                             0x00000200
#define SEC9MASK_F1_RD(src)                           (((src) & 0x00000200)>>9)
#define SEC9MASK_F1_WR(src)                      (((u32)(src)<<9) & 0x00000200)
#define SEC9MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields SEC8Mask    */
#define SEC8MASK_F1_WIDTH                                                     1
#define SEC8MASK_F1_SHIFT                                                     8
#define SEC8MASK_F1_MASK                                             0x00000100
#define SEC8MASK_F1_RD(src)                           (((src) & 0x00000100)>>8)
#define SEC8MASK_F1_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define SEC8MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SEC7Mask    */
#define SEC7MASK_F1_WIDTH                                                     1
#define SEC7MASK_F1_SHIFT                                                     7
#define SEC7MASK_F1_MASK                                             0x00000080
#define SEC7MASK_F1_RD(src)                           (((src) & 0x00000080)>>7)
#define SEC7MASK_F1_WR(src)                      (((u32)(src)<<7) & 0x00000080)
#define SEC7MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SEC6Mask    */
#define SEC6MASK_F1_WIDTH                                                     1
#define SEC6MASK_F1_SHIFT                                                     6
#define SEC6MASK_F1_MASK                                             0x00000040
#define SEC6MASK_F1_RD(src)                           (((src) & 0x00000040)>>6)
#define SEC6MASK_F1_WR(src)                      (((u32)(src)<<6) & 0x00000040)
#define SEC6MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields SEC5Mask    */
#define SEC5MASK_F1_WIDTH                                                     1
#define SEC5MASK_F1_SHIFT                                                     5
#define SEC5MASK_F1_MASK                                             0x00000020
#define SEC5MASK_F1_RD(src)                           (((src) & 0x00000020)>>5)
#define SEC5MASK_F1_WR(src)                      (((u32)(src)<<5) & 0x00000020)
#define SEC5MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields SEC4Mask    */
#define SEC4MASK_F1_WIDTH                                                     1
#define SEC4MASK_F1_SHIFT                                                     4
#define SEC4MASK_F1_MASK                                             0x00000010
#define SEC4MASK_F1_RD(src)                           (((src) & 0x00000010)>>4)
#define SEC4MASK_F1_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define SEC4MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields SEC3Mask    */
#define SEC3MASK_F1_WIDTH                                                     1
#define SEC3MASK_F1_SHIFT                                                     3
#define SEC3MASK_F1_MASK                                             0x00000008
#define SEC3MASK_F1_RD(src)                           (((src) & 0x00000008)>>3)
#define SEC3MASK_F1_WR(src)                      (((u32)(src)<<3) & 0x00000008)
#define SEC3MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SEC2Mask    */
#define SEC2MASK_F1_WIDTH                                                     1
#define SEC2MASK_F1_SHIFT                                                     2
#define SEC2MASK_F1_MASK                                             0x00000004
#define SEC2MASK_F1_RD(src)                           (((src) & 0x00000004)>>2)
#define SEC2MASK_F1_WR(src)                      (((u32)(src)<<2) & 0x00000004)
#define SEC2MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields SEC1Mask    */
#define SEC1MASK_F1_WIDTH                                                     1
#define SEC1MASK_F1_SHIFT                                                     1
#define SEC1MASK_F1_MASK                                             0x00000002
#define SEC1MASK_F1_RD(src)                           (((src) & 0x00000002)>>1)
#define SEC1MASK_F1_WR(src)                      (((u32)(src)<<1) & 0x00000002)
#define SEC1MASK_F1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SEC0Mask    */
#define SEC0MASK_F1_WIDTH                                                     1
#define SEC0MASK_F1_SHIFT                                                     0
#define SEC0MASK_F1_MASK                                             0x00000001
#define SEC0MASK_F1_RD(src)                              (((src) & 0x00000001))
#define SEC0MASK_F1_WR(src)                         (((u32)(src)) & 0x00000001)
#define SEC0MASK_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRL	*/ 
/*	 Fields MSEC31	 */
#define MSEC31_WIDTH                                                          1
#define MSEC31_SHIFT                                                         31
#define MSEC31_MASK                                                  0x80000000
#define MSEC31_RD(src)                               (((src) & 0x80000000)>>31)
#define MSEC31_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MSEC31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MSEC30	 */
#define MSEC30_WIDTH                                                          1
#define MSEC30_SHIFT                                                         30
#define MSEC30_MASK                                                  0x40000000
#define MSEC30_RD(src)                               (((src) & 0x40000000)>>30)
#define MSEC30_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MSEC30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MSEC29	 */
#define MSEC29_WIDTH                                                          1
#define MSEC29_SHIFT                                                         29
#define MSEC29_MASK                                                  0x20000000
#define MSEC29_RD(src)                               (((src) & 0x20000000)>>29)
#define MSEC29_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MSEC29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MSEC28	 */
#define MSEC28_WIDTH                                                          1
#define MSEC28_SHIFT                                                         28
#define MSEC28_MASK                                                  0x10000000
#define MSEC28_RD(src)                               (((src) & 0x10000000)>>28)
#define MSEC28_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MSEC28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MSEC27	 */
#define MSEC27_WIDTH                                                          1
#define MSEC27_SHIFT                                                         27
#define MSEC27_MASK                                                  0x08000000
#define MSEC27_RD(src)                               (((src) & 0x08000000)>>27)
#define MSEC27_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MSEC27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MSEC26	 */
#define MSEC26_WIDTH                                                          1
#define MSEC26_SHIFT                                                         26
#define MSEC26_MASK                                                  0x04000000
#define MSEC26_RD(src)                               (((src) & 0x04000000)>>26)
#define MSEC26_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MSEC26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MSEC25	 */
#define MSEC25_WIDTH                                                          1
#define MSEC25_SHIFT                                                         25
#define MSEC25_MASK                                                  0x02000000
#define MSEC25_RD(src)                               (((src) & 0x02000000)>>25)
#define MSEC25_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MSEC25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MSEC24	 */
#define MSEC24_WIDTH                                                          1
#define MSEC24_SHIFT                                                         24
#define MSEC24_MASK                                                  0x01000000
#define MSEC24_RD(src)                               (((src) & 0x01000000)>>24)
#define MSEC24_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MSEC24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MSEC23	 */
#define MSEC23_WIDTH                                                          1
#define MSEC23_SHIFT                                                         23
#define MSEC23_MASK                                                  0x00800000
#define MSEC23_RD(src)                               (((src) & 0x00800000)>>23)
#define MSEC23_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MSEC23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MSEC22	 */
#define MSEC22_WIDTH                                                          1
#define MSEC22_SHIFT                                                         22
#define MSEC22_MASK                                                  0x00400000
#define MSEC22_RD(src)                               (((src) & 0x00400000)>>22)
#define MSEC22_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MSEC22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MSEC21	 */
#define MSEC21_WIDTH                                                          1
#define MSEC21_SHIFT                                                         21
#define MSEC21_MASK                                                  0x00200000
#define MSEC21_RD(src)                               (((src) & 0x00200000)>>21)
#define MSEC21_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MSEC21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MSEC20	 */
#define MSEC20_WIDTH                                                          1
#define MSEC20_SHIFT                                                         20
#define MSEC20_MASK                                                  0x00100000
#define MSEC20_RD(src)                               (((src) & 0x00100000)>>20)
#define MSEC20_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MSEC20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MSEC19	 */
#define MSEC19_WIDTH                                                          1
#define MSEC19_SHIFT                                                         19
#define MSEC19_MASK                                                  0x00080000
#define MSEC19_RD(src)                               (((src) & 0x00080000)>>19)
#define MSEC19_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MSEC19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MSEC18	 */
#define MSEC18_WIDTH                                                          1
#define MSEC18_SHIFT                                                         18
#define MSEC18_MASK                                                  0x00040000
#define MSEC18_RD(src)                               (((src) & 0x00040000)>>18)
#define MSEC18_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MSEC18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MSEC17	 */
#define MSEC17_WIDTH                                                          1
#define MSEC17_SHIFT                                                         17
#define MSEC17_MASK                                                  0x00020000
#define MSEC17_RD(src)                               (((src) & 0x00020000)>>17)
#define MSEC17_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MSEC17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MSEC16	 */
#define MSEC16_WIDTH                                                          1
#define MSEC16_SHIFT                                                         16
#define MSEC16_MASK                                                  0x00010000
#define MSEC16_RD(src)                               (((src) & 0x00010000)>>16)
#define MSEC16_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MSEC16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MSEC15	 */
#define MSEC15_WIDTH                                                          1
#define MSEC15_SHIFT                                                         15
#define MSEC15_MASK                                                  0x00008000
#define MSEC15_RD(src)                               (((src) & 0x00008000)>>15)
#define MSEC15_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MSEC15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MSEC14	 */
#define MSEC14_WIDTH                                                          1
#define MSEC14_SHIFT                                                         14
#define MSEC14_MASK                                                  0x00004000
#define MSEC14_RD(src)                               (((src) & 0x00004000)>>14)
#define MSEC14_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MSEC14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MSEC13	 */
#define MSEC13_WIDTH                                                          1
#define MSEC13_SHIFT                                                         13
#define MSEC13_MASK                                                  0x00002000
#define MSEC13_RD(src)                               (((src) & 0x00002000)>>13)
#define MSEC13_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MSEC13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MSEC12	 */
#define MSEC12_WIDTH                                                          1
#define MSEC12_SHIFT                                                         12
#define MSEC12_MASK                                                  0x00001000
#define MSEC12_RD(src)                               (((src) & 0x00001000)>>12)
#define MSEC12_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MSEC12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MSEC11	 */
#define MSEC11_WIDTH                                                          1
#define MSEC11_SHIFT                                                         11
#define MSEC11_MASK                                                  0x00000800
#define MSEC11_RD(src)                               (((src) & 0x00000800)>>11)
#define MSEC11_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MSEC11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MSEC10	 */
#define MSEC10_WIDTH                                                          1
#define MSEC10_SHIFT                                                         10
#define MSEC10_MASK                                                  0x00000400
#define MSEC10_RD(src)                               (((src) & 0x00000400)>>10)
#define MSEC10_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MSEC10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MSEC9	 */
#define MSEC9_WIDTH                                                           1
#define MSEC9_SHIFT                                                           9
#define MSEC9_MASK                                                   0x00000200
#define MSEC9_RD(src)                                 (((src) & 0x00000200)>>9)
#define MSEC9_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define MSEC9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSEC8	 */
#define MSEC8_WIDTH                                                           1
#define MSEC8_SHIFT                                                           8
#define MSEC8_MASK                                                   0x00000100
#define MSEC8_RD(src)                                 (((src) & 0x00000100)>>8)
#define MSEC8_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define MSEC8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MSEC7	 */
#define MSEC7_WIDTH                                                           1
#define MSEC7_SHIFT                                                           7
#define MSEC7_MASK                                                   0x00000080
#define MSEC7_RD(src)                                 (((src) & 0x00000080)>>7)
#define MSEC7_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define MSEC7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MSEC6	 */
#define MSEC6_WIDTH                                                           1
#define MSEC6_SHIFT                                                           6
#define MSEC6_MASK                                                   0x00000040
#define MSEC6_RD(src)                                 (((src) & 0x00000040)>>6)
#define MSEC6_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define MSEC6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MSEC5	 */
#define MSEC5_WIDTH                                                           1
#define MSEC5_SHIFT                                                           5
#define MSEC5_MASK                                                   0x00000020
#define MSEC5_RD(src)                                 (((src) & 0x00000020)>>5)
#define MSEC5_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define MSEC5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MSEC4	 */
#define MSEC4_WIDTH                                                           1
#define MSEC4_SHIFT                                                           4
#define MSEC4_MASK                                                   0x00000010
#define MSEC4_RD(src)                                 (((src) & 0x00000010)>>4)
#define MSEC4_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define MSEC4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MSEC3	 */
#define MSEC3_WIDTH                                                           1
#define MSEC3_SHIFT                                                           3
#define MSEC3_MASK                                                   0x00000008
#define MSEC3_RD(src)                                 (((src) & 0x00000008)>>3)
#define MSEC3_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define MSEC3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MSEC2	 */
#define MSEC2_WIDTH                                                           1
#define MSEC2_SHIFT                                                           2
#define MSEC2_MASK                                                   0x00000004
#define MSEC2_RD(src)                                 (((src) & 0x00000004)>>2)
#define MSEC2_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define MSEC2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC1	 */
#define MSEC1_WIDTH                                                           1
#define MSEC1_SHIFT                                                           1
#define MSEC1_MASK                                                   0x00000002
#define MSEC1_RD(src)                                 (((src) & 0x00000002)>>1)
#define MSEC1_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define MSEC1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MSEC0	 */
#define MSEC0_WIDTH                                                           1
#define MSEC0_SHIFT                                                           0
#define MSEC0_MASK                                                   0x00000001
#define MSEC0_RD(src)                                    (((src) & 0x00000001))
#define MSEC0_WR(src)                               (((u32)(src)) & 0x00000001)
#define MSEC0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRLMask	*/
/*    Mask Register Fields MSEC31Mask    */
#define MSEC31MASK_WIDTH                                                      1
#define MSEC31MASK_SHIFT                                                     31
#define MSEC31MASK_MASK                                              0x80000000
#define MSEC31MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MSEC31MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MSEC31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MSEC30Mask    */
#define MSEC30MASK_WIDTH                                                      1
#define MSEC30MASK_SHIFT                                                     30
#define MSEC30MASK_MASK                                              0x40000000
#define MSEC30MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MSEC30MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MSEC30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MSEC29Mask    */
#define MSEC29MASK_WIDTH                                                      1
#define MSEC29MASK_SHIFT                                                     29
#define MSEC29MASK_MASK                                              0x20000000
#define MSEC29MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MSEC29MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MSEC29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MSEC28Mask    */
#define MSEC28MASK_WIDTH                                                      1
#define MSEC28MASK_SHIFT                                                     28
#define MSEC28MASK_MASK                                              0x10000000
#define MSEC28MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MSEC28MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MSEC28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MSEC27Mask    */
#define MSEC27MASK_WIDTH                                                      1
#define MSEC27MASK_SHIFT                                                     27
#define MSEC27MASK_MASK                                              0x08000000
#define MSEC27MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MSEC27MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MSEC27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MSEC26Mask    */
#define MSEC26MASK_WIDTH                                                      1
#define MSEC26MASK_SHIFT                                                     26
#define MSEC26MASK_MASK                                              0x04000000
#define MSEC26MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MSEC26MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MSEC26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MSEC25Mask    */
#define MSEC25MASK_WIDTH                                                      1
#define MSEC25MASK_SHIFT                                                     25
#define MSEC25MASK_MASK                                              0x02000000
#define MSEC25MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MSEC25MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MSEC25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MSEC24Mask    */
#define MSEC24MASK_WIDTH                                                      1
#define MSEC24MASK_SHIFT                                                     24
#define MSEC24MASK_MASK                                              0x01000000
#define MSEC24MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MSEC24MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MSEC24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MSEC23Mask    */
#define MSEC23MASK_WIDTH                                                      1
#define MSEC23MASK_SHIFT                                                     23
#define MSEC23MASK_MASK                                              0x00800000
#define MSEC23MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MSEC23MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MSEC23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MSEC22Mask    */
#define MSEC22MASK_WIDTH                                                      1
#define MSEC22MASK_SHIFT                                                     22
#define MSEC22MASK_MASK                                              0x00400000
#define MSEC22MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MSEC22MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MSEC22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MSEC21Mask    */
#define MSEC21MASK_WIDTH                                                      1
#define MSEC21MASK_SHIFT                                                     21
#define MSEC21MASK_MASK                                              0x00200000
#define MSEC21MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MSEC21MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MSEC21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MSEC20Mask    */
#define MSEC20MASK_WIDTH                                                      1
#define MSEC20MASK_SHIFT                                                     20
#define MSEC20MASK_MASK                                              0x00100000
#define MSEC20MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MSEC20MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MSEC20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MSEC19Mask    */
#define MSEC19MASK_WIDTH                                                      1
#define MSEC19MASK_SHIFT                                                     19
#define MSEC19MASK_MASK                                              0x00080000
#define MSEC19MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MSEC19MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MSEC19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MSEC18Mask    */
#define MSEC18MASK_WIDTH                                                      1
#define MSEC18MASK_SHIFT                                                     18
#define MSEC18MASK_MASK                                              0x00040000
#define MSEC18MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MSEC18MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MSEC18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MSEC17Mask    */
#define MSEC17MASK_WIDTH                                                      1
#define MSEC17MASK_SHIFT                                                     17
#define MSEC17MASK_MASK                                              0x00020000
#define MSEC17MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MSEC17MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MSEC17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MSEC16Mask    */
#define MSEC16MASK_WIDTH                                                      1
#define MSEC16MASK_SHIFT                                                     16
#define MSEC16MASK_MASK                                              0x00010000
#define MSEC16MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MSEC16MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MSEC16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MSEC15Mask    */
#define MSEC15MASK_WIDTH                                                      1
#define MSEC15MASK_SHIFT                                                     15
#define MSEC15MASK_MASK                                              0x00008000
#define MSEC15MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MSEC15MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MSEC15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MSEC14Mask    */
#define MSEC14MASK_WIDTH                                                      1
#define MSEC14MASK_SHIFT                                                     14
#define MSEC14MASK_MASK                                              0x00004000
#define MSEC14MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MSEC14MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MSEC14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MSEC13Mask    */
#define MSEC13MASK_WIDTH                                                      1
#define MSEC13MASK_SHIFT                                                     13
#define MSEC13MASK_MASK                                              0x00002000
#define MSEC13MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MSEC13MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MSEC13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MSEC12Mask    */
#define MSEC12MASK_WIDTH                                                      1
#define MSEC12MASK_SHIFT                                                     12
#define MSEC12MASK_MASK                                              0x00001000
#define MSEC12MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MSEC12MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSEC12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MSEC11Mask    */
#define MSEC11MASK_WIDTH                                                      1
#define MSEC11MASK_SHIFT                                                     11
#define MSEC11MASK_MASK                                              0x00000800
#define MSEC11MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MSEC11MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MSEC11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MSEC10Mask    */
#define MSEC10MASK_WIDTH                                                      1
#define MSEC10MASK_SHIFT                                                     10
#define MSEC10MASK_MASK                                              0x00000400
#define MSEC10MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MSEC10MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MSEC10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MSEC9Mask    */
#define MSEC9MASK_WIDTH                                                       1
#define MSEC9MASK_SHIFT                                                       9
#define MSEC9MASK_MASK                                               0x00000200
#define MSEC9MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define MSEC9MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define MSEC9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSEC8Mask    */
#define MSEC8MASK_WIDTH                                                       1
#define MSEC8MASK_SHIFT                                                       8
#define MSEC8MASK_MASK                                               0x00000100
#define MSEC8MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define MSEC8MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define MSEC8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MSEC7Mask    */
#define MSEC7MASK_WIDTH                                                       1
#define MSEC7MASK_SHIFT                                                       7
#define MSEC7MASK_MASK                                               0x00000080
#define MSEC7MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define MSEC7MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define MSEC7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MSEC6Mask    */
#define MSEC6MASK_WIDTH                                                       1
#define MSEC6MASK_SHIFT                                                       6
#define MSEC6MASK_MASK                                               0x00000040
#define MSEC6MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define MSEC6MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define MSEC6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MSEC5Mask    */
#define MSEC5MASK_WIDTH                                                       1
#define MSEC5MASK_SHIFT                                                       5
#define MSEC5MASK_MASK                                               0x00000020
#define MSEC5MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define MSEC5MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define MSEC5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MSEC4Mask    */
#define MSEC4MASK_WIDTH                                                       1
#define MSEC4MASK_SHIFT                                                       4
#define MSEC4MASK_MASK                                               0x00000010
#define MSEC4MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define MSEC4MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define MSEC4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MSEC3Mask    */
#define MSEC3MASK_WIDTH                                                       1
#define MSEC3MASK_SHIFT                                                       3
#define MSEC3MASK_MASK                                               0x00000008
#define MSEC3MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define MSEC3MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define MSEC3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MSEC2Mask    */
#define MSEC2MASK_WIDTH                                                       1
#define MSEC2MASK_SHIFT                                                       2
#define MSEC2MASK_MASK                                               0x00000004
#define MSEC2MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define MSEC2MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define MSEC2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSEC1Mask    */
#define MSEC1MASK_WIDTH                                                       1
#define MSEC1MASK_SHIFT                                                       1
#define MSEC1MASK_MASK                                               0x00000002
#define MSEC1MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define MSEC1MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define MSEC1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MSEC0Mask    */
#define MSEC0MASK_WIDTH                                                       1
#define MSEC0MASK_SHIFT                                                       0
#define MSEC0MASK_MASK                                               0x00000001
#define MSEC0MASK_RD(src)                                (((src) & 0x00000001))
#define MSEC0MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define MSEC0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRH	*/ 
/*	 Fields MSEC63	 */
#define MSEC63_WIDTH                                                          1
#define MSEC63_SHIFT                                                         31
#define MSEC63_MASK                                                  0x80000000
#define MSEC63_RD(src)                               (((src) & 0x80000000)>>31)
#define MSEC63_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MSEC63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MSEC62	 */
#define MSEC62_WIDTH                                                          1
#define MSEC62_SHIFT                                                         30
#define MSEC62_MASK                                                  0x40000000
#define MSEC62_RD(src)                               (((src) & 0x40000000)>>30)
#define MSEC62_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MSEC62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MSEC61	 */
#define MSEC61_WIDTH                                                          1
#define MSEC61_SHIFT                                                         29
#define MSEC61_MASK                                                  0x20000000
#define MSEC61_RD(src)                               (((src) & 0x20000000)>>29)
#define MSEC61_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MSEC61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MSEC60	 */
#define MSEC60_WIDTH                                                          1
#define MSEC60_SHIFT                                                         28
#define MSEC60_MASK                                                  0x10000000
#define MSEC60_RD(src)                               (((src) & 0x10000000)>>28)
#define MSEC60_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MSEC60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MSEC59	 */
#define MSEC59_WIDTH                                                          1
#define MSEC59_SHIFT                                                         27
#define MSEC59_MASK                                                  0x08000000
#define MSEC59_RD(src)                               (((src) & 0x08000000)>>27)
#define MSEC59_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MSEC59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MSEC58	 */
#define MSEC58_WIDTH                                                          1
#define MSEC58_SHIFT                                                         26
#define MSEC58_MASK                                                  0x04000000
#define MSEC58_RD(src)                               (((src) & 0x04000000)>>26)
#define MSEC58_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MSEC58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MSEC57	 */
#define MSEC57_WIDTH                                                          1
#define MSEC57_SHIFT                                                         25
#define MSEC57_MASK                                                  0x02000000
#define MSEC57_RD(src)                               (((src) & 0x02000000)>>25)
#define MSEC57_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MSEC57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MSEC56	 */
#define MSEC56_WIDTH                                                          1
#define MSEC56_SHIFT                                                         24
#define MSEC56_MASK                                                  0x01000000
#define MSEC56_RD(src)                               (((src) & 0x01000000)>>24)
#define MSEC56_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MSEC56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MSEC55	 */
#define MSEC55_WIDTH                                                          1
#define MSEC55_SHIFT                                                         23
#define MSEC55_MASK                                                  0x00800000
#define MSEC55_RD(src)                               (((src) & 0x00800000)>>23)
#define MSEC55_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MSEC55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MSEC54	 */
#define MSEC54_WIDTH                                                          1
#define MSEC54_SHIFT                                                         22
#define MSEC54_MASK                                                  0x00400000
#define MSEC54_RD(src)                               (((src) & 0x00400000)>>22)
#define MSEC54_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MSEC54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MSEC53	 */
#define MSEC53_WIDTH                                                          1
#define MSEC53_SHIFT                                                         21
#define MSEC53_MASK                                                  0x00200000
#define MSEC53_RD(src)                               (((src) & 0x00200000)>>21)
#define MSEC53_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MSEC53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MSEC52	 */
#define MSEC52_WIDTH                                                          1
#define MSEC52_SHIFT                                                         20
#define MSEC52_MASK                                                  0x00100000
#define MSEC52_RD(src)                               (((src) & 0x00100000)>>20)
#define MSEC52_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MSEC52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MSEC51	 */
#define MSEC51_WIDTH                                                          1
#define MSEC51_SHIFT                                                         19
#define MSEC51_MASK                                                  0x00080000
#define MSEC51_RD(src)                               (((src) & 0x00080000)>>19)
#define MSEC51_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MSEC51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MSEC50	 */
#define MSEC50_WIDTH                                                          1
#define MSEC50_SHIFT                                                         18
#define MSEC50_MASK                                                  0x00040000
#define MSEC50_RD(src)                               (((src) & 0x00040000)>>18)
#define MSEC50_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MSEC50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MSEC49	 */
#define MSEC49_WIDTH                                                          1
#define MSEC49_SHIFT                                                         17
#define MSEC49_MASK                                                  0x00020000
#define MSEC49_RD(src)                               (((src) & 0x00020000)>>17)
#define MSEC49_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MSEC49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MSEC48	 */
#define MSEC48_WIDTH                                                          1
#define MSEC48_SHIFT                                                         16
#define MSEC48_MASK                                                  0x00010000
#define MSEC48_RD(src)                               (((src) & 0x00010000)>>16)
#define MSEC48_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MSEC48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MSEC47	 */
#define MSEC47_WIDTH                                                          1
#define MSEC47_SHIFT                                                         15
#define MSEC47_MASK                                                  0x00008000
#define MSEC47_RD(src)                               (((src) & 0x00008000)>>15)
#define MSEC47_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MSEC47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MSEC46	 */
#define MSEC46_WIDTH                                                          1
#define MSEC46_SHIFT                                                         14
#define MSEC46_MASK                                                  0x00004000
#define MSEC46_RD(src)                               (((src) & 0x00004000)>>14)
#define MSEC46_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MSEC46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MSEC45	 */
#define MSEC45_WIDTH                                                          1
#define MSEC45_SHIFT                                                         13
#define MSEC45_MASK                                                  0x00002000
#define MSEC45_RD(src)                               (((src) & 0x00002000)>>13)
#define MSEC45_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MSEC45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MSEC44	 */
#define MSEC44_WIDTH                                                          1
#define MSEC44_SHIFT                                                         12
#define MSEC44_MASK                                                  0x00001000
#define MSEC44_RD(src)                               (((src) & 0x00001000)>>12)
#define MSEC44_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MSEC44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MSEC43	 */
#define MSEC43_WIDTH                                                          1
#define MSEC43_SHIFT                                                         11
#define MSEC43_MASK                                                  0x00000800
#define MSEC43_RD(src)                               (((src) & 0x00000800)>>11)
#define MSEC43_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MSEC43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MSEC42	 */
#define MSEC42_WIDTH                                                          1
#define MSEC42_SHIFT                                                         10
#define MSEC42_MASK                                                  0x00000400
#define MSEC42_RD(src)                               (((src) & 0x00000400)>>10)
#define MSEC42_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MSEC42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MSEC41	 */
#define MSEC41_WIDTH                                                          1
#define MSEC41_SHIFT                                                          9
#define MSEC41_MASK                                                  0x00000200
#define MSEC41_RD(src)                                (((src) & 0x00000200)>>9)
#define MSEC41_WR(src)                           (((u32)(src)<<9) & 0x00000200)
#define MSEC41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSEC40	 */
#define MSEC40_WIDTH                                                          1
#define MSEC40_SHIFT                                                          8
#define MSEC40_MASK                                                  0x00000100
#define MSEC40_RD(src)                                (((src) & 0x00000100)>>8)
#define MSEC40_WR(src)                           (((u32)(src)<<8) & 0x00000100)
#define MSEC40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MSEC39	 */
#define MSEC39_WIDTH                                                          1
#define MSEC39_SHIFT                                                          7
#define MSEC39_MASK                                                  0x00000080
#define MSEC39_RD(src)                                (((src) & 0x00000080)>>7)
#define MSEC39_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define MSEC39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MSEC38	 */
#define MSEC38_WIDTH                                                          1
#define MSEC38_SHIFT                                                          6
#define MSEC38_MASK                                                  0x00000040
#define MSEC38_RD(src)                                (((src) & 0x00000040)>>6)
#define MSEC38_WR(src)                           (((u32)(src)<<6) & 0x00000040)
#define MSEC38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MSEC37	 */
#define MSEC37_WIDTH                                                          1
#define MSEC37_SHIFT                                                          5
#define MSEC37_MASK                                                  0x00000020
#define MSEC37_RD(src)                                (((src) & 0x00000020)>>5)
#define MSEC37_WR(src)                           (((u32)(src)<<5) & 0x00000020)
#define MSEC37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MSEC36	 */
#define MSEC36_WIDTH                                                          1
#define MSEC36_SHIFT                                                          4
#define MSEC36_MASK                                                  0x00000010
#define MSEC36_RD(src)                                (((src) & 0x00000010)>>4)
#define MSEC36_WR(src)                           (((u32)(src)<<4) & 0x00000010)
#define MSEC36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MSEC35	 */
#define MSEC35_WIDTH                                                          1
#define MSEC35_SHIFT                                                          3
#define MSEC35_MASK                                                  0x00000008
#define MSEC35_RD(src)                                (((src) & 0x00000008)>>3)
#define MSEC35_WR(src)                           (((u32)(src)<<3) & 0x00000008)
#define MSEC35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MSEC34	 */
#define MSEC34_WIDTH                                                          1
#define MSEC34_SHIFT                                                          2
#define MSEC34_MASK                                                  0x00000004
#define MSEC34_RD(src)                                (((src) & 0x00000004)>>2)
#define MSEC34_WR(src)                           (((u32)(src)<<2) & 0x00000004)
#define MSEC34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSEC33	 */
#define MSEC33_WIDTH                                                          1
#define MSEC33_SHIFT                                                          1
#define MSEC33_MASK                                                  0x00000002
#define MSEC33_RD(src)                                (((src) & 0x00000002)>>1)
#define MSEC33_WR(src)                           (((u32)(src)<<1) & 0x00000002)
#define MSEC33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MSEC32	 */
#define MSEC32_WIDTH                                                          1
#define MSEC32_SHIFT                                                          0
#define MSEC32_MASK                                                  0x00000001
#define MSEC32_RD(src)                                   (((src) & 0x00000001))
#define MSEC32_WR(src)                              (((u32)(src)) & 0x00000001)
#define MSEC32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MSEC_ERRHMask	*/
/*    Mask Register Fields MSEC63Mask    */
#define MSEC63MASK_WIDTH                                                      1
#define MSEC63MASK_SHIFT                                                     31
#define MSEC63MASK_MASK                                              0x80000000
#define MSEC63MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MSEC63MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MSEC63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MSEC62Mask    */
#define MSEC62MASK_WIDTH                                                      1
#define MSEC62MASK_SHIFT                                                     30
#define MSEC62MASK_MASK                                              0x40000000
#define MSEC62MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MSEC62MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MSEC62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MSEC61Mask    */
#define MSEC61MASK_WIDTH                                                      1
#define MSEC61MASK_SHIFT                                                     29
#define MSEC61MASK_MASK                                              0x20000000
#define MSEC61MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MSEC61MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MSEC61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MSEC60Mask    */
#define MSEC60MASK_WIDTH                                                      1
#define MSEC60MASK_SHIFT                                                     28
#define MSEC60MASK_MASK                                              0x10000000
#define MSEC60MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MSEC60MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MSEC60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MSEC59Mask    */
#define MSEC59MASK_WIDTH                                                      1
#define MSEC59MASK_SHIFT                                                     27
#define MSEC59MASK_MASK                                              0x08000000
#define MSEC59MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MSEC59MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MSEC59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MSEC58Mask    */
#define MSEC58MASK_WIDTH                                                      1
#define MSEC58MASK_SHIFT                                                     26
#define MSEC58MASK_MASK                                              0x04000000
#define MSEC58MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MSEC58MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MSEC58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MSEC57Mask    */
#define MSEC57MASK_WIDTH                                                      1
#define MSEC57MASK_SHIFT                                                     25
#define MSEC57MASK_MASK                                              0x02000000
#define MSEC57MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MSEC57MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MSEC57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MSEC56Mask    */
#define MSEC56MASK_WIDTH                                                      1
#define MSEC56MASK_SHIFT                                                     24
#define MSEC56MASK_MASK                                              0x01000000
#define MSEC56MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MSEC56MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MSEC56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MSEC55Mask    */
#define MSEC55MASK_WIDTH                                                      1
#define MSEC55MASK_SHIFT                                                     23
#define MSEC55MASK_MASK                                              0x00800000
#define MSEC55MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MSEC55MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MSEC55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MSEC54Mask    */
#define MSEC54MASK_WIDTH                                                      1
#define MSEC54MASK_SHIFT                                                     22
#define MSEC54MASK_MASK                                              0x00400000
#define MSEC54MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MSEC54MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MSEC54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MSEC53Mask    */
#define MSEC53MASK_WIDTH                                                      1
#define MSEC53MASK_SHIFT                                                     21
#define MSEC53MASK_MASK                                              0x00200000
#define MSEC53MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MSEC53MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MSEC53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MSEC52Mask    */
#define MSEC52MASK_WIDTH                                                      1
#define MSEC52MASK_SHIFT                                                     20
#define MSEC52MASK_MASK                                              0x00100000
#define MSEC52MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MSEC52MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MSEC52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MSEC51Mask    */
#define MSEC51MASK_WIDTH                                                      1
#define MSEC51MASK_SHIFT                                                     19
#define MSEC51MASK_MASK                                              0x00080000
#define MSEC51MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MSEC51MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MSEC51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MSEC50Mask    */
#define MSEC50MASK_WIDTH                                                      1
#define MSEC50MASK_SHIFT                                                     18
#define MSEC50MASK_MASK                                              0x00040000
#define MSEC50MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MSEC50MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MSEC50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MSEC49Mask    */
#define MSEC49MASK_WIDTH                                                      1
#define MSEC49MASK_SHIFT                                                     17
#define MSEC49MASK_MASK                                              0x00020000
#define MSEC49MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MSEC49MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MSEC49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MSEC48Mask    */
#define MSEC48MASK_WIDTH                                                      1
#define MSEC48MASK_SHIFT                                                     16
#define MSEC48MASK_MASK                                              0x00010000
#define MSEC48MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MSEC48MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MSEC48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MSEC47Mask    */
#define MSEC47MASK_WIDTH                                                      1
#define MSEC47MASK_SHIFT                                                     15
#define MSEC47MASK_MASK                                              0x00008000
#define MSEC47MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MSEC47MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MSEC47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MSEC46Mask    */
#define MSEC46MASK_WIDTH                                                      1
#define MSEC46MASK_SHIFT                                                     14
#define MSEC46MASK_MASK                                              0x00004000
#define MSEC46MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MSEC46MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MSEC46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MSEC45Mask    */
#define MSEC45MASK_WIDTH                                                      1
#define MSEC45MASK_SHIFT                                                     13
#define MSEC45MASK_MASK                                              0x00002000
#define MSEC45MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MSEC45MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MSEC45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MSEC44Mask    */
#define MSEC44MASK_WIDTH                                                      1
#define MSEC44MASK_SHIFT                                                     12
#define MSEC44MASK_MASK                                              0x00001000
#define MSEC44MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MSEC44MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSEC44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MSEC43Mask    */
#define MSEC43MASK_WIDTH                                                      1
#define MSEC43MASK_SHIFT                                                     11
#define MSEC43MASK_MASK                                              0x00000800
#define MSEC43MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MSEC43MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MSEC43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MSEC42Mask    */
#define MSEC42MASK_WIDTH                                                      1
#define MSEC42MASK_SHIFT                                                     10
#define MSEC42MASK_MASK                                              0x00000400
#define MSEC42MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MSEC42MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MSEC42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MSEC41Mask    */
#define MSEC41MASK_WIDTH                                                      1
#define MSEC41MASK_SHIFT                                                      9
#define MSEC41MASK_MASK                                              0x00000200
#define MSEC41MASK_RD(src)                            (((src) & 0x00000200)>>9)
#define MSEC41MASK_WR(src)                       (((u32)(src)<<9) & 0x00000200)
#define MSEC41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSEC40Mask    */
#define MSEC40MASK_WIDTH                                                      1
#define MSEC40MASK_SHIFT                                                      8
#define MSEC40MASK_MASK                                              0x00000100
#define MSEC40MASK_RD(src)                            (((src) & 0x00000100)>>8)
#define MSEC40MASK_WR(src)                       (((u32)(src)<<8) & 0x00000100)
#define MSEC40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MSEC39Mask    */
#define MSEC39MASK_WIDTH                                                      1
#define MSEC39MASK_SHIFT                                                      7
#define MSEC39MASK_MASK                                              0x00000080
#define MSEC39MASK_RD(src)                            (((src) & 0x00000080)>>7)
#define MSEC39MASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define MSEC39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MSEC38Mask    */
#define MSEC38MASK_WIDTH                                                      1
#define MSEC38MASK_SHIFT                                                      6
#define MSEC38MASK_MASK                                              0x00000040
#define MSEC38MASK_RD(src)                            (((src) & 0x00000040)>>6)
#define MSEC38MASK_WR(src)                       (((u32)(src)<<6) & 0x00000040)
#define MSEC38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MSEC37Mask    */
#define MSEC37MASK_WIDTH                                                      1
#define MSEC37MASK_SHIFT                                                      5
#define MSEC37MASK_MASK                                              0x00000020
#define MSEC37MASK_RD(src)                            (((src) & 0x00000020)>>5)
#define MSEC37MASK_WR(src)                       (((u32)(src)<<5) & 0x00000020)
#define MSEC37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MSEC36Mask    */
#define MSEC36MASK_WIDTH                                                      1
#define MSEC36MASK_SHIFT                                                      4
#define MSEC36MASK_MASK                                              0x00000010
#define MSEC36MASK_RD(src)                            (((src) & 0x00000010)>>4)
#define MSEC36MASK_WR(src)                       (((u32)(src)<<4) & 0x00000010)
#define MSEC36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MSEC35Mask    */
#define MSEC35MASK_WIDTH                                                      1
#define MSEC35MASK_SHIFT                                                      3
#define MSEC35MASK_MASK                                              0x00000008
#define MSEC35MASK_RD(src)                            (((src) & 0x00000008)>>3)
#define MSEC35MASK_WR(src)                       (((u32)(src)<<3) & 0x00000008)
#define MSEC35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MSEC34Mask    */
#define MSEC34MASK_WIDTH                                                      1
#define MSEC34MASK_SHIFT                                                      2
#define MSEC34MASK_MASK                                              0x00000004
#define MSEC34MASK_RD(src)                            (((src) & 0x00000004)>>2)
#define MSEC34MASK_WR(src)                       (((u32)(src)<<2) & 0x00000004)
#define MSEC34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSEC33Mask    */
#define MSEC33MASK_WIDTH                                                      1
#define MSEC33MASK_SHIFT                                                      1
#define MSEC33MASK_MASK                                              0x00000002
#define MSEC33MASK_RD(src)                            (((src) & 0x00000002)>>1)
#define MSEC33MASK_WR(src)                       (((u32)(src)<<1) & 0x00000002)
#define MSEC33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MSEC32Mask    */
#define MSEC32MASK_WIDTH                                                      1
#define MSEC32MASK_SHIFT                                                      0
#define MSEC32MASK_MASK                                              0x00000001
#define MSEC32MASK_RD(src)                               (((src) & 0x00000001))
#define MSEC32MASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define MSEC32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRL	*/ 
/*	 Fields DED31	 */
#define DED31_WIDTH                                                           1
#define DED31_SHIFT                                                          31
#define DED31_MASK                                                   0x80000000
#define DED31_RD(src)                                (((src) & 0x80000000)>>31)
#define DED31_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define DED31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields DED30	 */
#define DED30_WIDTH                                                           1
#define DED30_SHIFT                                                          30
#define DED30_MASK                                                   0x40000000
#define DED30_RD(src)                                (((src) & 0x40000000)>>30)
#define DED30_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define DED30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields DED29	 */
#define DED29_WIDTH                                                           1
#define DED29_SHIFT                                                          29
#define DED29_MASK                                                   0x20000000
#define DED29_RD(src)                                (((src) & 0x20000000)>>29)
#define DED29_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define DED29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields DED28	 */
#define DED28_WIDTH                                                           1
#define DED28_SHIFT                                                          28
#define DED28_MASK                                                   0x10000000
#define DED28_RD(src)                                (((src) & 0x10000000)>>28)
#define DED28_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define DED28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields DED27	 */
#define DED27_WIDTH                                                           1
#define DED27_SHIFT                                                          27
#define DED27_MASK                                                   0x08000000
#define DED27_RD(src)                                (((src) & 0x08000000)>>27)
#define DED27_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define DED27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields DED26	 */
#define DED26_WIDTH                                                           1
#define DED26_SHIFT                                                          26
#define DED26_MASK                                                   0x04000000
#define DED26_RD(src)                                (((src) & 0x04000000)>>26)
#define DED26_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define DED26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields DED25	 */
#define DED25_WIDTH                                                           1
#define DED25_SHIFT                                                          25
#define DED25_MASK                                                   0x02000000
#define DED25_RD(src)                                (((src) & 0x02000000)>>25)
#define DED25_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define DED25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields DED24	 */
#define DED24_WIDTH                                                           1
#define DED24_SHIFT                                                          24
#define DED24_MASK                                                   0x01000000
#define DED24_RD(src)                                (((src) & 0x01000000)>>24)
#define DED24_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define DED24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields DED23	 */
#define DED23_WIDTH                                                           1
#define DED23_SHIFT                                                          23
#define DED23_MASK                                                   0x00800000
#define DED23_RD(src)                                (((src) & 0x00800000)>>23)
#define DED23_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define DED23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields DED22	 */
#define DED22_WIDTH                                                           1
#define DED22_SHIFT                                                          22
#define DED22_MASK                                                   0x00400000
#define DED22_RD(src)                                (((src) & 0x00400000)>>22)
#define DED22_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define DED22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields DED21	 */
#define DED21_WIDTH                                                           1
#define DED21_SHIFT                                                          21
#define DED21_MASK                                                   0x00200000
#define DED21_RD(src)                                (((src) & 0x00200000)>>21)
#define DED21_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define DED21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields DED20	 */
#define DED20_WIDTH                                                           1
#define DED20_SHIFT                                                          20
#define DED20_MASK                                                   0x00100000
#define DED20_RD(src)                                (((src) & 0x00100000)>>20)
#define DED20_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define DED20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields DED19	 */
#define DED19_WIDTH                                                           1
#define DED19_SHIFT                                                          19
#define DED19_MASK                                                   0x00080000
#define DED19_RD(src)                                (((src) & 0x00080000)>>19)
#define DED19_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define DED19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields DED18	 */
#define DED18_WIDTH                                                           1
#define DED18_SHIFT                                                          18
#define DED18_MASK                                                   0x00040000
#define DED18_RD(src)                                (((src) & 0x00040000)>>18)
#define DED18_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define DED18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields DED17	 */
#define DED17_WIDTH                                                           1
#define DED17_SHIFT                                                          17
#define DED17_MASK                                                   0x00020000
#define DED17_RD(src)                                (((src) & 0x00020000)>>17)
#define DED17_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define DED17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields DED16	 */
#define DED16_WIDTH                                                           1
#define DED16_SHIFT                                                          16
#define DED16_MASK                                                   0x00010000
#define DED16_RD(src)                                (((src) & 0x00010000)>>16)
#define DED16_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define DED16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields DED15	 */
#define DED15_WIDTH                                                           1
#define DED15_SHIFT                                                          15
#define DED15_MASK                                                   0x00008000
#define DED15_RD(src)                                (((src) & 0x00008000)>>15)
#define DED15_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define DED15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields DED14	 */
#define DED14_WIDTH                                                           1
#define DED14_SHIFT                                                          14
#define DED14_MASK                                                   0x00004000
#define DED14_RD(src)                                (((src) & 0x00004000)>>14)
#define DED14_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define DED14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields DED13	 */
#define DED13_WIDTH                                                           1
#define DED13_SHIFT                                                          13
#define DED13_MASK                                                   0x00002000
#define DED13_RD(src)                                (((src) & 0x00002000)>>13)
#define DED13_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define DED13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields DED12	 */
#define DED12_WIDTH                                                           1
#define DED12_SHIFT                                                          12
#define DED12_MASK                                                   0x00001000
#define DED12_RD(src)                                (((src) & 0x00001000)>>12)
#define DED12_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define DED12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields DED11	 */
#define DED11_WIDTH                                                           1
#define DED11_SHIFT                                                          11
#define DED11_MASK                                                   0x00000800
#define DED11_RD(src)                                (((src) & 0x00000800)>>11)
#define DED11_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define DED11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields DED10	 */
#define DED10_WIDTH                                                           1
#define DED10_SHIFT                                                          10
#define DED10_MASK                                                   0x00000400
#define DED10_RD(src)                                (((src) & 0x00000400)>>10)
#define DED10_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define DED10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields DED9	 */
#define DED9_WIDTH                                                            1
#define DED9_SHIFT                                                            9
#define DED9_MASK                                                    0x00000200
#define DED9_RD(src)                                  (((src) & 0x00000200)>>9)
#define DED9_WR(src)                             (((u32)(src)<<9) & 0x00000200)
#define DED9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields DED8	 */
#define DED8_WIDTH                                                            1
#define DED8_SHIFT                                                            8
#define DED8_MASK                                                    0x00000100
#define DED8_RD(src)                                  (((src) & 0x00000100)>>8)
#define DED8_WR(src)                             (((u32)(src)<<8) & 0x00000100)
#define DED8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields DED7	 */
#define DED7_WIDTH                                                            1
#define DED7_SHIFT                                                            7
#define DED7_MASK                                                    0x00000080
#define DED7_RD(src)                                  (((src) & 0x00000080)>>7)
#define DED7_WR(src)                             (((u32)(src)<<7) & 0x00000080)
#define DED7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields DED6	 */
#define DED6_WIDTH                                                            1
#define DED6_SHIFT                                                            6
#define DED6_MASK                                                    0x00000040
#define DED6_RD(src)                                  (((src) & 0x00000040)>>6)
#define DED6_WR(src)                             (((u32)(src)<<6) & 0x00000040)
#define DED6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields DED5	 */
#define DED5_WIDTH                                                            1
#define DED5_SHIFT                                                            5
#define DED5_MASK                                                    0x00000020
#define DED5_RD(src)                                  (((src) & 0x00000020)>>5)
#define DED5_WR(src)                             (((u32)(src)<<5) & 0x00000020)
#define DED5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields DED4	 */
#define DED4_WIDTH                                                            1
#define DED4_SHIFT                                                            4
#define DED4_MASK                                                    0x00000010
#define DED4_RD(src)                                  (((src) & 0x00000010)>>4)
#define DED4_WR(src)                             (((u32)(src)<<4) & 0x00000010)
#define DED4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields DED3	 */
#define DED3_WIDTH                                                            1
#define DED3_SHIFT                                                            3
#define DED3_MASK                                                    0x00000008
#define DED3_RD(src)                                  (((src) & 0x00000008)>>3)
#define DED3_WR(src)                             (((u32)(src)<<3) & 0x00000008)
#define DED3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED2	 */
#define DED2_WIDTH                                                            1
#define DED2_SHIFT                                                            2
#define DED2_MASK                                                    0x00000004
#define DED2_RD(src)                                  (((src) & 0x00000004)>>2)
#define DED2_WR(src)                             (((u32)(src)<<2) & 0x00000004)
#define DED2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields DED1	 */
#define DED1_WIDTH                                                            1
#define DED1_SHIFT                                                            1
#define DED1_MASK                                                    0x00000002
#define DED1_RD(src)                                  (((src) & 0x00000002)>>1)
#define DED1_WR(src)                             (((u32)(src)<<1) & 0x00000002)
#define DED1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields DED0	 */
#define DED0_WIDTH                                                            1
#define DED0_SHIFT                                                            0
#define DED0_MASK                                                    0x00000001
#define DED0_RD(src)                                     (((src) & 0x00000001))
#define DED0_WR(src)                                (((u32)(src)) & 0x00000001)
#define DED0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRLMask	*/
/*    Mask Register Fields DED31Mask    */
#define DED31MASK_WIDTH                                                       1
#define DED31MASK_SHIFT                                                      31
#define DED31MASK_MASK                                               0x80000000
#define DED31MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define DED31MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define DED31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields DED30Mask    */
#define DED30MASK_WIDTH                                                       1
#define DED30MASK_SHIFT                                                      30
#define DED30MASK_MASK                                               0x40000000
#define DED30MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define DED30MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define DED30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields DED29Mask    */
#define DED29MASK_WIDTH                                                       1
#define DED29MASK_SHIFT                                                      29
#define DED29MASK_MASK                                               0x20000000
#define DED29MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define DED29MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define DED29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields DED28Mask    */
#define DED28MASK_WIDTH                                                       1
#define DED28MASK_SHIFT                                                      28
#define DED28MASK_MASK                                               0x10000000
#define DED28MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define DED28MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define DED28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields DED27Mask    */
#define DED27MASK_WIDTH                                                       1
#define DED27MASK_SHIFT                                                      27
#define DED27MASK_MASK                                               0x08000000
#define DED27MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define DED27MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define DED27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields DED26Mask    */
#define DED26MASK_WIDTH                                                       1
#define DED26MASK_SHIFT                                                      26
#define DED26MASK_MASK                                               0x04000000
#define DED26MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define DED26MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define DED26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields DED25Mask    */
#define DED25MASK_WIDTH                                                       1
#define DED25MASK_SHIFT                                                      25
#define DED25MASK_MASK                                               0x02000000
#define DED25MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define DED25MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define DED25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields DED24Mask    */
#define DED24MASK_WIDTH                                                       1
#define DED24MASK_SHIFT                                                      24
#define DED24MASK_MASK                                               0x01000000
#define DED24MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define DED24MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define DED24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields DED23Mask    */
#define DED23MASK_WIDTH                                                       1
#define DED23MASK_SHIFT                                                      23
#define DED23MASK_MASK                                               0x00800000
#define DED23MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define DED23MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define DED23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields DED22Mask    */
#define DED22MASK_WIDTH                                                       1
#define DED22MASK_SHIFT                                                      22
#define DED22MASK_MASK                                               0x00400000
#define DED22MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define DED22MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define DED22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields DED21Mask    */
#define DED21MASK_WIDTH                                                       1
#define DED21MASK_SHIFT                                                      21
#define DED21MASK_MASK                                               0x00200000
#define DED21MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define DED21MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define DED21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields DED20Mask    */
#define DED20MASK_WIDTH                                                       1
#define DED20MASK_SHIFT                                                      20
#define DED20MASK_MASK                                               0x00100000
#define DED20MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define DED20MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define DED20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields DED19Mask    */
#define DED19MASK_WIDTH                                                       1
#define DED19MASK_SHIFT                                                      19
#define DED19MASK_MASK                                               0x00080000
#define DED19MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define DED19MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define DED19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields DED18Mask    */
#define DED18MASK_WIDTH                                                       1
#define DED18MASK_SHIFT                                                      18
#define DED18MASK_MASK                                               0x00040000
#define DED18MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define DED18MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define DED18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields DED17Mask    */
#define DED17MASK_WIDTH                                                       1
#define DED17MASK_SHIFT                                                      17
#define DED17MASK_MASK                                               0x00020000
#define DED17MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define DED17MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define DED17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields DED16Mask    */
#define DED16MASK_WIDTH                                                       1
#define DED16MASK_SHIFT                                                      16
#define DED16MASK_MASK                                               0x00010000
#define DED16MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define DED16MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define DED16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields DED15Mask    */
#define DED15MASK_WIDTH                                                       1
#define DED15MASK_SHIFT                                                      15
#define DED15MASK_MASK                                               0x00008000
#define DED15MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define DED15MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define DED15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields DED14Mask    */
#define DED14MASK_WIDTH                                                       1
#define DED14MASK_SHIFT                                                      14
#define DED14MASK_MASK                                               0x00004000
#define DED14MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define DED14MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define DED14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields DED13Mask    */
#define DED13MASK_WIDTH                                                       1
#define DED13MASK_SHIFT                                                      13
#define DED13MASK_MASK                                               0x00002000
#define DED13MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define DED13MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define DED13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields DED12Mask    */
#define DED12MASK_WIDTH                                                       1
#define DED12MASK_SHIFT                                                      12
#define DED12MASK_MASK                                               0x00001000
#define DED12MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define DED12MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define DED12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields DED11Mask    */
#define DED11MASK_WIDTH                                                       1
#define DED11MASK_SHIFT                                                      11
#define DED11MASK_MASK                                               0x00000800
#define DED11MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define DED11MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define DED11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields DED10Mask    */
#define DED10MASK_WIDTH                                                       1
#define DED10MASK_SHIFT                                                      10
#define DED10MASK_MASK                                               0x00000400
#define DED10MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define DED10MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define DED10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields DED9Mask    */
#define DED9MASK_WIDTH                                                        1
#define DED9MASK_SHIFT                                                        9
#define DED9MASK_MASK                                                0x00000200
#define DED9MASK_RD(src)                              (((src) & 0x00000200)>>9)
#define DED9MASK_WR(src)                         (((u32)(src)<<9) & 0x00000200)
#define DED9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields DED8Mask    */
#define DED8MASK_WIDTH                                                        1
#define DED8MASK_SHIFT                                                        8
#define DED8MASK_MASK                                                0x00000100
#define DED8MASK_RD(src)                              (((src) & 0x00000100)>>8)
#define DED8MASK_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define DED8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields DED7Mask    */
#define DED7MASK_WIDTH                                                        1
#define DED7MASK_SHIFT                                                        7
#define DED7MASK_MASK                                                0x00000080
#define DED7MASK_RD(src)                              (((src) & 0x00000080)>>7)
#define DED7MASK_WR(src)                         (((u32)(src)<<7) & 0x00000080)
#define DED7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields DED6Mask    */
#define DED6MASK_WIDTH                                                        1
#define DED6MASK_SHIFT                                                        6
#define DED6MASK_MASK                                                0x00000040
#define DED6MASK_RD(src)                              (((src) & 0x00000040)>>6)
#define DED6MASK_WR(src)                         (((u32)(src)<<6) & 0x00000040)
#define DED6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields DED5Mask    */
#define DED5MASK_WIDTH                                                        1
#define DED5MASK_SHIFT                                                        5
#define DED5MASK_MASK                                                0x00000020
#define DED5MASK_RD(src)                              (((src) & 0x00000020)>>5)
#define DED5MASK_WR(src)                         (((u32)(src)<<5) & 0x00000020)
#define DED5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields DED4Mask    */
#define DED4MASK_WIDTH                                                        1
#define DED4MASK_SHIFT                                                        4
#define DED4MASK_MASK                                                0x00000010
#define DED4MASK_RD(src)                              (((src) & 0x00000010)>>4)
#define DED4MASK_WR(src)                         (((u32)(src)<<4) & 0x00000010)
#define DED4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields DED3Mask    */
#define DED3MASK_WIDTH                                                        1
#define DED3MASK_SHIFT                                                        3
#define DED3MASK_MASK                                                0x00000008
#define DED3MASK_RD(src)                              (((src) & 0x00000008)>>3)
#define DED3MASK_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define DED3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields DED2Mask    */
#define DED2MASK_WIDTH                                                        1
#define DED2MASK_SHIFT                                                        2
#define DED2MASK_MASK                                                0x00000004
#define DED2MASK_RD(src)                              (((src) & 0x00000004)>>2)
#define DED2MASK_WR(src)                         (((u32)(src)<<2) & 0x00000004)
#define DED2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields DED1Mask    */
#define DED1MASK_WIDTH                                                        1
#define DED1MASK_SHIFT                                                        1
#define DED1MASK_MASK                                                0x00000002
#define DED1MASK_RD(src)                              (((src) & 0x00000002)>>1)
#define DED1MASK_WR(src)                         (((u32)(src)<<1) & 0x00000002)
#define DED1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields DED0Mask    */
#define DED0MASK_WIDTH                                                        1
#define DED0MASK_SHIFT                                                        0
#define DED0MASK_MASK                                                0x00000001
#define DED0MASK_RD(src)                                 (((src) & 0x00000001))
#define DED0MASK_WR(src)                            (((u32)(src)) & 0x00000001)
#define DED0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRH	*/ 
/*	 Fields DED63	 */
#define DED63_WIDTH                                                           1
#define DED63_SHIFT                                                          31
#define DED63_MASK                                                   0x80000000
#define DED63_RD(src)                                (((src) & 0x80000000)>>31)
#define DED63_WR(src)                           (((u32)(src)<<31) & 0x80000000)
#define DED63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields DED62	 */
#define DED62_WIDTH                                                           1
#define DED62_SHIFT                                                          30
#define DED62_MASK                                                   0x40000000
#define DED62_RD(src)                                (((src) & 0x40000000)>>30)
#define DED62_WR(src)                           (((u32)(src)<<30) & 0x40000000)
#define DED62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields DED61	 */
#define DED61_WIDTH                                                           1
#define DED61_SHIFT                                                          29
#define DED61_MASK                                                   0x20000000
#define DED61_RD(src)                                (((src) & 0x20000000)>>29)
#define DED61_WR(src)                           (((u32)(src)<<29) & 0x20000000)
#define DED61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields DED60	 */
#define DED60_WIDTH                                                           1
#define DED60_SHIFT                                                          28
#define DED60_MASK                                                   0x10000000
#define DED60_RD(src)                                (((src) & 0x10000000)>>28)
#define DED60_WR(src)                           (((u32)(src)<<28) & 0x10000000)
#define DED60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields DED59	 */
#define DED59_WIDTH                                                           1
#define DED59_SHIFT                                                          27
#define DED59_MASK                                                   0x08000000
#define DED59_RD(src)                                (((src) & 0x08000000)>>27)
#define DED59_WR(src)                           (((u32)(src)<<27) & 0x08000000)
#define DED59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields DED58	 */
#define DED58_WIDTH                                                           1
#define DED58_SHIFT                                                          26
#define DED58_MASK                                                   0x04000000
#define DED58_RD(src)                                (((src) & 0x04000000)>>26)
#define DED58_WR(src)                           (((u32)(src)<<26) & 0x04000000)
#define DED58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields DED57	 */
#define DED57_WIDTH                                                           1
#define DED57_SHIFT                                                          25
#define DED57_MASK                                                   0x02000000
#define DED57_RD(src)                                (((src) & 0x02000000)>>25)
#define DED57_WR(src)                           (((u32)(src)<<25) & 0x02000000)
#define DED57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields DED56	 */
#define DED56_WIDTH                                                           1
#define DED56_SHIFT                                                          24
#define DED56_MASK                                                   0x01000000
#define DED56_RD(src)                                (((src) & 0x01000000)>>24)
#define DED56_WR(src)                           (((u32)(src)<<24) & 0x01000000)
#define DED56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields DED55	 */
#define DED55_WIDTH                                                           1
#define DED55_SHIFT                                                          23
#define DED55_MASK                                                   0x00800000
#define DED55_RD(src)                                (((src) & 0x00800000)>>23)
#define DED55_WR(src)                           (((u32)(src)<<23) & 0x00800000)
#define DED55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields DED54	 */
#define DED54_WIDTH                                                           1
#define DED54_SHIFT                                                          22
#define DED54_MASK                                                   0x00400000
#define DED54_RD(src)                                (((src) & 0x00400000)>>22)
#define DED54_WR(src)                           (((u32)(src)<<22) & 0x00400000)
#define DED54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields DED53	 */
#define DED53_WIDTH                                                           1
#define DED53_SHIFT                                                          21
#define DED53_MASK                                                   0x00200000
#define DED53_RD(src)                                (((src) & 0x00200000)>>21)
#define DED53_WR(src)                           (((u32)(src)<<21) & 0x00200000)
#define DED53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields DED52	 */
#define DED52_WIDTH                                                           1
#define DED52_SHIFT                                                          20
#define DED52_MASK                                                   0x00100000
#define DED52_RD(src)                                (((src) & 0x00100000)>>20)
#define DED52_WR(src)                           (((u32)(src)<<20) & 0x00100000)
#define DED52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields DED51	 */
#define DED51_WIDTH                                                           1
#define DED51_SHIFT                                                          19
#define DED51_MASK                                                   0x00080000
#define DED51_RD(src)                                (((src) & 0x00080000)>>19)
#define DED51_WR(src)                           (((u32)(src)<<19) & 0x00080000)
#define DED51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields DED50	 */
#define DED50_WIDTH                                                           1
#define DED50_SHIFT                                                          18
#define DED50_MASK                                                   0x00040000
#define DED50_RD(src)                                (((src) & 0x00040000)>>18)
#define DED50_WR(src)                           (((u32)(src)<<18) & 0x00040000)
#define DED50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields DED49	 */
#define DED49_WIDTH                                                           1
#define DED49_SHIFT                                                          17
#define DED49_MASK                                                   0x00020000
#define DED49_RD(src)                                (((src) & 0x00020000)>>17)
#define DED49_WR(src)                           (((u32)(src)<<17) & 0x00020000)
#define DED49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields DED48	 */
#define DED48_WIDTH                                                           1
#define DED48_SHIFT                                                          16
#define DED48_MASK                                                   0x00010000
#define DED48_RD(src)                                (((src) & 0x00010000)>>16)
#define DED48_WR(src)                           (((u32)(src)<<16) & 0x00010000)
#define DED48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields DED47	 */
#define DED47_WIDTH                                                           1
#define DED47_SHIFT                                                          15
#define DED47_MASK                                                   0x00008000
#define DED47_RD(src)                                (((src) & 0x00008000)>>15)
#define DED47_WR(src)                           (((u32)(src)<<15) & 0x00008000)
#define DED47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields DED46	 */
#define DED46_WIDTH                                                           1
#define DED46_SHIFT                                                          14
#define DED46_MASK                                                   0x00004000
#define DED46_RD(src)                                (((src) & 0x00004000)>>14)
#define DED46_WR(src)                           (((u32)(src)<<14) & 0x00004000)
#define DED46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields DED45	 */
#define DED45_WIDTH                                                           1
#define DED45_SHIFT                                                          13
#define DED45_MASK                                                   0x00002000
#define DED45_RD(src)                                (((src) & 0x00002000)>>13)
#define DED45_WR(src)                           (((u32)(src)<<13) & 0x00002000)
#define DED45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields DED44	 */
#define DED44_WIDTH                                                           1
#define DED44_SHIFT                                                          12
#define DED44_MASK                                                   0x00001000
#define DED44_RD(src)                                (((src) & 0x00001000)>>12)
#define DED44_WR(src)                           (((u32)(src)<<12) & 0x00001000)
#define DED44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields DED43	 */
#define DED43_WIDTH                                                           1
#define DED43_SHIFT                                                          11
#define DED43_MASK                                                   0x00000800
#define DED43_RD(src)                                (((src) & 0x00000800)>>11)
#define DED43_WR(src)                           (((u32)(src)<<11) & 0x00000800)
#define DED43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields DED42	 */
#define DED42_WIDTH                                                           1
#define DED42_SHIFT                                                          10
#define DED42_MASK                                                   0x00000400
#define DED42_RD(src)                                (((src) & 0x00000400)>>10)
#define DED42_WR(src)                           (((u32)(src)<<10) & 0x00000400)
#define DED42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields DED41	 */
#define DED41_WIDTH                                                           1
#define DED41_SHIFT                                                           9
#define DED41_MASK                                                   0x00000200
#define DED41_RD(src)                                 (((src) & 0x00000200)>>9)
#define DED41_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define DED41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields DED40	 */
#define DED40_WIDTH                                                           1
#define DED40_SHIFT                                                           8
#define DED40_MASK                                                   0x00000100
#define DED40_RD(src)                                 (((src) & 0x00000100)>>8)
#define DED40_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define DED40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields DED39	 */
#define DED39_WIDTH                                                           1
#define DED39_SHIFT                                                           7
#define DED39_MASK                                                   0x00000080
#define DED39_RD(src)                                 (((src) & 0x00000080)>>7)
#define DED39_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define DED39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields DED38	 */
#define DED38_WIDTH                                                           1
#define DED38_SHIFT                                                           6
#define DED38_MASK                                                   0x00000040
#define DED38_RD(src)                                 (((src) & 0x00000040)>>6)
#define DED38_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define DED38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields DED37	 */
#define DED37_WIDTH                                                           1
#define DED37_SHIFT                                                           5
#define DED37_MASK                                                   0x00000020
#define DED37_RD(src)                                 (((src) & 0x00000020)>>5)
#define DED37_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define DED37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields DED36	 */
#define DED36_WIDTH                                                           1
#define DED36_SHIFT                                                           4
#define DED36_MASK                                                   0x00000010
#define DED36_RD(src)                                 (((src) & 0x00000010)>>4)
#define DED36_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define DED36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields DED35	 */
#define DED35_WIDTH                                                           1
#define DED35_SHIFT                                                           3
#define DED35_MASK                                                   0x00000008
#define DED35_RD(src)                                 (((src) & 0x00000008)>>3)
#define DED35_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define DED35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields DED34	 */
#define DED34_WIDTH                                                           1
#define DED34_SHIFT                                                           2
#define DED34_MASK                                                   0x00000004
#define DED34_RD(src)                                 (((src) & 0x00000004)>>2)
#define DED34_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define DED34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields DED33	 */
#define DED33_WIDTH                                                           1
#define DED33_SHIFT                                                           1
#define DED33_MASK                                                   0x00000002
#define DED33_RD(src)                                 (((src) & 0x00000002)>>1)
#define DED33_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define DED33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields DED32	 */
#define DED32_WIDTH                                                           1
#define DED32_SHIFT                                                           0
#define DED32_MASK                                                   0x00000001
#define DED32_RD(src)                                    (((src) & 0x00000001))
#define DED32_WR(src)                               (((u32)(src)) & 0x00000001)
#define DED32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_DED_ERRHMask	*/
/*    Mask Register Fields DED63Mask    */
#define DED63MASK_WIDTH                                                       1
#define DED63MASK_SHIFT                                                      31
#define DED63MASK_MASK                                               0x80000000
#define DED63MASK_RD(src)                            (((src) & 0x80000000)>>31)
#define DED63MASK_WR(src)                       (((u32)(src)<<31) & 0x80000000)
#define DED63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields DED62Mask    */
#define DED62MASK_WIDTH                                                       1
#define DED62MASK_SHIFT                                                      30
#define DED62MASK_MASK                                               0x40000000
#define DED62MASK_RD(src)                            (((src) & 0x40000000)>>30)
#define DED62MASK_WR(src)                       (((u32)(src)<<30) & 0x40000000)
#define DED62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields DED61Mask    */
#define DED61MASK_WIDTH                                                       1
#define DED61MASK_SHIFT                                                      29
#define DED61MASK_MASK                                               0x20000000
#define DED61MASK_RD(src)                            (((src) & 0x20000000)>>29)
#define DED61MASK_WR(src)                       (((u32)(src)<<29) & 0x20000000)
#define DED61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields DED60Mask    */
#define DED60MASK_WIDTH                                                       1
#define DED60MASK_SHIFT                                                      28
#define DED60MASK_MASK                                               0x10000000
#define DED60MASK_RD(src)                            (((src) & 0x10000000)>>28)
#define DED60MASK_WR(src)                       (((u32)(src)<<28) & 0x10000000)
#define DED60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields DED59Mask    */
#define DED59MASK_WIDTH                                                       1
#define DED59MASK_SHIFT                                                      27
#define DED59MASK_MASK                                               0x08000000
#define DED59MASK_RD(src)                            (((src) & 0x08000000)>>27)
#define DED59MASK_WR(src)                       (((u32)(src)<<27) & 0x08000000)
#define DED59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields DED58Mask    */
#define DED58MASK_WIDTH                                                       1
#define DED58MASK_SHIFT                                                      26
#define DED58MASK_MASK                                               0x04000000
#define DED58MASK_RD(src)                            (((src) & 0x04000000)>>26)
#define DED58MASK_WR(src)                       (((u32)(src)<<26) & 0x04000000)
#define DED58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields DED57Mask    */
#define DED57MASK_WIDTH                                                       1
#define DED57MASK_SHIFT                                                      25
#define DED57MASK_MASK                                               0x02000000
#define DED57MASK_RD(src)                            (((src) & 0x02000000)>>25)
#define DED57MASK_WR(src)                       (((u32)(src)<<25) & 0x02000000)
#define DED57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields DED56Mask    */
#define DED56MASK_WIDTH                                                       1
#define DED56MASK_SHIFT                                                      24
#define DED56MASK_MASK                                               0x01000000
#define DED56MASK_RD(src)                            (((src) & 0x01000000)>>24)
#define DED56MASK_WR(src)                       (((u32)(src)<<24) & 0x01000000)
#define DED56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields DED55Mask    */
#define DED55MASK_WIDTH                                                       1
#define DED55MASK_SHIFT                                                      23
#define DED55MASK_MASK                                               0x00800000
#define DED55MASK_RD(src)                            (((src) & 0x00800000)>>23)
#define DED55MASK_WR(src)                       (((u32)(src)<<23) & 0x00800000)
#define DED55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields DED54Mask    */
#define DED54MASK_WIDTH                                                       1
#define DED54MASK_SHIFT                                                      22
#define DED54MASK_MASK                                               0x00400000
#define DED54MASK_RD(src)                            (((src) & 0x00400000)>>22)
#define DED54MASK_WR(src)                       (((u32)(src)<<22) & 0x00400000)
#define DED54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields DED53Mask    */
#define DED53MASK_WIDTH                                                       1
#define DED53MASK_SHIFT                                                      21
#define DED53MASK_MASK                                               0x00200000
#define DED53MASK_RD(src)                            (((src) & 0x00200000)>>21)
#define DED53MASK_WR(src)                       (((u32)(src)<<21) & 0x00200000)
#define DED53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields DED52Mask    */
#define DED52MASK_WIDTH                                                       1
#define DED52MASK_SHIFT                                                      20
#define DED52MASK_MASK                                               0x00100000
#define DED52MASK_RD(src)                            (((src) & 0x00100000)>>20)
#define DED52MASK_WR(src)                       (((u32)(src)<<20) & 0x00100000)
#define DED52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields DED51Mask    */
#define DED51MASK_WIDTH                                                       1
#define DED51MASK_SHIFT                                                      19
#define DED51MASK_MASK                                               0x00080000
#define DED51MASK_RD(src)                            (((src) & 0x00080000)>>19)
#define DED51MASK_WR(src)                       (((u32)(src)<<19) & 0x00080000)
#define DED51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields DED50Mask    */
#define DED50MASK_WIDTH                                                       1
#define DED50MASK_SHIFT                                                      18
#define DED50MASK_MASK                                               0x00040000
#define DED50MASK_RD(src)                            (((src) & 0x00040000)>>18)
#define DED50MASK_WR(src)                       (((u32)(src)<<18) & 0x00040000)
#define DED50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields DED49Mask    */
#define DED49MASK_WIDTH                                                       1
#define DED49MASK_SHIFT                                                      17
#define DED49MASK_MASK                                               0x00020000
#define DED49MASK_RD(src)                            (((src) & 0x00020000)>>17)
#define DED49MASK_WR(src)                       (((u32)(src)<<17) & 0x00020000)
#define DED49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields DED48Mask    */
#define DED48MASK_WIDTH                                                       1
#define DED48MASK_SHIFT                                                      16
#define DED48MASK_MASK                                               0x00010000
#define DED48MASK_RD(src)                            (((src) & 0x00010000)>>16)
#define DED48MASK_WR(src)                       (((u32)(src)<<16) & 0x00010000)
#define DED48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields DED47Mask    */
#define DED47MASK_WIDTH                                                       1
#define DED47MASK_SHIFT                                                      15
#define DED47MASK_MASK                                               0x00008000
#define DED47MASK_RD(src)                            (((src) & 0x00008000)>>15)
#define DED47MASK_WR(src)                       (((u32)(src)<<15) & 0x00008000)
#define DED47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields DED46Mask    */
#define DED46MASK_WIDTH                                                       1
#define DED46MASK_SHIFT                                                      14
#define DED46MASK_MASK                                               0x00004000
#define DED46MASK_RD(src)                            (((src) & 0x00004000)>>14)
#define DED46MASK_WR(src)                       (((u32)(src)<<14) & 0x00004000)
#define DED46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields DED45Mask    */
#define DED45MASK_WIDTH                                                       1
#define DED45MASK_SHIFT                                                      13
#define DED45MASK_MASK                                               0x00002000
#define DED45MASK_RD(src)                            (((src) & 0x00002000)>>13)
#define DED45MASK_WR(src)                       (((u32)(src)<<13) & 0x00002000)
#define DED45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields DED44Mask    */
#define DED44MASK_WIDTH                                                       1
#define DED44MASK_SHIFT                                                      12
#define DED44MASK_MASK                                               0x00001000
#define DED44MASK_RD(src)                            (((src) & 0x00001000)>>12)
#define DED44MASK_WR(src)                       (((u32)(src)<<12) & 0x00001000)
#define DED44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields DED43Mask    */
#define DED43MASK_WIDTH                                                       1
#define DED43MASK_SHIFT                                                      11
#define DED43MASK_MASK                                               0x00000800
#define DED43MASK_RD(src)                            (((src) & 0x00000800)>>11)
#define DED43MASK_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define DED43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields DED42Mask    */
#define DED42MASK_WIDTH                                                       1
#define DED42MASK_SHIFT                                                      10
#define DED42MASK_MASK                                               0x00000400
#define DED42MASK_RD(src)                            (((src) & 0x00000400)>>10)
#define DED42MASK_WR(src)                       (((u32)(src)<<10) & 0x00000400)
#define DED42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields DED41Mask    */
#define DED41MASK_WIDTH                                                       1
#define DED41MASK_SHIFT                                                       9
#define DED41MASK_MASK                                               0x00000200
#define DED41MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define DED41MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define DED41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields DED40Mask    */
#define DED40MASK_WIDTH                                                       1
#define DED40MASK_SHIFT                                                       8
#define DED40MASK_MASK                                               0x00000100
#define DED40MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define DED40MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define DED40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields DED39Mask    */
#define DED39MASK_WIDTH                                                       1
#define DED39MASK_SHIFT                                                       7
#define DED39MASK_MASK                                               0x00000080
#define DED39MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define DED39MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define DED39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields DED38Mask    */
#define DED38MASK_WIDTH                                                       1
#define DED38MASK_SHIFT                                                       6
#define DED38MASK_MASK                                               0x00000040
#define DED38MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define DED38MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define DED38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields DED37Mask    */
#define DED37MASK_WIDTH                                                       1
#define DED37MASK_SHIFT                                                       5
#define DED37MASK_MASK                                               0x00000020
#define DED37MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define DED37MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define DED37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields DED36Mask    */
#define DED36MASK_WIDTH                                                       1
#define DED36MASK_SHIFT                                                       4
#define DED36MASK_MASK                                               0x00000010
#define DED36MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define DED36MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define DED36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields DED35Mask    */
#define DED35MASK_WIDTH                                                       1
#define DED35MASK_SHIFT                                                       3
#define DED35MASK_MASK                                               0x00000008
#define DED35MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define DED35MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define DED35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields DED34Mask    */
#define DED34MASK_WIDTH                                                       1
#define DED34MASK_SHIFT                                                       2
#define DED34MASK_MASK                                               0x00000004
#define DED34MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define DED34MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define DED34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields DED33Mask    */
#define DED33MASK_WIDTH                                                       1
#define DED33MASK_SHIFT                                                       1
#define DED33MASK_MASK                                               0x00000002
#define DED33MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define DED33MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define DED33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields DED32Mask    */
#define DED32MASK_WIDTH                                                       1
#define DED32MASK_SHIFT                                                       0
#define DED32MASK_MASK                                               0x00000001
#define DED32MASK_RD(src)                                (((src) & 0x00000001))
#define DED32MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define DED32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRL	*/ 
/*	 Fields MDED31	 */
#define MDED31_WIDTH                                                          1
#define MDED31_SHIFT                                                         31
#define MDED31_MASK                                                  0x80000000
#define MDED31_RD(src)                               (((src) & 0x80000000)>>31)
#define MDED31_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MDED31_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MDED30	 */
#define MDED30_WIDTH                                                          1
#define MDED30_SHIFT                                                         30
#define MDED30_MASK                                                  0x40000000
#define MDED30_RD(src)                               (((src) & 0x40000000)>>30)
#define MDED30_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MDED30_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MDED29	 */
#define MDED29_WIDTH                                                          1
#define MDED29_SHIFT                                                         29
#define MDED29_MASK                                                  0x20000000
#define MDED29_RD(src)                               (((src) & 0x20000000)>>29)
#define MDED29_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MDED29_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MDED28	 */
#define MDED28_WIDTH                                                          1
#define MDED28_SHIFT                                                         28
#define MDED28_MASK                                                  0x10000000
#define MDED28_RD(src)                               (((src) & 0x10000000)>>28)
#define MDED28_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MDED28_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MDED27	 */
#define MDED27_WIDTH                                                          1
#define MDED27_SHIFT                                                         27
#define MDED27_MASK                                                  0x08000000
#define MDED27_RD(src)                               (((src) & 0x08000000)>>27)
#define MDED27_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MDED27_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MDED26	 */
#define MDED26_WIDTH                                                          1
#define MDED26_SHIFT                                                         26
#define MDED26_MASK                                                  0x04000000
#define MDED26_RD(src)                               (((src) & 0x04000000)>>26)
#define MDED26_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MDED26_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MDED25	 */
#define MDED25_WIDTH                                                          1
#define MDED25_SHIFT                                                         25
#define MDED25_MASK                                                  0x02000000
#define MDED25_RD(src)                               (((src) & 0x02000000)>>25)
#define MDED25_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MDED25_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MDED24	 */
#define MDED24_WIDTH                                                          1
#define MDED24_SHIFT                                                         24
#define MDED24_MASK                                                  0x01000000
#define MDED24_RD(src)                               (((src) & 0x01000000)>>24)
#define MDED24_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MDED24_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MDED23	 */
#define MDED23_WIDTH                                                          1
#define MDED23_SHIFT                                                         23
#define MDED23_MASK                                                  0x00800000
#define MDED23_RD(src)                               (((src) & 0x00800000)>>23)
#define MDED23_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MDED23_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MDED22	 */
#define MDED22_WIDTH                                                          1
#define MDED22_SHIFT                                                         22
#define MDED22_MASK                                                  0x00400000
#define MDED22_RD(src)                               (((src) & 0x00400000)>>22)
#define MDED22_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MDED22_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MDED21	 */
#define MDED21_WIDTH                                                          1
#define MDED21_SHIFT                                                         21
#define MDED21_MASK                                                  0x00200000
#define MDED21_RD(src)                               (((src) & 0x00200000)>>21)
#define MDED21_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MDED21_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MDED20	 */
#define MDED20_WIDTH                                                          1
#define MDED20_SHIFT                                                         20
#define MDED20_MASK                                                  0x00100000
#define MDED20_RD(src)                               (((src) & 0x00100000)>>20)
#define MDED20_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MDED20_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MDED19	 */
#define MDED19_WIDTH                                                          1
#define MDED19_SHIFT                                                         19
#define MDED19_MASK                                                  0x00080000
#define MDED19_RD(src)                               (((src) & 0x00080000)>>19)
#define MDED19_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MDED19_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MDED18	 */
#define MDED18_WIDTH                                                          1
#define MDED18_SHIFT                                                         18
#define MDED18_MASK                                                  0x00040000
#define MDED18_RD(src)                               (((src) & 0x00040000)>>18)
#define MDED18_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MDED18_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MDED17	 */
#define MDED17_WIDTH                                                          1
#define MDED17_SHIFT                                                         17
#define MDED17_MASK                                                  0x00020000
#define MDED17_RD(src)                               (((src) & 0x00020000)>>17)
#define MDED17_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MDED17_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MDED16	 */
#define MDED16_WIDTH                                                          1
#define MDED16_SHIFT                                                         16
#define MDED16_MASK                                                  0x00010000
#define MDED16_RD(src)                               (((src) & 0x00010000)>>16)
#define MDED16_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MDED16_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MDED15	 */
#define MDED15_WIDTH                                                          1
#define MDED15_SHIFT                                                         15
#define MDED15_MASK                                                  0x00008000
#define MDED15_RD(src)                               (((src) & 0x00008000)>>15)
#define MDED15_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MDED15_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MDED14	 */
#define MDED14_WIDTH                                                          1
#define MDED14_SHIFT                                                         14
#define MDED14_MASK                                                  0x00004000
#define MDED14_RD(src)                               (((src) & 0x00004000)>>14)
#define MDED14_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MDED14_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MDED13	 */
#define MDED13_WIDTH                                                          1
#define MDED13_SHIFT                                                         13
#define MDED13_MASK                                                  0x00002000
#define MDED13_RD(src)                               (((src) & 0x00002000)>>13)
#define MDED13_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MDED13_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MDED12	 */
#define MDED12_WIDTH                                                          1
#define MDED12_SHIFT                                                         12
#define MDED12_MASK                                                  0x00001000
#define MDED12_RD(src)                               (((src) & 0x00001000)>>12)
#define MDED12_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MDED12_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MDED11	 */
#define MDED11_WIDTH                                                          1
#define MDED11_SHIFT                                                         11
#define MDED11_MASK                                                  0x00000800
#define MDED11_RD(src)                               (((src) & 0x00000800)>>11)
#define MDED11_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MDED11_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MDED10	 */
#define MDED10_WIDTH                                                          1
#define MDED10_SHIFT                                                         10
#define MDED10_MASK                                                  0x00000400
#define MDED10_RD(src)                               (((src) & 0x00000400)>>10)
#define MDED10_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MDED10_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MDED9	 */
#define MDED9_WIDTH                                                           1
#define MDED9_SHIFT                                                           9
#define MDED9_MASK                                                   0x00000200
#define MDED9_RD(src)                                 (((src) & 0x00000200)>>9)
#define MDED9_WR(src)                            (((u32)(src)<<9) & 0x00000200)
#define MDED9_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MDED8	 */
#define MDED8_WIDTH                                                           1
#define MDED8_SHIFT                                                           8
#define MDED8_MASK                                                   0x00000100
#define MDED8_RD(src)                                 (((src) & 0x00000100)>>8)
#define MDED8_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define MDED8_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MDED7	 */
#define MDED7_WIDTH                                                           1
#define MDED7_SHIFT                                                           7
#define MDED7_MASK                                                   0x00000080
#define MDED7_RD(src)                                 (((src) & 0x00000080)>>7)
#define MDED7_WR(src)                            (((u32)(src)<<7) & 0x00000080)
#define MDED7_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MDED6	 */
#define MDED6_WIDTH                                                           1
#define MDED6_SHIFT                                                           6
#define MDED6_MASK                                                   0x00000040
#define MDED6_RD(src)                                 (((src) & 0x00000040)>>6)
#define MDED6_WR(src)                            (((u32)(src)<<6) & 0x00000040)
#define MDED6_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MDED5	 */
#define MDED5_WIDTH                                                           1
#define MDED5_SHIFT                                                           5
#define MDED5_MASK                                                   0x00000020
#define MDED5_RD(src)                                 (((src) & 0x00000020)>>5)
#define MDED5_WR(src)                            (((u32)(src)<<5) & 0x00000020)
#define MDED5_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MDED4	 */
#define MDED4_WIDTH                                                           1
#define MDED4_SHIFT                                                           4
#define MDED4_MASK                                                   0x00000010
#define MDED4_RD(src)                                 (((src) & 0x00000010)>>4)
#define MDED4_WR(src)                            (((u32)(src)<<4) & 0x00000010)
#define MDED4_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED3	 */
#define MDED3_WIDTH                                                           1
#define MDED3_SHIFT                                                           3
#define MDED3_MASK                                                   0x00000008
#define MDED3_RD(src)                                 (((src) & 0x00000008)>>3)
#define MDED3_WR(src)                            (((u32)(src)<<3) & 0x00000008)
#define MDED3_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MDED2	 */
#define MDED2_WIDTH                                                           1
#define MDED2_SHIFT                                                           2
#define MDED2_MASK                                                   0x00000004
#define MDED2_RD(src)                                 (((src) & 0x00000004)>>2)
#define MDED2_WR(src)                            (((u32)(src)<<2) & 0x00000004)
#define MDED2_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MDED1	 */
#define MDED1_WIDTH                                                           1
#define MDED1_SHIFT                                                           1
#define MDED1_MASK                                                   0x00000002
#define MDED1_RD(src)                                 (((src) & 0x00000002)>>1)
#define MDED1_WR(src)                            (((u32)(src)<<1) & 0x00000002)
#define MDED1_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MDED0	 */
#define MDED0_WIDTH                                                           1
#define MDED0_SHIFT                                                           0
#define MDED0_MASK                                                   0x00000001
#define MDED0_RD(src)                                    (((src) & 0x00000001))
#define MDED0_WR(src)                               (((u32)(src)) & 0x00000001)
#define MDED0_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRLMask	*/
/*    Mask Register Fields MDED31Mask    */
#define MDED31MASK_WIDTH                                                      1
#define MDED31MASK_SHIFT                                                     31
#define MDED31MASK_MASK                                              0x80000000
#define MDED31MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MDED31MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MDED31MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MDED30Mask    */
#define MDED30MASK_WIDTH                                                      1
#define MDED30MASK_SHIFT                                                     30
#define MDED30MASK_MASK                                              0x40000000
#define MDED30MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MDED30MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MDED30MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MDED29Mask    */
#define MDED29MASK_WIDTH                                                      1
#define MDED29MASK_SHIFT                                                     29
#define MDED29MASK_MASK                                              0x20000000
#define MDED29MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MDED29MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MDED29MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MDED28Mask    */
#define MDED28MASK_WIDTH                                                      1
#define MDED28MASK_SHIFT                                                     28
#define MDED28MASK_MASK                                              0x10000000
#define MDED28MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MDED28MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MDED28MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MDED27Mask    */
#define MDED27MASK_WIDTH                                                      1
#define MDED27MASK_SHIFT                                                     27
#define MDED27MASK_MASK                                              0x08000000
#define MDED27MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MDED27MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MDED27MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MDED26Mask    */
#define MDED26MASK_WIDTH                                                      1
#define MDED26MASK_SHIFT                                                     26
#define MDED26MASK_MASK                                              0x04000000
#define MDED26MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MDED26MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MDED26MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MDED25Mask    */
#define MDED25MASK_WIDTH                                                      1
#define MDED25MASK_SHIFT                                                     25
#define MDED25MASK_MASK                                              0x02000000
#define MDED25MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MDED25MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MDED25MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MDED24Mask    */
#define MDED24MASK_WIDTH                                                      1
#define MDED24MASK_SHIFT                                                     24
#define MDED24MASK_MASK                                              0x01000000
#define MDED24MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MDED24MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MDED24MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MDED23Mask    */
#define MDED23MASK_WIDTH                                                      1
#define MDED23MASK_SHIFT                                                     23
#define MDED23MASK_MASK                                              0x00800000
#define MDED23MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MDED23MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MDED23MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MDED22Mask    */
#define MDED22MASK_WIDTH                                                      1
#define MDED22MASK_SHIFT                                                     22
#define MDED22MASK_MASK                                              0x00400000
#define MDED22MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MDED22MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MDED22MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MDED21Mask    */
#define MDED21MASK_WIDTH                                                      1
#define MDED21MASK_SHIFT                                                     21
#define MDED21MASK_MASK                                              0x00200000
#define MDED21MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MDED21MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MDED21MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MDED20Mask    */
#define MDED20MASK_WIDTH                                                      1
#define MDED20MASK_SHIFT                                                     20
#define MDED20MASK_MASK                                              0x00100000
#define MDED20MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MDED20MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MDED20MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MDED19Mask    */
#define MDED19MASK_WIDTH                                                      1
#define MDED19MASK_SHIFT                                                     19
#define MDED19MASK_MASK                                              0x00080000
#define MDED19MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MDED19MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MDED19MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MDED18Mask    */
#define MDED18MASK_WIDTH                                                      1
#define MDED18MASK_SHIFT                                                     18
#define MDED18MASK_MASK                                              0x00040000
#define MDED18MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MDED18MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MDED18MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MDED17Mask    */
#define MDED17MASK_WIDTH                                                      1
#define MDED17MASK_SHIFT                                                     17
#define MDED17MASK_MASK                                              0x00020000
#define MDED17MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MDED17MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MDED17MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MDED16Mask    */
#define MDED16MASK_WIDTH                                                      1
#define MDED16MASK_SHIFT                                                     16
#define MDED16MASK_MASK                                              0x00010000
#define MDED16MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MDED16MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MDED16MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MDED15Mask    */
#define MDED15MASK_WIDTH                                                      1
#define MDED15MASK_SHIFT                                                     15
#define MDED15MASK_MASK                                              0x00008000
#define MDED15MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MDED15MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MDED15MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MDED14Mask    */
#define MDED14MASK_WIDTH                                                      1
#define MDED14MASK_SHIFT                                                     14
#define MDED14MASK_MASK                                              0x00004000
#define MDED14MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MDED14MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MDED14MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MDED13Mask    */
#define MDED13MASK_WIDTH                                                      1
#define MDED13MASK_SHIFT                                                     13
#define MDED13MASK_MASK                                              0x00002000
#define MDED13MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MDED13MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MDED13MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MDED12Mask    */
#define MDED12MASK_WIDTH                                                      1
#define MDED12MASK_SHIFT                                                     12
#define MDED12MASK_MASK                                              0x00001000
#define MDED12MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MDED12MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MDED12MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MDED11Mask    */
#define MDED11MASK_WIDTH                                                      1
#define MDED11MASK_SHIFT                                                     11
#define MDED11MASK_MASK                                              0x00000800
#define MDED11MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MDED11MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MDED11MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MDED10Mask    */
#define MDED10MASK_WIDTH                                                      1
#define MDED10MASK_SHIFT                                                     10
#define MDED10MASK_MASK                                              0x00000400
#define MDED10MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MDED10MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MDED10MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MDED9Mask    */
#define MDED9MASK_WIDTH                                                       1
#define MDED9MASK_SHIFT                                                       9
#define MDED9MASK_MASK                                               0x00000200
#define MDED9MASK_RD(src)                             (((src) & 0x00000200)>>9)
#define MDED9MASK_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define MDED9MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MDED8Mask    */
#define MDED8MASK_WIDTH                                                       1
#define MDED8MASK_SHIFT                                                       8
#define MDED8MASK_MASK                                               0x00000100
#define MDED8MASK_RD(src)                             (((src) & 0x00000100)>>8)
#define MDED8MASK_WR(src)                        (((u32)(src)<<8) & 0x00000100)
#define MDED8MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MDED7Mask    */
#define MDED7MASK_WIDTH                                                       1
#define MDED7MASK_SHIFT                                                       7
#define MDED7MASK_MASK                                               0x00000080
#define MDED7MASK_RD(src)                             (((src) & 0x00000080)>>7)
#define MDED7MASK_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define MDED7MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MDED6Mask    */
#define MDED6MASK_WIDTH                                                       1
#define MDED6MASK_SHIFT                                                       6
#define MDED6MASK_MASK                                               0x00000040
#define MDED6MASK_RD(src)                             (((src) & 0x00000040)>>6)
#define MDED6MASK_WR(src)                        (((u32)(src)<<6) & 0x00000040)
#define MDED6MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MDED5Mask    */
#define MDED5MASK_WIDTH                                                       1
#define MDED5MASK_SHIFT                                                       5
#define MDED5MASK_MASK                                               0x00000020
#define MDED5MASK_RD(src)                             (((src) & 0x00000020)>>5)
#define MDED5MASK_WR(src)                        (((u32)(src)<<5) & 0x00000020)
#define MDED5MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MDED4Mask    */
#define MDED4MASK_WIDTH                                                       1
#define MDED4MASK_SHIFT                                                       4
#define MDED4MASK_MASK                                               0x00000010
#define MDED4MASK_RD(src)                             (((src) & 0x00000010)>>4)
#define MDED4MASK_WR(src)                        (((u32)(src)<<4) & 0x00000010)
#define MDED4MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MDED3Mask    */
#define MDED3MASK_WIDTH                                                       1
#define MDED3MASK_SHIFT                                                       3
#define MDED3MASK_MASK                                               0x00000008
#define MDED3MASK_RD(src)                             (((src) & 0x00000008)>>3)
#define MDED3MASK_WR(src)                        (((u32)(src)<<3) & 0x00000008)
#define MDED3MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MDED2Mask    */
#define MDED2MASK_WIDTH                                                       1
#define MDED2MASK_SHIFT                                                       2
#define MDED2MASK_MASK                                               0x00000004
#define MDED2MASK_RD(src)                             (((src) & 0x00000004)>>2)
#define MDED2MASK_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define MDED2MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MDED1Mask    */
#define MDED1MASK_WIDTH                                                       1
#define MDED1MASK_SHIFT                                                       1
#define MDED1MASK_MASK                                               0x00000002
#define MDED1MASK_RD(src)                             (((src) & 0x00000002)>>1)
#define MDED1MASK_WR(src)                        (((u32)(src)<<1) & 0x00000002)
#define MDED1MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MDED0Mask    */
#define MDED0MASK_WIDTH                                                       1
#define MDED0MASK_SHIFT                                                       0
#define MDED0MASK_MASK                                               0x00000001
#define MDED0MASK_RD(src)                                (((src) & 0x00000001))
#define MDED0MASK_WR(src)                           (((u32)(src)) & 0x00000001)
#define MDED0MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRH	*/ 
/*	 Fields MDED63	 */
#define MDED63_WIDTH                                                          1
#define MDED63_SHIFT                                                         31
#define MDED63_MASK                                                  0x80000000
#define MDED63_RD(src)                               (((src) & 0x80000000)>>31)
#define MDED63_WR(src)                          (((u32)(src)<<31) & 0x80000000)
#define MDED63_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*	 Fields MDED62	 */
#define MDED62_WIDTH                                                          1
#define MDED62_SHIFT                                                         30
#define MDED62_MASK                                                  0x40000000
#define MDED62_RD(src)                               (((src) & 0x40000000)>>30)
#define MDED62_WR(src)                          (((u32)(src)<<30) & 0x40000000)
#define MDED62_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*	 Fields MDED61	 */
#define MDED61_WIDTH                                                          1
#define MDED61_SHIFT                                                         29
#define MDED61_MASK                                                  0x20000000
#define MDED61_RD(src)                               (((src) & 0x20000000)>>29)
#define MDED61_WR(src)                          (((u32)(src)<<29) & 0x20000000)
#define MDED61_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*	 Fields MDED60	 */
#define MDED60_WIDTH                                                          1
#define MDED60_SHIFT                                                         28
#define MDED60_MASK                                                  0x10000000
#define MDED60_RD(src)                               (((src) & 0x10000000)>>28)
#define MDED60_WR(src)                          (((u32)(src)<<28) & 0x10000000)
#define MDED60_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*	 Fields MDED59	 */
#define MDED59_WIDTH                                                          1
#define MDED59_SHIFT                                                         27
#define MDED59_MASK                                                  0x08000000
#define MDED59_RD(src)                               (((src) & 0x08000000)>>27)
#define MDED59_WR(src)                          (((u32)(src)<<27) & 0x08000000)
#define MDED59_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*	 Fields MDED58	 */
#define MDED58_WIDTH                                                          1
#define MDED58_SHIFT                                                         26
#define MDED58_MASK                                                  0x04000000
#define MDED58_RD(src)                               (((src) & 0x04000000)>>26)
#define MDED58_WR(src)                          (((u32)(src)<<26) & 0x04000000)
#define MDED58_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*	 Fields MDED57	 */
#define MDED57_WIDTH                                                          1
#define MDED57_SHIFT                                                         25
#define MDED57_MASK                                                  0x02000000
#define MDED57_RD(src)                               (((src) & 0x02000000)>>25)
#define MDED57_WR(src)                          (((u32)(src)<<25) & 0x02000000)
#define MDED57_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*	 Fields MDED56	 */
#define MDED56_WIDTH                                                          1
#define MDED56_SHIFT                                                         24
#define MDED56_MASK                                                  0x01000000
#define MDED56_RD(src)                               (((src) & 0x01000000)>>24)
#define MDED56_WR(src)                          (((u32)(src)<<24) & 0x01000000)
#define MDED56_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*	 Fields MDED55	 */
#define MDED55_WIDTH                                                          1
#define MDED55_SHIFT                                                         23
#define MDED55_MASK                                                  0x00800000
#define MDED55_RD(src)                               (((src) & 0x00800000)>>23)
#define MDED55_WR(src)                          (((u32)(src)<<23) & 0x00800000)
#define MDED55_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*	 Fields MDED54	 */
#define MDED54_WIDTH                                                          1
#define MDED54_SHIFT                                                         22
#define MDED54_MASK                                                  0x00400000
#define MDED54_RD(src)                               (((src) & 0x00400000)>>22)
#define MDED54_WR(src)                          (((u32)(src)<<22) & 0x00400000)
#define MDED54_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*	 Fields MDED53	 */
#define MDED53_WIDTH                                                          1
#define MDED53_SHIFT                                                         21
#define MDED53_MASK                                                  0x00200000
#define MDED53_RD(src)                               (((src) & 0x00200000)>>21)
#define MDED53_WR(src)                          (((u32)(src)<<21) & 0x00200000)
#define MDED53_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*	 Fields MDED52	 */
#define MDED52_WIDTH                                                          1
#define MDED52_SHIFT                                                         20
#define MDED52_MASK                                                  0x00100000
#define MDED52_RD(src)                               (((src) & 0x00100000)>>20)
#define MDED52_WR(src)                          (((u32)(src)<<20) & 0x00100000)
#define MDED52_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*	 Fields MDED51	 */
#define MDED51_WIDTH                                                          1
#define MDED51_SHIFT                                                         19
#define MDED51_MASK                                                  0x00080000
#define MDED51_RD(src)                               (((src) & 0x00080000)>>19)
#define MDED51_WR(src)                          (((u32)(src)<<19) & 0x00080000)
#define MDED51_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*	 Fields MDED50	 */
#define MDED50_WIDTH                                                          1
#define MDED50_SHIFT                                                         18
#define MDED50_MASK                                                  0x00040000
#define MDED50_RD(src)                               (((src) & 0x00040000)>>18)
#define MDED50_WR(src)                          (((u32)(src)<<18) & 0x00040000)
#define MDED50_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*	 Fields MDED49	 */
#define MDED49_WIDTH                                                          1
#define MDED49_SHIFT                                                         17
#define MDED49_MASK                                                  0x00020000
#define MDED49_RD(src)                               (((src) & 0x00020000)>>17)
#define MDED49_WR(src)                          (((u32)(src)<<17) & 0x00020000)
#define MDED49_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields MDED48	 */
#define MDED48_WIDTH                                                          1
#define MDED48_SHIFT                                                         16
#define MDED48_MASK                                                  0x00010000
#define MDED48_RD(src)                               (((src) & 0x00010000)>>16)
#define MDED48_WR(src)                          (((u32)(src)<<16) & 0x00010000)
#define MDED48_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields MDED47	 */
#define MDED47_WIDTH                                                          1
#define MDED47_SHIFT                                                         15
#define MDED47_MASK                                                  0x00008000
#define MDED47_RD(src)                               (((src) & 0x00008000)>>15)
#define MDED47_WR(src)                          (((u32)(src)<<15) & 0x00008000)
#define MDED47_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*	 Fields MDED46	 */
#define MDED46_WIDTH                                                          1
#define MDED46_SHIFT                                                         14
#define MDED46_MASK                                                  0x00004000
#define MDED46_RD(src)                               (((src) & 0x00004000)>>14)
#define MDED46_WR(src)                          (((u32)(src)<<14) & 0x00004000)
#define MDED46_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*	 Fields MDED45	 */
#define MDED45_WIDTH                                                          1
#define MDED45_SHIFT                                                         13
#define MDED45_MASK                                                  0x00002000
#define MDED45_RD(src)                               (((src) & 0x00002000)>>13)
#define MDED45_WR(src)                          (((u32)(src)<<13) & 0x00002000)
#define MDED45_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*	 Fields MDED44	 */
#define MDED44_WIDTH                                                          1
#define MDED44_SHIFT                                                         12
#define MDED44_MASK                                                  0x00001000
#define MDED44_RD(src)                               (((src) & 0x00001000)>>12)
#define MDED44_WR(src)                          (((u32)(src)<<12) & 0x00001000)
#define MDED44_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields MDED43	 */
#define MDED43_WIDTH                                                          1
#define MDED43_SHIFT                                                         11
#define MDED43_MASK                                                  0x00000800
#define MDED43_RD(src)                               (((src) & 0x00000800)>>11)
#define MDED43_WR(src)                          (((u32)(src)<<11) & 0x00000800)
#define MDED43_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields MDED42	 */
#define MDED42_WIDTH                                                          1
#define MDED42_SHIFT                                                         10
#define MDED42_MASK                                                  0x00000400
#define MDED42_RD(src)                               (((src) & 0x00000400)>>10)
#define MDED42_WR(src)                          (((u32)(src)<<10) & 0x00000400)
#define MDED42_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields MDED41	 */
#define MDED41_WIDTH                                                          1
#define MDED41_SHIFT                                                          9
#define MDED41_MASK                                                  0x00000200
#define MDED41_RD(src)                                (((src) & 0x00000200)>>9)
#define MDED41_WR(src)                           (((u32)(src)<<9) & 0x00000200)
#define MDED41_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MDED40	 */
#define MDED40_WIDTH                                                          1
#define MDED40_SHIFT                                                          8
#define MDED40_MASK                                                  0x00000100
#define MDED40_RD(src)                                (((src) & 0x00000100)>>8)
#define MDED40_WR(src)                           (((u32)(src)<<8) & 0x00000100)
#define MDED40_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields MDED39	 */
#define MDED39_WIDTH                                                          1
#define MDED39_SHIFT                                                          7
#define MDED39_MASK                                                  0x00000080
#define MDED39_RD(src)                                (((src) & 0x00000080)>>7)
#define MDED39_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define MDED39_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields MDED38	 */
#define MDED38_WIDTH                                                          1
#define MDED38_SHIFT                                                          6
#define MDED38_MASK                                                  0x00000040
#define MDED38_RD(src)                                (((src) & 0x00000040)>>6)
#define MDED38_WR(src)                           (((u32)(src)<<6) & 0x00000040)
#define MDED38_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields MDED37	 */
#define MDED37_WIDTH                                                          1
#define MDED37_SHIFT                                                          5
#define MDED37_MASK                                                  0x00000020
#define MDED37_RD(src)                                (((src) & 0x00000020)>>5)
#define MDED37_WR(src)                           (((u32)(src)<<5) & 0x00000020)
#define MDED37_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields MDED36	 */
#define MDED36_WIDTH                                                          1
#define MDED36_SHIFT                                                          4
#define MDED36_MASK                                                  0x00000010
#define MDED36_RD(src)                                (((src) & 0x00000010)>>4)
#define MDED36_WR(src)                           (((u32)(src)<<4) & 0x00000010)
#define MDED36_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields MDED35	 */
#define MDED35_WIDTH                                                          1
#define MDED35_SHIFT                                                          3
#define MDED35_MASK                                                  0x00000008
#define MDED35_RD(src)                                (((src) & 0x00000008)>>3)
#define MDED35_WR(src)                           (((u32)(src)<<3) & 0x00000008)
#define MDED35_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields MDED34	 */
#define MDED34_WIDTH                                                          1
#define MDED34_SHIFT                                                          2
#define MDED34_MASK                                                  0x00000004
#define MDED34_RD(src)                                (((src) & 0x00000004)>>2)
#define MDED34_WR(src)                           (((u32)(src)<<2) & 0x00000004)
#define MDED34_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MDED33	 */
#define MDED33_WIDTH                                                          1
#define MDED33_SHIFT                                                          1
#define MDED33_MASK                                                  0x00000002
#define MDED33_RD(src)                                (((src) & 0x00000002)>>1)
#define MDED33_WR(src)                           (((u32)(src)<<1) & 0x00000002)
#define MDED33_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields MDED32	 */
#define MDED32_WIDTH                                                          1
#define MDED32_SHIFT                                                          0
#define MDED32_MASK                                                  0x00000001
#define MDED32_RD(src)                                   (((src) & 0x00000001))
#define MDED32_WR(src)                              (((u32)(src)) & 0x00000001)
#define MDED32_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MDED_ERRHMask	*/
/*    Mask Register Fields MDED63Mask    */
#define MDED63MASK_WIDTH                                                      1
#define MDED63MASK_SHIFT                                                     31
#define MDED63MASK_MASK                                              0x80000000
#define MDED63MASK_RD(src)                           (((src) & 0x80000000)>>31)
#define MDED63MASK_WR(src)                      (((u32)(src)<<31) & 0x80000000)
#define MDED63MASK_SET(dst,src) \
                      (((dst) & ~0x80000000) | (((u32)(src)<<31) & 0x80000000))
/*    Mask Register Fields MDED62Mask    */
#define MDED62MASK_WIDTH                                                      1
#define MDED62MASK_SHIFT                                                     30
#define MDED62MASK_MASK                                              0x40000000
#define MDED62MASK_RD(src)                           (((src) & 0x40000000)>>30)
#define MDED62MASK_WR(src)                      (((u32)(src)<<30) & 0x40000000)
#define MDED62MASK_SET(dst,src) \
                      (((dst) & ~0x40000000) | (((u32)(src)<<30) & 0x40000000))
/*    Mask Register Fields MDED61Mask    */
#define MDED61MASK_WIDTH                                                      1
#define MDED61MASK_SHIFT                                                     29
#define MDED61MASK_MASK                                              0x20000000
#define MDED61MASK_RD(src)                           (((src) & 0x20000000)>>29)
#define MDED61MASK_WR(src)                      (((u32)(src)<<29) & 0x20000000)
#define MDED61MASK_SET(dst,src) \
                      (((dst) & ~0x20000000) | (((u32)(src)<<29) & 0x20000000))
/*    Mask Register Fields MDED60Mask    */
#define MDED60MASK_WIDTH                                                      1
#define MDED60MASK_SHIFT                                                     28
#define MDED60MASK_MASK                                              0x10000000
#define MDED60MASK_RD(src)                           (((src) & 0x10000000)>>28)
#define MDED60MASK_WR(src)                      (((u32)(src)<<28) & 0x10000000)
#define MDED60MASK_SET(dst,src) \
                      (((dst) & ~0x10000000) | (((u32)(src)<<28) & 0x10000000))
/*    Mask Register Fields MDED59Mask    */
#define MDED59MASK_WIDTH                                                      1
#define MDED59MASK_SHIFT                                                     27
#define MDED59MASK_MASK                                              0x08000000
#define MDED59MASK_RD(src)                           (((src) & 0x08000000)>>27)
#define MDED59MASK_WR(src)                      (((u32)(src)<<27) & 0x08000000)
#define MDED59MASK_SET(dst,src) \
                      (((dst) & ~0x08000000) | (((u32)(src)<<27) & 0x08000000))
/*    Mask Register Fields MDED58Mask    */
#define MDED58MASK_WIDTH                                                      1
#define MDED58MASK_SHIFT                                                     26
#define MDED58MASK_MASK                                              0x04000000
#define MDED58MASK_RD(src)                           (((src) & 0x04000000)>>26)
#define MDED58MASK_WR(src)                      (((u32)(src)<<26) & 0x04000000)
#define MDED58MASK_SET(dst,src) \
                      (((dst) & ~0x04000000) | (((u32)(src)<<26) & 0x04000000))
/*    Mask Register Fields MDED57Mask    */
#define MDED57MASK_WIDTH                                                      1
#define MDED57MASK_SHIFT                                                     25
#define MDED57MASK_MASK                                              0x02000000
#define MDED57MASK_RD(src)                           (((src) & 0x02000000)>>25)
#define MDED57MASK_WR(src)                      (((u32)(src)<<25) & 0x02000000)
#define MDED57MASK_SET(dst,src) \
                      (((dst) & ~0x02000000) | (((u32)(src)<<25) & 0x02000000))
/*    Mask Register Fields MDED56Mask    */
#define MDED56MASK_WIDTH                                                      1
#define MDED56MASK_SHIFT                                                     24
#define MDED56MASK_MASK                                              0x01000000
#define MDED56MASK_RD(src)                           (((src) & 0x01000000)>>24)
#define MDED56MASK_WR(src)                      (((u32)(src)<<24) & 0x01000000)
#define MDED56MASK_SET(dst,src) \
                      (((dst) & ~0x01000000) | (((u32)(src)<<24) & 0x01000000))
/*    Mask Register Fields MDED55Mask    */
#define MDED55MASK_WIDTH                                                      1
#define MDED55MASK_SHIFT                                                     23
#define MDED55MASK_MASK                                              0x00800000
#define MDED55MASK_RD(src)                           (((src) & 0x00800000)>>23)
#define MDED55MASK_WR(src)                      (((u32)(src)<<23) & 0x00800000)
#define MDED55MASK_SET(dst,src) \
                      (((dst) & ~0x00800000) | (((u32)(src)<<23) & 0x00800000))
/*    Mask Register Fields MDED54Mask    */
#define MDED54MASK_WIDTH                                                      1
#define MDED54MASK_SHIFT                                                     22
#define MDED54MASK_MASK                                              0x00400000
#define MDED54MASK_RD(src)                           (((src) & 0x00400000)>>22)
#define MDED54MASK_WR(src)                      (((u32)(src)<<22) & 0x00400000)
#define MDED54MASK_SET(dst,src) \
                      (((dst) & ~0x00400000) | (((u32)(src)<<22) & 0x00400000))
/*    Mask Register Fields MDED53Mask    */
#define MDED53MASK_WIDTH                                                      1
#define MDED53MASK_SHIFT                                                     21
#define MDED53MASK_MASK                                              0x00200000
#define MDED53MASK_RD(src)                           (((src) & 0x00200000)>>21)
#define MDED53MASK_WR(src)                      (((u32)(src)<<21) & 0x00200000)
#define MDED53MASK_SET(dst,src) \
                      (((dst) & ~0x00200000) | (((u32)(src)<<21) & 0x00200000))
/*    Mask Register Fields MDED52Mask    */
#define MDED52MASK_WIDTH                                                      1
#define MDED52MASK_SHIFT                                                     20
#define MDED52MASK_MASK                                              0x00100000
#define MDED52MASK_RD(src)                           (((src) & 0x00100000)>>20)
#define MDED52MASK_WR(src)                      (((u32)(src)<<20) & 0x00100000)
#define MDED52MASK_SET(dst,src) \
                      (((dst) & ~0x00100000) | (((u32)(src)<<20) & 0x00100000))
/*    Mask Register Fields MDED51Mask    */
#define MDED51MASK_WIDTH                                                      1
#define MDED51MASK_SHIFT                                                     19
#define MDED51MASK_MASK                                              0x00080000
#define MDED51MASK_RD(src)                           (((src) & 0x00080000)>>19)
#define MDED51MASK_WR(src)                      (((u32)(src)<<19) & 0x00080000)
#define MDED51MASK_SET(dst,src) \
                      (((dst) & ~0x00080000) | (((u32)(src)<<19) & 0x00080000))
/*    Mask Register Fields MDED50Mask    */
#define MDED50MASK_WIDTH                                                      1
#define MDED50MASK_SHIFT                                                     18
#define MDED50MASK_MASK                                              0x00040000
#define MDED50MASK_RD(src)                           (((src) & 0x00040000)>>18)
#define MDED50MASK_WR(src)                      (((u32)(src)<<18) & 0x00040000)
#define MDED50MASK_SET(dst,src) \
                      (((dst) & ~0x00040000) | (((u32)(src)<<18) & 0x00040000))
/*    Mask Register Fields MDED49Mask    */
#define MDED49MASK_WIDTH                                                      1
#define MDED49MASK_SHIFT                                                     17
#define MDED49MASK_MASK                                              0x00020000
#define MDED49MASK_RD(src)                           (((src) & 0x00020000)>>17)
#define MDED49MASK_WR(src)                      (((u32)(src)<<17) & 0x00020000)
#define MDED49MASK_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*    Mask Register Fields MDED48Mask    */
#define MDED48MASK_WIDTH                                                      1
#define MDED48MASK_SHIFT                                                     16
#define MDED48MASK_MASK                                              0x00010000
#define MDED48MASK_RD(src)                           (((src) & 0x00010000)>>16)
#define MDED48MASK_WR(src)                      (((u32)(src)<<16) & 0x00010000)
#define MDED48MASK_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*    Mask Register Fields MDED47Mask    */
#define MDED47MASK_WIDTH                                                      1
#define MDED47MASK_SHIFT                                                     15
#define MDED47MASK_MASK                                              0x00008000
#define MDED47MASK_RD(src)                           (((src) & 0x00008000)>>15)
#define MDED47MASK_WR(src)                      (((u32)(src)<<15) & 0x00008000)
#define MDED47MASK_SET(dst,src) \
                      (((dst) & ~0x00008000) | (((u32)(src)<<15) & 0x00008000))
/*    Mask Register Fields MDED46Mask    */
#define MDED46MASK_WIDTH                                                      1
#define MDED46MASK_SHIFT                                                     14
#define MDED46MASK_MASK                                              0x00004000
#define MDED46MASK_RD(src)                           (((src) & 0x00004000)>>14)
#define MDED46MASK_WR(src)                      (((u32)(src)<<14) & 0x00004000)
#define MDED46MASK_SET(dst,src) \
                      (((dst) & ~0x00004000) | (((u32)(src)<<14) & 0x00004000))
/*    Mask Register Fields MDED45Mask    */
#define MDED45MASK_WIDTH                                                      1
#define MDED45MASK_SHIFT                                                     13
#define MDED45MASK_MASK                                              0x00002000
#define MDED45MASK_RD(src)                           (((src) & 0x00002000)>>13)
#define MDED45MASK_WR(src)                      (((u32)(src)<<13) & 0x00002000)
#define MDED45MASK_SET(dst,src) \
                      (((dst) & ~0x00002000) | (((u32)(src)<<13) & 0x00002000))
/*    Mask Register Fields MDED44Mask    */
#define MDED44MASK_WIDTH                                                      1
#define MDED44MASK_SHIFT                                                     12
#define MDED44MASK_MASK                                              0x00001000
#define MDED44MASK_RD(src)                           (((src) & 0x00001000)>>12)
#define MDED44MASK_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MDED44MASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields MDED43Mask    */
#define MDED43MASK_WIDTH                                                      1
#define MDED43MASK_SHIFT                                                     11
#define MDED43MASK_MASK                                              0x00000800
#define MDED43MASK_RD(src)                           (((src) & 0x00000800)>>11)
#define MDED43MASK_WR(src)                      (((u32)(src)<<11) & 0x00000800)
#define MDED43MASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields MDED42Mask    */
#define MDED42MASK_WIDTH                                                      1
#define MDED42MASK_SHIFT                                                     10
#define MDED42MASK_MASK                                              0x00000400
#define MDED42MASK_RD(src)                           (((src) & 0x00000400)>>10)
#define MDED42MASK_WR(src)                      (((u32)(src)<<10) & 0x00000400)
#define MDED42MASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields MDED41Mask    */
#define MDED41MASK_WIDTH                                                      1
#define MDED41MASK_SHIFT                                                      9
#define MDED41MASK_MASK                                              0x00000200
#define MDED41MASK_RD(src)                            (((src) & 0x00000200)>>9)
#define MDED41MASK_WR(src)                       (((u32)(src)<<9) & 0x00000200)
#define MDED41MASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MDED40Mask    */
#define MDED40MASK_WIDTH                                                      1
#define MDED40MASK_SHIFT                                                      8
#define MDED40MASK_MASK                                              0x00000100
#define MDED40MASK_RD(src)                            (((src) & 0x00000100)>>8)
#define MDED40MASK_WR(src)                       (((u32)(src)<<8) & 0x00000100)
#define MDED40MASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields MDED39Mask    */
#define MDED39MASK_WIDTH                                                      1
#define MDED39MASK_SHIFT                                                      7
#define MDED39MASK_MASK                                              0x00000080
#define MDED39MASK_RD(src)                            (((src) & 0x00000080)>>7)
#define MDED39MASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define MDED39MASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields MDED38Mask    */
#define MDED38MASK_WIDTH                                                      1
#define MDED38MASK_SHIFT                                                      6
#define MDED38MASK_MASK                                              0x00000040
#define MDED38MASK_RD(src)                            (((src) & 0x00000040)>>6)
#define MDED38MASK_WR(src)                       (((u32)(src)<<6) & 0x00000040)
#define MDED38MASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields MDED37Mask    */
#define MDED37MASK_WIDTH                                                      1
#define MDED37MASK_SHIFT                                                      5
#define MDED37MASK_MASK                                              0x00000020
#define MDED37MASK_RD(src)                            (((src) & 0x00000020)>>5)
#define MDED37MASK_WR(src)                       (((u32)(src)<<5) & 0x00000020)
#define MDED37MASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields MDED36Mask    */
#define MDED36MASK_WIDTH                                                      1
#define MDED36MASK_SHIFT                                                      4
#define MDED36MASK_MASK                                              0x00000010
#define MDED36MASK_RD(src)                            (((src) & 0x00000010)>>4)
#define MDED36MASK_WR(src)                       (((u32)(src)<<4) & 0x00000010)
#define MDED36MASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields MDED35Mask    */
#define MDED35MASK_WIDTH                                                      1
#define MDED35MASK_SHIFT                                                      3
#define MDED35MASK_MASK                                              0x00000008
#define MDED35MASK_RD(src)                            (((src) & 0x00000008)>>3)
#define MDED35MASK_WR(src)                       (((u32)(src)<<3) & 0x00000008)
#define MDED35MASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields MDED34Mask    */
#define MDED34MASK_WIDTH                                                      1
#define MDED34MASK_SHIFT                                                      2
#define MDED34MASK_MASK                                              0x00000004
#define MDED34MASK_RD(src)                            (((src) & 0x00000004)>>2)
#define MDED34MASK_WR(src)                       (((u32)(src)<<2) & 0x00000004)
#define MDED34MASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MDED33Mask    */
#define MDED33MASK_WIDTH                                                      1
#define MDED33MASK_SHIFT                                                      1
#define MDED33MASK_MASK                                              0x00000002
#define MDED33MASK_RD(src)                            (((src) & 0x00000002)>>1)
#define MDED33MASK_WR(src)                       (((u32)(src)<<1) & 0x00000002)
#define MDED33MASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields MDED32Mask    */
#define MDED32MASK_WIDTH                                                      1
#define MDED32MASK_SHIFT                                                      0
#define MDED32MASK_MASK                                              0x00000001
#define MDED32MASK_RD(src)                               (((src) & 0x00000001))
#define MDED32MASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define MDED32MASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_MERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_WIDTH                                                       32
#define ERRADDRL_SHIFT                                                        0
#define ERRADDRL_MASK                                                0xffffffff
#define ERRADDRL_RD(src)                                 (((src) & 0xffffffff))
#define ERRADDRL_WR(src)                            (((u32)(src)) & 0xffffffff)
#define ERRADDRL_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_MERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_WIDTH                                                       10
#define ERRADDRH_SHIFT                                                       22
#define ERRADDRH_MASK                                                0xffc00000
#define ERRADDRH_RD(src)                             (((src) & 0xffc00000)>>22)
#define ERRADDRH_WR(src)                        (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_WIDTH                                                          6
#define MSTRID_SHIFT                                                         16
#define MSTRID_MASK                                                  0x003f0000
#define MSTRID_RD(src)                               (((src) & 0x003f0000)>>16)
#define MSTRID_WR(src)                          (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_WIDTH                                                         6
#define AUXINFO_SHIFT                                                        10
#define AUXINFO_MASK                                                 0x0000fc00
#define AUXINFO_RD(src)                              (((src) & 0x0000fc00)>>10)
#define AUXINFO_WR(src)                         (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields PTYPE	 */
#define PTYPE_WIDTH                                                           3
#define PTYPE_SHIFT                                                           7
#define PTYPE_MASK                                                   0x00000380
#define PTYPE_RD(src)                                 (((src) & 0x00000380)>>7)
#define PTYPE_WR(src)                            (((u32)(src)<<7) & 0x00000380)
#define PTYPE_SET(dst,src) \
                       (((dst) & ~0x00000380) | (((u32)(src)<<7) & 0x00000380))
/*	 Fields REQLEN	 */
#define REQLEN_WIDTH                                                          2
#define REQLEN_SHIFT                                                          4
#define REQLEN_MASK                                                  0x00000030
#define REQLEN_RD(src)                                (((src) & 0x00000030)>>4)
#define REQLEN_WR(src)                           (((u32)(src)<<4) & 0x00000030)
#define REQLEN_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_WIDTH                                                         3
#define REQSIZE_SHIFT                                                         1
#define REQSIZE_MASK                                                 0x0000000e
#define REQSIZE_RD(src)                               (((src) & 0x0000000e)>>1)
#define REQSIZE_WR(src)                          (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))
/*	 Fields REQTYPE	 */
#define REQTYPE_WIDTH                                                         1
#define REQTYPE_SHIFT                                                         0
#define REQTYPE_MASK                                                 0x00000001
#define REQTYPE_RD(src)                                  (((src) & 0x00000001))
#define REQTYPE_WR(src)                             (((u32)(src)) & 0x00000001)
#define REQTYPE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_TRANS_ERR	*/ 
/*	 Fields MSWRPOISON	 */
#define MSWRPOISON_WIDTH                                                      1
#define MSWRPOISON_SHIFT                                                     12
#define MSWRPOISON_MASK                                              0x00001000
#define MSWRPOISON_RD(src)                           (((src) & 0x00001000)>>12)
#define MSWRPOISON_WR(src)                      (((u32)(src)<<12) & 0x00001000)
#define MSWRPOISON_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*	 Fields SWRPOISON	 */
#define SWRPOISON_WIDTH                                                       1
#define SWRPOISON_SHIFT                                                      11
#define SWRPOISON_MASK                                               0x00000800
#define SWRPOISON_RD(src)                            (((src) & 0x00000800)>>11)
#define SWRPOISON_WR(src)                       (((u32)(src)<<11) & 0x00000800)
#define SWRPOISON_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SWRDYTMO	 */
#define SWRDYTMO_WIDTH                                                        1
#define SWRDYTMO_SHIFT                                                       10
#define SWRDYTMO_MASK                                                0x00000400
#define SWRDYTMO_RD(src)                             (((src) & 0x00000400)>>10)
#define SWRDYTMO_WR(src)                        (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMO_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SWRESPTMO	 */
#define SWRESPTMO_WIDTH                                                       1
#define SWRESPTMO_SHIFT                                                       9
#define SWRESPTMO_MASK                                               0x00000200
#define SWRESPTMO_RD(src)                             (((src) & 0x00000200)>>9)
#define SWRESPTMO_WR(src)                        (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMO_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields MSWRERR	 */
#define MSWRERR_WIDTH                                                         1
#define MSWRERR_SHIFT                                                         8
#define MSWRERR_MASK                                                 0x00000100
#define MSWRERR_RD(src)                               (((src) & 0x00000100)>>8)
#define MSWRERR_WR(src)                          (((u32)(src)<<8) & 0x00000100)
#define MSWRERR_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SWRERR	 */
#define SWRERR_WIDTH                                                          1
#define SWRERR_SHIFT                                                          7
#define SWRERR_MASK                                                  0x00000080
#define SWRERR_RD(src)                                (((src) & 0x00000080)>>7)
#define SWRERR_WR(src)                           (((u32)(src)<<7) & 0x00000080)
#define SWRERR_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SRRDYTMO	 */
#define SRRDYTMO_WIDTH                                                        1
#define SRRDYTMO_SHIFT                                                        3
#define SRRDYTMO_MASK                                                0x00000008
#define SRRDYTMO_RD(src)                              (((src) & 0x00000008)>>3)
#define SRRDYTMO_WR(src)                         (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMO_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SRRESPTMO	 */
#define SRRESPTMO_WIDTH                                                       1
#define SRRESPTMO_SHIFT                                                       2
#define SRRESPTMO_MASK                                               0x00000004
#define SRRESPTMO_RD(src)                             (((src) & 0x00000004)>>2)
#define SRRESPTMO_WR(src)                        (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMO_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields MSRDERR	 */
#define MSRDERR_WIDTH                                                         1
#define MSRDERR_SHIFT                                                         1
#define MSRDERR_MASK                                                 0x00000002
#define MSRDERR_RD(src)                               (((src) & 0x00000002)>>1)
#define MSRDERR_WR(src)                          (((u32)(src)<<1) & 0x00000002)
#define MSRDERR_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields SRDERR	 */
#define SRDERR_WIDTH                                                          1
#define SRDERR_SHIFT                                                          0
#define SRDERR_MASK                                                  0x00000001
#define SRDERR_RD(src)                                   (((src) & 0x00000001))
#define SRDERR_WR(src)                              (((u32)(src)) & 0x00000001)
#define SRDERR_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_TRANS_ERRMask	*/
/*    Mask Register Fields MSWRPOISONMask    */
#define MSWRPOISONMASK_WIDTH                                                  1
#define MSWRPOISONMASK_SHIFT                                                 12
#define MSWRPOISONMASK_MASK                                          0x00001000
#define MSWRPOISONMASK_RD(src)                       (((src) & 0x00001000)>>12)
#define MSWRPOISONMASK_WR(src)                  (((u32)(src)<<12) & 0x00001000)
#define MSWRPOISONMASK_SET(dst,src) \
                      (((dst) & ~0x00001000) | (((u32)(src)<<12) & 0x00001000))
/*    Mask Register Fields SWRPOISONMask    */
#define SWRPOISONMASK_WIDTH                                                   1
#define SWRPOISONMASK_SHIFT                                                  11
#define SWRPOISONMASK_MASK                                           0x00000800
#define SWRPOISONMASK_RD(src)                        (((src) & 0x00000800)>>11)
#define SWRPOISONMASK_WR(src)                   (((u32)(src)<<11) & 0x00000800)
#define SWRPOISONMASK_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*    Mask Register Fields SWRDYTMOMask    */
#define SWRDYTMOMASK_WIDTH                                                    1
#define SWRDYTMOMASK_SHIFT                                                   10
#define SWRDYTMOMASK_MASK                                            0x00000400
#define SWRDYTMOMASK_RD(src)                         (((src) & 0x00000400)>>10)
#define SWRDYTMOMASK_WR(src)                    (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMOMASK_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*    Mask Register Fields SWRESPTMOMask    */
#define SWRESPTMOMASK_WIDTH                                                   1
#define SWRESPTMOMASK_SHIFT                                                   9
#define SWRESPTMOMASK_MASK                                           0x00000200
#define SWRESPTMOMASK_RD(src)                         (((src) & 0x00000200)>>9)
#define SWRESPTMOMASK_WR(src)                    (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*    Mask Register Fields MSWRERRMask    */
#define MSWRERRMASK_WIDTH                                                     1
#define MSWRERRMASK_SHIFT                                                     8
#define MSWRERRMASK_MASK                                             0x00000100
#define MSWRERRMASK_RD(src)                           (((src) & 0x00000100)>>8)
#define MSWRERRMASK_WR(src)                      (((u32)(src)<<8) & 0x00000100)
#define MSWRERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*    Mask Register Fields SWRERRMask    */
#define SWRERRMASK_WIDTH                                                      1
#define SWRERRMASK_SHIFT                                                      7
#define SWRERRMASK_MASK                                              0x00000080
#define SWRERRMASK_RD(src)                            (((src) & 0x00000080)>>7)
#define SWRERRMASK_WR(src)                       (((u32)(src)<<7) & 0x00000080)
#define SWRERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*    Mask Register Fields SRRDYTMOMask    */
#define SRRDYTMOMASK_WIDTH                                                    1
#define SRRDYTMOMASK_SHIFT                                                    3
#define SRRDYTMOMASK_MASK                                            0x00000008
#define SRRDYTMOMASK_RD(src)                          (((src) & 0x00000008)>>3)
#define SRRDYTMOMASK_WR(src)                     (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields SRRESPTMOMask    */
#define SRRESPTMOMASK_WIDTH                                                   1
#define SRRESPTMOMASK_SHIFT                                                   2
#define SRRESPTMOMASK_MASK                                           0x00000004
#define SRRESPTMOMASK_RD(src)                         (((src) & 0x00000004)>>2)
#define SRRESPTMOMASK_WR(src)                    (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields MSRDERRMask    */
#define MSRDERRMASK_WIDTH                                                     1
#define MSRDERRMASK_SHIFT                                                     1
#define MSRDERRMASK_MASK                                             0x00000002
#define MSRDERRMASK_RD(src)                           (((src) & 0x00000002)>>1)
#define MSRDERRMASK_WR(src)                      (((u32)(src)<<1) & 0x00000002)
#define MSRDERRMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields SRDERRMask    */
#define SRDERRMASK_WIDTH                                                      1
#define SRDERRMASK_SHIFT                                                      0
#define SRDERRMASK_MASK                                              0x00000001
#define SRDERRMASK_RD(src)                               (((src) & 0x00000001))
#define SRDERRMASK_WR(src)                          (((u32)(src)) & 0x00000001)
#define SRDERRMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_WDERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_F1_WIDTH                                                    32
#define ERRADDRL_F1_SHIFT                                                     0
#define ERRADDRL_F1_MASK                                             0xffffffff
#define ERRADDRL_F1_RD(src)                              (((src) & 0xffffffff))
#define ERRADDRL_F1_WR(src)                         (((u32)(src)) & 0xffffffff)
#define ERRADDRL_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_WDERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_F1_WIDTH                                                    10
#define ERRADDRH_F1_SHIFT                                                    22
#define ERRADDRH_F1_MASK                                             0xffc00000
#define ERRADDRH_F1_RD(src)                          (((src) & 0xffc00000)>>22)
#define ERRADDRH_F1_WR(src)                     (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_F1_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_F1_WIDTH                                                       6
#define MSTRID_F1_SHIFT                                                      16
#define MSTRID_F1_MASK                                               0x003f0000
#define MSTRID_F1_RD(src)                            (((src) & 0x003f0000)>>16)
#define MSTRID_F1_WR(src)                       (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_F1_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_F1_WIDTH                                                      6
#define AUXINFO_F1_SHIFT                                                     10
#define AUXINFO_F1_MASK                                              0x0000fc00
#define AUXINFO_F1_RD(src)                           (((src) & 0x0000fc00)>>10)
#define AUXINFO_F1_WR(src)                      (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_F1_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields PTYPE	 */
#define PTYPE_F1_WIDTH                                                        3
#define PTYPE_F1_SHIFT                                                        7
#define PTYPE_F1_MASK                                                0x00000380
#define PTYPE_F1_RD(src)                              (((src) & 0x00000380)>>7)
#define PTYPE_F1_WR(src)                         (((u32)(src)<<7) & 0x00000380)
#define PTYPE_F1_SET(dst,src) \
                       (((dst) & ~0x00000380) | (((u32)(src)<<7) & 0x00000380))
/*	 Fields REQLEN	 */
#define REQLEN_F1_WIDTH                                                       2
#define REQLEN_F1_SHIFT                                                       4
#define REQLEN_F1_MASK                                               0x00000030
#define REQLEN_F1_RD(src)                             (((src) & 0x00000030)>>4)
#define REQLEN_F1_WR(src)                        (((u32)(src)<<4) & 0x00000030)
#define REQLEN_F1_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_F1_WIDTH                                                      3
#define REQSIZE_F1_SHIFT                                                      1
#define REQSIZE_F1_MASK                                              0x0000000e
#define REQSIZE_F1_RD(src)                            (((src) & 0x0000000e)>>1)
#define REQSIZE_F1_WR(src)                       (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_F1_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))

/*	Register GLBL_DEVERR_ADDR	*/ 
/*	 Fields ERRADDRL	 */
#define ERRADDRL_F2_WIDTH                                                    32
#define ERRADDRL_F2_SHIFT                                                     0
#define ERRADDRL_F2_MASK                                             0xffffffff
#define ERRADDRL_F2_RD(src)                              (((src) & 0xffffffff))
#define ERRADDRL_F2_WR(src)                         (((u32)(src)) & 0xffffffff)
#define ERRADDRL_F2_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DEVERR_REQINFO	*/ 
/*	 Fields ERRADDRH	 */
#define ERRADDRH_F2_WIDTH                                                    10
#define ERRADDRH_F2_SHIFT                                                    22
#define ERRADDRH_F2_MASK                                             0xffc00000
#define ERRADDRH_F2_RD(src)                          (((src) & 0xffc00000)>>22)
#define ERRADDRH_F2_WR(src)                     (((u32)(src)<<22) & 0xffc00000)
#define ERRADDRH_F2_SET(dst,src) \
                      (((dst) & ~0xffc00000) | (((u32)(src)<<22) & 0xffc00000))
/*	 Fields MSTRID	 */
#define MSTRID_F2_WIDTH                                                       6
#define MSTRID_F2_SHIFT                                                      16
#define MSTRID_F2_MASK                                               0x003f0000
#define MSTRID_F2_RD(src)                            (((src) & 0x003f0000)>>16)
#define MSTRID_F2_WR(src)                       (((u32)(src)<<16) & 0x003f0000)
#define MSTRID_F2_SET(dst,src) \
                      (((dst) & ~0x003f0000) | (((u32)(src)<<16) & 0x003f0000))
/*	 Fields AUXINFO	 */
#define AUXINFO_F2_WIDTH                                                      6
#define AUXINFO_F2_SHIFT                                                     10
#define AUXINFO_F2_MASK                                              0x0000fc00
#define AUXINFO_F2_RD(src)                           (((src) & 0x0000fc00)>>10)
#define AUXINFO_F2_WR(src)                      (((u32)(src)<<10) & 0x0000fc00)
#define AUXINFO_F2_SET(dst,src) \
                      (((dst) & ~0x0000fc00) | (((u32)(src)<<10) & 0x0000fc00))
/*	 Fields PTYPE	 */
#define PTYPE_F2_WIDTH                                                        3
#define PTYPE_F2_SHIFT                                                        7
#define PTYPE_F2_MASK                                                0x00000380
#define PTYPE_F2_RD(src)                              (((src) & 0x00000380)>>7)
#define PTYPE_F2_WR(src)                         (((u32)(src)<<7) & 0x00000380)
#define PTYPE_F2_SET(dst,src) \
                       (((dst) & ~0x00000380) | (((u32)(src)<<7) & 0x00000380))
/*	 Fields REQLEN	 */
#define REQLEN_F2_WIDTH                                                       2
#define REQLEN_F2_SHIFT                                                       4
#define REQLEN_F2_MASK                                               0x00000030
#define REQLEN_F2_RD(src)                             (((src) & 0x00000030)>>4)
#define REQLEN_F2_WR(src)                        (((u32)(src)<<4) & 0x00000030)
#define REQLEN_F2_SET(dst,src) \
                       (((dst) & ~0x00000030) | (((u32)(src)<<4) & 0x00000030))
/*	 Fields REQSIZE	 */
#define REQSIZE_F2_WIDTH                                                      3
#define REQSIZE_F2_SHIFT                                                      1
#define REQSIZE_F2_MASK                                              0x0000000e
#define REQSIZE_F2_RD(src)                            (((src) & 0x0000000e)>>1)
#define REQSIZE_F2_WR(src)                       (((u32)(src)<<1) & 0x0000000e)
#define REQSIZE_F2_SET(dst,src) \
                       (((dst) & ~0x0000000e) | (((u32)(src)<<1) & 0x0000000e))
/*	 Fields REQTYPE	 */
#define REQTYPE_F1_WIDTH                                                      1
#define REQTYPE_F1_SHIFT                                                      0
#define REQTYPE_F1_MASK                                              0x00000001
#define REQTYPE_F1_RD(src)                               (((src) & 0x00000001))
#define REQTYPE_F1_WR(src)                          (((u32)(src)) & 0x00000001)
#define REQTYPE_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register GLBL_SEC_ERRL_ALS	*/ 
/*	 Fields SEC	 */
#define SEC_WIDTH                                                            32
#define SEC_SHIFT                                                             0
#define SEC_MASK                                                     0xffffffff
#define SEC_RD(src)                                      (((src) & 0xffffffff))
#define SEC_WR(src)                                 (((u32)(src)) & 0xffffffff)
#define SEC_SET(dst,src) (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_SEC_ERRH_ALS	*/ 
/*	 Fields SEC	 */
#define SEC_F1_WIDTH                                                         32
#define SEC_F1_SHIFT                                                          0
#define SEC_F1_MASK                                                  0xffffffff
#define SEC_F1_RD(src)                                   (((src) & 0xffffffff))
#define SEC_F1_WR(src)                              (((u32)(src)) & 0xffffffff)
#define SEC_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DED_ERRL_ALS	*/ 
/*	 Fields DED	 */
#define DED_WIDTH                                                            32
#define DED_SHIFT                                                             0
#define DED_MASK                                                     0xffffffff
#define DED_RD(src)                                      (((src) & 0xffffffff))
#define DED_WR(src)                                 (((u32)(src)) & 0xffffffff)
#define DED_SET(dst,src) (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_DED_ERRH_ALS	*/ 
/*	 Fields DED	 */
#define DED_F1_WIDTH                                                         32
#define DED_F1_SHIFT                                                          0
#define DED_F1_MASK                                                  0xffffffff
#define DED_F1_RD(src)                                   (((src) & 0xffffffff))
#define DED_F1_WR(src)                              (((u32)(src)) & 0xffffffff)
#define DED_F1_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register GLBL_TRANS_ERR_ALS	*/ 
/*	 Fields SWRPOISON	 */
#define SWRPOISON_F1_WIDTH                                                    1
#define SWRPOISON_F1_SHIFT                                                   11
#define SWRPOISON_F1_MASK                                            0x00000800
#define SWRPOISON_F1_RD(src)                         (((src) & 0x00000800)>>11)
#define SWRPOISON_F1_WR(src)                    (((u32)(src)<<11) & 0x00000800)
#define SWRPOISON_F1_SET(dst,src) \
                      (((dst) & ~0x00000800) | (((u32)(src)<<11) & 0x00000800))
/*	 Fields SWRDYTMO	 */
#define SWRDYTMO_F1_WIDTH                                                     1
#define SWRDYTMO_F1_SHIFT                                                    10
#define SWRDYTMO_F1_MASK                                             0x00000400
#define SWRDYTMO_F1_RD(src)                          (((src) & 0x00000400)>>10)
#define SWRDYTMO_F1_WR(src)                     (((u32)(src)<<10) & 0x00000400)
#define SWRDYTMO_F1_SET(dst,src) \
                      (((dst) & ~0x00000400) | (((u32)(src)<<10) & 0x00000400))
/*	 Fields SWRESPTMO	 */
#define SWRESPTMO_F1_WIDTH                                                    1
#define SWRESPTMO_F1_SHIFT                                                    9
#define SWRESPTMO_F1_MASK                                            0x00000200
#define SWRESPTMO_F1_RD(src)                          (((src) & 0x00000200)>>9)
#define SWRESPTMO_F1_WR(src)                     (((u32)(src)<<9) & 0x00000200)
#define SWRESPTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000200) | (((u32)(src)<<9) & 0x00000200))
/*	 Fields SWRERR	 */
#define SWRERR_F1_WIDTH                                                       1
#define SWRERR_F1_SHIFT                                                       7
#define SWRERR_F1_MASK                                               0x00000080
#define SWRERR_F1_RD(src)                             (((src) & 0x00000080)>>7)
#define SWRERR_F1_WR(src)                        (((u32)(src)<<7) & 0x00000080)
#define SWRERR_F1_SET(dst,src) \
                       (((dst) & ~0x00000080) | (((u32)(src)<<7) & 0x00000080))
/*	 Fields SRRDYTMO	 */
#define SRRDYTMO_F1_WIDTH                                                     1
#define SRRDYTMO_F1_SHIFT                                                     3
#define SRRDYTMO_F1_MASK                                             0x00000008
#define SRRDYTMO_F1_RD(src)                           (((src) & 0x00000008)>>3)
#define SRRDYTMO_F1_WR(src)                      (((u32)(src)<<3) & 0x00000008)
#define SRRDYTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields SRRESPTMO	 */
#define SRRESPTMO_F1_WIDTH                                                    1
#define SRRESPTMO_F1_SHIFT                                                    2
#define SRRESPTMO_F1_MASK                                            0x00000004
#define SRRESPTMO_F1_RD(src)                          (((src) & 0x00000004)>>2)
#define SRRESPTMO_F1_WR(src)                     (((u32)(src)<<2) & 0x00000004)
#define SRRESPTMO_F1_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields SRDERR	 */
#define SRDERR_F1_WIDTH                                                       1
#define SRDERR_F1_SHIFT                                                       0
#define SRDERR_F1_MASK                                               0x00000001
#define SRDERR_F1_RD(src)                                (((src) & 0x00000001))
#define SRDERR_F1_WR(src)                           (((u32)(src)) & 0x00000001)
#define SRDERR_F1_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Global Base Address	*/
#define SLAVE_SHIM_CSR_BASE_ADDR			0x01f60e000ULL

/*    Address SLAVE_SHIM_CSR  Registers */
#define CFG_SLV_RESP_TMO_CNTR_ADDR                                   0x00000004
#define CFG_SLV_RESP_TMO_CNTR_DEFAULT                                0x0000ffff
#define CFG_SLV_READY_TMO_CNTR_ADDR                                  0x00000008
#define CFG_SLV_READY_TMO_CNTR_DEFAULT                               0x0004ffff
#define INT_SLV_TMO_ADDR                                             0x0000000c
#define INT_SLV_TMO_DEFAULT                                          0x00000000
#define INT_SLV_TMOMASK_ADDR                                         0x00000010
#define CFG_AMA_MODE_ADDR                                            0x00000014
#define CFG_AMA_MODE_DEFAULT                                         0x00000000
#define CFG_SLV_CSR_TMO_CNTR_ADDR                                    0x00000018
#define CFG_SLV_CSR_TMO_CNTR_DEFAULT                                 0x0000ffff
#define CFG_MASK_DEV_ERR_RESP_ADDR                                   0x0000001c
#define CFG_MASK_DEV_ERR_RESP_DEFAULT                                0x00000000
#define CFG_MASTER_ADDR                                              0x00000800
#define CFG_MASTER_DEFAULT                                           0x00000000
#define DMT0_BASE_ADDR_ADDR                                          0x00000810
#define DMT0_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT0_ADDR_MASK_ADDR                                          0x00000814
#define DMT0_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT0_ACC_CNTRL_ADDR                                          0x00000818
#define DMT0_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT1_BASE_ADDR_ADDR                                          0x00000820
#define DMT1_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT1_ADDR_MASK_ADDR                                          0x00000824
#define DMT1_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT1_ACC_CNTRL_ADDR                                          0x00000828
#define DMT1_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT2_BASE_ADDR_ADDR                                          0x00000830
#define DMT2_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT2_ADDR_MASK_ADDR                                          0x00000834
#define DMT2_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT2_ACC_CNTRL_ADDR                                          0x00000838
#define DMT2_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT3_BASE_ADDR_ADDR                                          0x00000840
#define DMT3_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT3_ADDR_MASK_ADDR                                          0x00000844
#define DMT3_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT3_ACC_CNTRL_ADDR                                          0x00000848
#define DMT3_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT4_BASE_ADDR_ADDR                                          0x00000850
#define DMT4_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT4_ADDR_MASK_ADDR                                          0x00000854
#define DMT4_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT4_ACC_CNTRL_ADDR                                          0x00000858
#define DMT4_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT5_BASE_ADDR_ADDR                                          0x00000860
#define DMT5_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT5_ADDR_MASK_ADDR                                          0x00000864
#define DMT5_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT5_ACC_CNTRL_ADDR                                          0x00000868
#define DMT5_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT6_BASE_ADDR_ADDR                                          0x00000870
#define DMT6_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT6_ADDR_MASK_ADDR                                          0x00000874
#define DMT6_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT6_ACC_CNTRL_ADDR                                          0x00000878
#define DMT6_ACC_CNTRL_DEFAULT                                       0x000000cf
#define DMT7_BASE_ADDR_ADDR                                          0x00000880
#define DMT7_BASE_ADDR_DEFAULT                                       0x00000000
#define DMT7_ADDR_MASK_ADDR                                          0x00000884
#define DMT7_ADDR_MASK_DEFAULT                                       0x00000000
#define DMT7_ACC_CNTRL_ADDR                                          0x00000888
#define DMT7_ACC_CNTRL_DEFAULT                                       0x000000cf
#define CSR_ACC_CNTRL_ADDR                                           0x00000900
#define CSR_ACC_CNTRL_DEFAULT                                        0x000000cf
#define WR_DOM_INFO_0_VIOL_ADDR                                      0x0000090c
#define WR_DOM_INFO_0_VIOL_DEFAULT                                   0x00000000
#define WR_DOM_INFO_1_VIOL_ADDR                                      0x00000910
#define WR_DOM_INFO_1_VIOL_DEFAULT                                   0x00000000
#define RD_DOM_INFO_0_VIOL_ADDR                                      0x00000914
#define RD_DOM_INFO_0_VIOL_DEFAULT                                   0x00000000
#define RD_DOM_INFO_1_VIOL_ADDR                                      0x00000918
#define RD_DOM_INFO_1_VIOL_DEFAULT                                   0x00000000
#define CFG_MASTER_PTYPE_ADDR                                        0x0000091c
#define CFG_MASTER_PTYPE_DEFAULT                                     0x00000000

/*	Register CFG_SLV_RESP_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_POISON	 */
#define CFG_CSR_POISON_WIDTH                                                  1
#define CFG_CSR_POISON_SHIFT                                                 17
#define CFG_CSR_POISON_MASK                                          0x00020000
#define CFG_CSR_POISON_RD(src)                       (((src) & 0x00020000)>>17)
#define CFG_CSR_POISON_WR(src)                  (((u32)(src)<<17) & 0x00020000)
#define CFG_CSR_POISON_SET(dst,src) \
                      (((dst) & ~0x00020000) | (((u32)(src)<<17) & 0x00020000))
/*	 Fields CSR_ERR_RESP_EN	 */
#define CSR_ERR_RESP_EN_WIDTH                                                 1
#define CSR_ERR_RESP_EN_SHIFT                                                16
#define CSR_ERR_RESP_EN_MASK                                         0x00010000
#define CSR_ERR_RESP_EN_RD(src)                      (((src) & 0x00010000)>>16)
#define CSR_ERR_RESP_EN_WR(src)                 (((u32)(src)<<16) & 0x00010000)
#define CSR_ERR_RESP_EN_SET(dst,src) \
                      (((dst) & ~0x00010000) | (((u32)(src)<<16) & 0x00010000))
/*	 Fields CFG_CSR_RESP_TMO	 */
#define CFG_CSR_RESP_TMO_WIDTH                                               16
#define CFG_CSR_RESP_TMO_SHIFT                                                0
#define CFG_CSR_RESP_TMO_MASK                                        0x0000ffff
#define CFG_CSR_RESP_TMO_RD(src)                         (((src) & 0x0000ffff))
#define CFG_CSR_RESP_TMO_WR(src)                    (((u32)(src)) & 0x0000ffff)
#define CFG_CSR_RESP_TMO_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_SLV_READY_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_READY_TMO	 */
#define CFG_CSR_READY_TMO_WIDTH                                              32
#define CFG_CSR_READY_TMO_SHIFT                                               0
#define CFG_CSR_READY_TMO_MASK                                       0xffffffff
#define CFG_CSR_READY_TMO_RD(src)                        (((src) & 0xffffffff))
#define CFG_CSR_READY_TMO_WR(src)                   (((u32)(src)) & 0xffffffff)
#define CFG_CSR_READY_TMO_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register INT_SLV_TMO	*/ 
/*	 Fields WR_DOMAIN_VIOL	 */
#define WR_DOMAIN_VIOL_WIDTH                                                  1
#define WR_DOMAIN_VIOL_SHIFT                                                  6
#define WR_DOMAIN_VIOL_MASK                                          0x00000040
#define WR_DOMAIN_VIOL_RD(src)                        (((src) & 0x00000040)>>6)
#define WR_DOMAIN_VIOL_WR(src)                   (((u32)(src)<<6) & 0x00000040)
#define WR_DOMAIN_VIOL_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*	 Fields RD_DOMAIN_VIOL	 */
#define RD_DOMAIN_VIOL_WIDTH                                                  1
#define RD_DOMAIN_VIOL_SHIFT                                                  5
#define RD_DOMAIN_VIOL_MASK                                          0x00000020
#define RD_DOMAIN_VIOL_RD(src)                        (((src) & 0x00000020)>>5)
#define RD_DOMAIN_VIOL_WR(src)                   (((u32)(src)<<5) & 0x00000020)
#define RD_DOMAIN_VIOL_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*	 Fields STS_CSR_TMO	 */
#define STS_CSR_TMO_WIDTH                                                     1
#define STS_CSR_TMO_SHIFT                                                     4
#define STS_CSR_TMO_MASK                                             0x00000010
#define STS_CSR_TMO_RD(src)                           (((src) & 0x00000010)>>4)
#define STS_CSR_TMO_WR(src)                      (((u32)(src)<<4) & 0x00000010)
#define STS_CSR_TMO_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*	 Fields STS_ARREADY_TMO	 */
#define STS_ARREADY_TMO_WIDTH                                                 1
#define STS_ARREADY_TMO_SHIFT                                                 3
#define STS_ARREADY_TMO_MASK                                         0x00000008
#define STS_ARREADY_TMO_RD(src)                       (((src) & 0x00000008)>>3)
#define STS_ARREADY_TMO_WR(src)                  (((u32)(src)<<3) & 0x00000008)
#define STS_ARREADY_TMO_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*	 Fields STS_RVALID_TMO	 */
#define STS_RVALID_TMO_WIDTH                                                  1
#define STS_RVALID_TMO_SHIFT                                                  2
#define STS_RVALID_TMO_MASK                                          0x00000004
#define STS_RVALID_TMO_RD(src)                        (((src) & 0x00000004)>>2)
#define STS_RVALID_TMO_WR(src)                   (((u32)(src)<<2) & 0x00000004)
#define STS_RVALID_TMO_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*	 Fields STS_AWREADY_TMO	 */
#define STS_AWREADY_TMO_WIDTH                                                 1
#define STS_AWREADY_TMO_SHIFT                                                 1
#define STS_AWREADY_TMO_MASK                                         0x00000002
#define STS_AWREADY_TMO_RD(src)                       (((src) & 0x00000002)>>1)
#define STS_AWREADY_TMO_WR(src)                  (((u32)(src)<<1) & 0x00000002)
#define STS_AWREADY_TMO_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields STS_BVALID_TMO	 */
#define STS_BVALID_TMO_WIDTH                                                  1
#define STS_BVALID_TMO_SHIFT                                                  0
#define STS_BVALID_TMO_MASK                                          0x00000001
#define STS_BVALID_TMO_RD(src)                           (((src) & 0x00000001))
#define STS_BVALID_TMO_WR(src)                      (((u32)(src)) & 0x00000001)
#define STS_BVALID_TMO_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register INT_SLV_TMOMask	*/
/*    Mask Register Fields WR_DOMAIN_VIOLMask    */
#define WR_DOMAIN_VIOLMASK_WIDTH                                              1
#define WR_DOMAIN_VIOLMASK_SHIFT                                              6
#define WR_DOMAIN_VIOLMASK_MASK                                      0x00000040
#define WR_DOMAIN_VIOLMASK_RD(src)                    (((src) & 0x00000040)>>6)
#define WR_DOMAIN_VIOLMASK_WR(src)               (((u32)(src)<<6) & 0x00000040)
#define WR_DOMAIN_VIOLMASK_SET(dst,src) \
                       (((dst) & ~0x00000040) | (((u32)(src)<<6) & 0x00000040))
/*    Mask Register Fields RD_DOMAIN_VIOLMask    */
#define RD_DOMAIN_VIOLMASK_WIDTH                                              1
#define RD_DOMAIN_VIOLMASK_SHIFT                                              5
#define RD_DOMAIN_VIOLMASK_MASK                                      0x00000020
#define RD_DOMAIN_VIOLMASK_RD(src)                    (((src) & 0x00000020)>>5)
#define RD_DOMAIN_VIOLMASK_WR(src)               (((u32)(src)<<5) & 0x00000020)
#define RD_DOMAIN_VIOLMASK_SET(dst,src) \
                       (((dst) & ~0x00000020) | (((u32)(src)<<5) & 0x00000020))
/*    Mask Register Fields STS_CSR_TMOMask    */
#define STS_CSR_TMOMASK_WIDTH                                                 1
#define STS_CSR_TMOMASK_SHIFT                                                 4
#define STS_CSR_TMOMASK_MASK                                         0x00000010
#define STS_CSR_TMOMASK_RD(src)                       (((src) & 0x00000010)>>4)
#define STS_CSR_TMOMASK_WR(src)                  (((u32)(src)<<4) & 0x00000010)
#define STS_CSR_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000010) | (((u32)(src)<<4) & 0x00000010))
/*    Mask Register Fields STS_ARREADY_TMOMask    */
#define STS_ARREADY_TMOMASK_WIDTH                                             1
#define STS_ARREADY_TMOMASK_SHIFT                                             3
#define STS_ARREADY_TMOMASK_MASK                                     0x00000008
#define STS_ARREADY_TMOMASK_RD(src)                   (((src) & 0x00000008)>>3)
#define STS_ARREADY_TMOMASK_WR(src)              (((u32)(src)<<3) & 0x00000008)
#define STS_ARREADY_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000008) | (((u32)(src)<<3) & 0x00000008))
/*    Mask Register Fields STS_RVALID_TMOMask    */
#define STS_RVALID_TMOMASK_WIDTH                                              1
#define STS_RVALID_TMOMASK_SHIFT                                              2
#define STS_RVALID_TMOMASK_MASK                                      0x00000004
#define STS_RVALID_TMOMASK_RD(src)                    (((src) & 0x00000004)>>2)
#define STS_RVALID_TMOMASK_WR(src)               (((u32)(src)<<2) & 0x00000004)
#define STS_RVALID_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000004) | (((u32)(src)<<2) & 0x00000004))
/*    Mask Register Fields STS_AWREADY_TMOMask    */
#define STS_AWREADY_TMOMASK_WIDTH                                             1
#define STS_AWREADY_TMOMASK_SHIFT                                             1
#define STS_AWREADY_TMOMASK_MASK                                     0x00000002
#define STS_AWREADY_TMOMASK_RD(src)                   (((src) & 0x00000002)>>1)
#define STS_AWREADY_TMOMASK_WR(src)              (((u32)(src)<<1) & 0x00000002)
#define STS_AWREADY_TMOMASK_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*    Mask Register Fields STS_BVALID_TMOMask    */
#define STS_BVALID_TMOMASK_WIDTH                                              1
#define STS_BVALID_TMOMASK_SHIFT                                              0
#define STS_BVALID_TMOMASK_MASK                                      0x00000001
#define STS_BVALID_TMOMASK_RD(src)                       (((src) & 0x00000001))
#define STS_BVALID_TMOMASK_WR(src)                  (((u32)(src)) & 0x00000001)
#define STS_BVALID_TMOMASK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_AMA_MODE	*/ 
/*	 Fields CFG_RD2WR_EN	 */
#define CFG_RD2WR_EN_WIDTH                                                    1
#define CFG_RD2WR_EN_SHIFT                                                    1
#define CFG_RD2WR_EN_MASK                                            0x00000002
#define CFG_RD2WR_EN_RD(src)                          (((src) & 0x00000002)>>1)
#define CFG_RD2WR_EN_WR(src)                     (((u32)(src)<<1) & 0x00000002)
#define CFG_RD2WR_EN_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields CFG_AMA_MODE	 */
#define REGSPEC_CFG_AMA_MODE_WIDTH                                            1
#define REGSPEC_CFG_AMA_MODE_SHIFT                                            0
#define REGSPEC_CFG_AMA_MODE_MASK                                    0x00000001
#define REGSPEC_CFG_AMA_MODE_RD(src)                     (((src) & 0x00000001))
#define REGSPEC_CFG_AMA_MODE_WR(src)                (((u32)(src)) & 0x00000001)
#define REGSPEC_CFG_AMA_MODE_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_SLV_CSR_TMO_CNTR	*/ 
/*	 Fields CFG_CSR_TMO	 */
#define CFG_CSR_TMO_WIDTH                                                    16
#define CFG_CSR_TMO_SHIFT                                                     0
#define CFG_CSR_TMO_MASK                                             0x0000ffff
#define CFG_CSR_TMO_RD(src)                              (((src) & 0x0000ffff))
#define CFG_CSR_TMO_WR(src)                         (((u32)(src)) & 0x0000ffff)
#define CFG_CSR_TMO_SET(dst,src) \
                          (((dst) & ~0x0000ffff) | (((u32)(src)) & 0x0000ffff))

/*	Register CFG_MASK_DEV_ERR_RESP	*/ 
/*	 Fields MASK_DEV_ERR_RESP	 */
#define MASK_DEV_ERR_RESP_WIDTH                                               1
#define MASK_DEV_ERR_RESP_SHIFT                                               0
#define MASK_DEV_ERR_RESP_MASK                                       0x00000001
#define MASK_DEV_ERR_RESP_RD(src)                        (((src) & 0x00000001))
#define MASK_DEV_ERR_RESP_WR(src)                   (((u32)(src)) & 0x00000001)
#define MASK_DEV_ERR_RESP_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_MASTER	*/ 
/*	 Fields LOCK	 */
#define REGSPEC_LOCK_WIDTH                                                    1
#define REGSPEC_LOCK_SHIFT                                                    0
#define REGSPEC_LOCK_MASK                                            0x00000001
#define REGSPEC_LOCK_RD(src)                             (((src) & 0x00000001))
#define REGSPEC_LOCK_WR(src)                        (((u32)(src)) & 0x00000001)
#define REGSPEC_LOCK_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register DMT0_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_WIDTH                                                           30
#define BASE_SHIFT                                                            0
#define BASE_MASK                                                    0x3fffffff
#define BASE_RD(src)                                     (((src) & 0x3fffffff))
#define BASE_WR(src)                                (((u32)(src)) & 0x3fffffff)
#define BASE_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT0_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_WIDTH                                                   30
#define REGSPEC_MASK_SHIFT                                                    0
#define REGSPEC_MASK_MASK                                            0x3fffffff
#define REGSPEC_MASK_RD(src)                             (((src) & 0x3fffffff))
#define REGSPEC_MASK_WR(src)                        (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT0_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_WIDTH                                                           1
#define VALID_SHIFT                                                           8
#define VALID_MASK                                                   0x00000100
#define VALID_RD(src)                                 (((src) & 0x00000100)>>8)
#define VALID_WR(src)                            (((u32)(src)<<8) & 0x00000100)
#define VALID_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_WIDTH                                                     2
#define SLIMPRO_ACC_SHIFT                                                     6
#define SLIMPRO_ACC_MASK                                             0x000000c0
#define SLIMPRO_ACC_RD(src)                           (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_WR(src)                      (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_WIDTH                                                       2
#define PMPRO_ACC_SHIFT                                                       2
#define PMPRO_ACC_MASK                                               0x0000000c
#define PMPRO_ACC_RD(src)                             (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_WR(src)                        (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_WIDTH                                                         2
#define PMD_ACC_SHIFT                                                         0
#define PMD_ACC_MASK                                                 0x00000003
#define PMD_ACC_RD(src)                                  (((src) & 0x00000003))
#define PMD_ACC_WR(src)                             (((u32)(src)) & 0x00000003)
#define PMD_ACC_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT1_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F1_WIDTH                                                        30
#define BASE_F1_SHIFT                                                         0
#define BASE_F1_MASK                                                 0x3fffffff
#define BASE_F1_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F1_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT1_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F1_WIDTH                                                30
#define REGSPEC_MASK_F1_SHIFT                                                 0
#define REGSPEC_MASK_F1_MASK                                         0x3fffffff
#define REGSPEC_MASK_F1_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F1_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F1_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT1_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F1_WIDTH                                                        1
#define VALID_F1_SHIFT                                                        8
#define VALID_F1_MASK                                                0x00000100
#define VALID_F1_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F1_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F1_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F1_WIDTH                                                  2
#define SLIMPRO_ACC_F1_SHIFT                                                  6
#define SLIMPRO_ACC_F1_MASK                                          0x000000c0
#define SLIMPRO_ACC_F1_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F1_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F1_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F1_WIDTH                                                    2
#define PMPRO_ACC_F1_SHIFT                                                    2
#define PMPRO_ACC_F1_MASK                                            0x0000000c
#define PMPRO_ACC_F1_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F1_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F1_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F1_WIDTH                                                      2
#define PMD_ACC_F1_SHIFT                                                      0
#define PMD_ACC_F1_MASK                                              0x00000003
#define PMD_ACC_F1_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F1_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F1_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT2_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F2_WIDTH                                                        30
#define BASE_F2_SHIFT                                                         0
#define BASE_F2_MASK                                                 0x3fffffff
#define BASE_F2_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F2_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT2_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F2_WIDTH                                                30
#define REGSPEC_MASK_F2_SHIFT                                                 0
#define REGSPEC_MASK_F2_MASK                                         0x3fffffff
#define REGSPEC_MASK_F2_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F2_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F2_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT2_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F2_WIDTH                                                        1
#define VALID_F2_SHIFT                                                        8
#define VALID_F2_MASK                                                0x00000100
#define VALID_F2_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F2_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F2_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F2_WIDTH                                                  2
#define SLIMPRO_ACC_F2_SHIFT                                                  6
#define SLIMPRO_ACC_F2_MASK                                          0x000000c0
#define SLIMPRO_ACC_F2_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F2_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F2_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F2_WIDTH                                                    2
#define PMPRO_ACC_F2_SHIFT                                                    2
#define PMPRO_ACC_F2_MASK                                            0x0000000c
#define PMPRO_ACC_F2_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F2_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F2_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F2_WIDTH                                                      2
#define PMD_ACC_F2_SHIFT                                                      0
#define PMD_ACC_F2_MASK                                              0x00000003
#define PMD_ACC_F2_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F2_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F2_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT3_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F3_WIDTH                                                        30
#define BASE_F3_SHIFT                                                         0
#define BASE_F3_MASK                                                 0x3fffffff
#define BASE_F3_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F3_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F3_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT3_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F3_WIDTH                                                30
#define REGSPEC_MASK_F3_SHIFT                                                 0
#define REGSPEC_MASK_F3_MASK                                         0x3fffffff
#define REGSPEC_MASK_F3_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F3_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F3_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT3_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F3_WIDTH                                                        1
#define VALID_F3_SHIFT                                                        8
#define VALID_F3_MASK                                                0x00000100
#define VALID_F3_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F3_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F3_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F3_WIDTH                                                  2
#define SLIMPRO_ACC_F3_SHIFT                                                  6
#define SLIMPRO_ACC_F3_MASK                                          0x000000c0
#define SLIMPRO_ACC_F3_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F3_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F3_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F3_WIDTH                                                    2
#define PMPRO_ACC_F3_SHIFT                                                    2
#define PMPRO_ACC_F3_MASK                                            0x0000000c
#define PMPRO_ACC_F3_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F3_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F3_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F3_WIDTH                                                      2
#define PMD_ACC_F3_SHIFT                                                      0
#define PMD_ACC_F3_MASK                                              0x00000003
#define PMD_ACC_F3_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F3_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F3_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT4_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F4_WIDTH                                                        30
#define BASE_F4_SHIFT                                                         0
#define BASE_F4_MASK                                                 0x3fffffff
#define BASE_F4_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F4_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F4_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT4_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F4_WIDTH                                                30
#define REGSPEC_MASK_F4_SHIFT                                                 0
#define REGSPEC_MASK_F4_MASK                                         0x3fffffff
#define REGSPEC_MASK_F4_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F4_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F4_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT4_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F4_WIDTH                                                        1
#define VALID_F4_SHIFT                                                        8
#define VALID_F4_MASK                                                0x00000100
#define VALID_F4_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F4_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F4_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F4_WIDTH                                                  2
#define SLIMPRO_ACC_F4_SHIFT                                                  6
#define SLIMPRO_ACC_F4_MASK                                          0x000000c0
#define SLIMPRO_ACC_F4_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F4_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F4_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F4_WIDTH                                                    2
#define PMPRO_ACC_F4_SHIFT                                                    2
#define PMPRO_ACC_F4_MASK                                            0x0000000c
#define PMPRO_ACC_F4_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F4_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F4_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F4_WIDTH                                                      2
#define PMD_ACC_F4_SHIFT                                                      0
#define PMD_ACC_F4_MASK                                              0x00000003
#define PMD_ACC_F4_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F4_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F4_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT5_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F5_WIDTH                                                        30
#define BASE_F5_SHIFT                                                         0
#define BASE_F5_MASK                                                 0x3fffffff
#define BASE_F5_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F5_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F5_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT5_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F5_WIDTH                                                30
#define REGSPEC_MASK_F5_SHIFT                                                 0
#define REGSPEC_MASK_F5_MASK                                         0x3fffffff
#define REGSPEC_MASK_F5_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F5_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F5_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT5_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F5_WIDTH                                                        1
#define VALID_F5_SHIFT                                                        8
#define VALID_F5_MASK                                                0x00000100
#define VALID_F5_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F5_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F5_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F5_WIDTH                                                  2
#define SLIMPRO_ACC_F5_SHIFT                                                  6
#define SLIMPRO_ACC_F5_MASK                                          0x000000c0
#define SLIMPRO_ACC_F5_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F5_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F5_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F5_WIDTH                                                    2
#define PMPRO_ACC_F5_SHIFT                                                    2
#define PMPRO_ACC_F5_MASK                                            0x0000000c
#define PMPRO_ACC_F5_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F5_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F5_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F5_WIDTH                                                      2
#define PMD_ACC_F5_SHIFT                                                      0
#define PMD_ACC_F5_MASK                                              0x00000003
#define PMD_ACC_F5_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F5_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F5_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT6_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F6_WIDTH                                                        30
#define BASE_F6_SHIFT                                                         0
#define BASE_F6_MASK                                                 0x3fffffff
#define BASE_F6_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F6_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F6_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT6_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F6_WIDTH                                                30
#define REGSPEC_MASK_F6_SHIFT                                                 0
#define REGSPEC_MASK_F6_MASK                                         0x3fffffff
#define REGSPEC_MASK_F6_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F6_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F6_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT6_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F6_WIDTH                                                        1
#define VALID_F6_SHIFT                                                        8
#define VALID_F6_MASK                                                0x00000100
#define VALID_F6_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F6_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F6_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F6_WIDTH                                                  2
#define SLIMPRO_ACC_F6_SHIFT                                                  6
#define SLIMPRO_ACC_F6_MASK                                          0x000000c0
#define SLIMPRO_ACC_F6_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F6_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F6_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F6_WIDTH                                                    2
#define PMPRO_ACC_F6_SHIFT                                                    2
#define PMPRO_ACC_F6_MASK                                            0x0000000c
#define PMPRO_ACC_F6_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F6_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F6_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F6_WIDTH                                                      2
#define PMD_ACC_F6_SHIFT                                                      0
#define PMD_ACC_F6_MASK                                              0x00000003
#define PMD_ACC_F6_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F6_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F6_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register DMT7_BASE_ADDR	*/ 
/*	 Fields BASE	 */
#define BASE_F7_WIDTH                                                        30
#define BASE_F7_SHIFT                                                         0
#define BASE_F7_MASK                                                 0x3fffffff
#define BASE_F7_RD(src)                                  (((src) & 0x3fffffff))
#define BASE_F7_WR(src)                             (((u32)(src)) & 0x3fffffff)
#define BASE_F7_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT7_ADDR_MASK	*/ 
/*	 Fields MASK	 */
#define REGSPEC_MASK_F7_WIDTH                                                30
#define REGSPEC_MASK_F7_SHIFT                                                 0
#define REGSPEC_MASK_F7_MASK                                         0x3fffffff
#define REGSPEC_MASK_F7_RD(src)                          (((src) & 0x3fffffff))
#define REGSPEC_MASK_F7_WR(src)                     (((u32)(src)) & 0x3fffffff)
#define REGSPEC_MASK_F7_SET(dst,src) \
                          (((dst) & ~0x3fffffff) | (((u32)(src)) & 0x3fffffff))

/*	Register DMT7_ACC_CNTRL	*/ 
/*	 Fields VALID	 */
#define VALID_F7_WIDTH                                                        1
#define VALID_F7_SHIFT                                                        8
#define VALID_F7_MASK                                                0x00000100
#define VALID_F7_RD(src)                              (((src) & 0x00000100)>>8)
#define VALID_F7_WR(src)                         (((u32)(src)<<8) & 0x00000100)
#define VALID_F7_SET(dst,src) \
                       (((dst) & ~0x00000100) | (((u32)(src)<<8) & 0x00000100))
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F7_WIDTH                                                  2
#define SLIMPRO_ACC_F7_SHIFT                                                  6
#define SLIMPRO_ACC_F7_MASK                                          0x000000c0
#define SLIMPRO_ACC_F7_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F7_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F7_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F7_WIDTH                                                    2
#define PMPRO_ACC_F7_SHIFT                                                    2
#define PMPRO_ACC_F7_MASK                                            0x0000000c
#define PMPRO_ACC_F7_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F7_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F7_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F7_WIDTH                                                      2
#define PMD_ACC_F7_SHIFT                                                      0
#define PMD_ACC_F7_MASK                                              0x00000003
#define PMD_ACC_F7_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F7_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F7_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register CSR_ACC_CNTRL	*/ 
/*	 Fields SLIMPRO_ACC	 */
#define SLIMPRO_ACC_F8_WIDTH                                                  2
#define SLIMPRO_ACC_F8_SHIFT                                                  6
#define SLIMPRO_ACC_F8_MASK                                          0x000000c0
#define SLIMPRO_ACC_F8_RD(src)                        (((src) & 0x000000c0)>>6)
#define SLIMPRO_ACC_F8_WR(src)                   (((u32)(src)<<6) & 0x000000c0)
#define SLIMPRO_ACC_F8_SET(dst,src) \
                       (((dst) & ~0x000000c0) | (((u32)(src)<<6) & 0x000000c0))
/*	 Fields PMPRO_ACC	 */
#define PMPRO_ACC_F8_WIDTH                                                    2
#define PMPRO_ACC_F8_SHIFT                                                    2
#define PMPRO_ACC_F8_MASK                                            0x0000000c
#define PMPRO_ACC_F8_RD(src)                          (((src) & 0x0000000c)>>2)
#define PMPRO_ACC_F8_WR(src)                     (((u32)(src)<<2) & 0x0000000c)
#define PMPRO_ACC_F8_SET(dst,src) \
                       (((dst) & ~0x0000000c) | (((u32)(src)<<2) & 0x0000000c))
/*	 Fields PMD_ACC	 */
#define PMD_ACC_F8_WIDTH                                                      2
#define PMD_ACC_F8_SHIFT                                                      0
#define PMD_ACC_F8_MASK                                              0x00000003
#define PMD_ACC_F8_RD(src)                               (((src) & 0x00000003))
#define PMD_ACC_F8_WR(src)                          (((u32)(src)) & 0x00000003)
#define PMD_ACC_F8_SET(dst,src) \
                          (((dst) & ~0x00000003) | (((u32)(src)) & 0x00000003))

/*	Register WR_DOM_INFO_0_VIOL	*/ 
/*	 Fields ADDR	 */
#define REGSPEC_ADDR_F130_WIDTH                                              32
#define REGSPEC_ADDR_F130_SHIFT                                               0
#define REGSPEC_ADDR_F130_MASK                                       0xffffffff
#define REGSPEC_ADDR_F130_RD(src)                        (((src) & 0xffffffff))
#define REGSPEC_ADDR_F130_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register WR_DOM_INFO_1_VIOL	*/ 
/*	 Fields MASTER_ID	 */
#define MASTER_ID_WIDTH                                                       7
#define MASTER_ID_SHIFT                                                       3
#define MASTER_ID_MASK                                               0x000003f8
#define MASTER_ID_RD(src)                             (((src) & 0x000003f8)>>3)
#define MASTER_ID_SET(dst,src) \
                       (((dst) & ~0x000003f8) | (((u32)(src)<<3) & 0x000003f8))
/*	 Fields PTYPE	 */
#define PTYPE_F6_WIDTH                                                        3
#define PTYPE_F6_SHIFT                                                        0
#define PTYPE_F6_MASK                                                0x00000007
#define PTYPE_F6_RD(src)                                 (((src) & 0x00000007))
#define PTYPE_F6_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register RD_DOM_INFO_0_VIOL	*/ 
/*	 Fields ADDR	 */
#define REGSPEC_ADDR_F131_WIDTH                                              32
#define REGSPEC_ADDR_F131_SHIFT                                               0
#define REGSPEC_ADDR_F131_MASK                                       0xffffffff
#define REGSPEC_ADDR_F131_RD(src)                        (((src) & 0xffffffff))
#define REGSPEC_ADDR_F131_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register RD_DOM_INFO_1_VIOL	*/ 
/*	 Fields MASTER_ID	 */
#define MASTER_ID_F1_WIDTH                                                    7
#define MASTER_ID_F1_SHIFT                                                    3
#define MASTER_ID_F1_MASK                                            0x000003f8
#define MASTER_ID_F1_RD(src)                          (((src) & 0x000003f8)>>3)
#define MASTER_ID_F1_SET(dst,src) \
                       (((dst) & ~0x000003f8) | (((u32)(src)<<3) & 0x000003f8))
/*	 Fields PTYPE	 */
#define PTYPE_F7_WIDTH                                                        3
#define PTYPE_F7_SHIFT                                                        0
#define PTYPE_F7_MASK                                                0x00000007
#define PTYPE_F7_RD(src)                                 (((src) & 0x00000007))
#define PTYPE_F7_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Register CFG_MASTER_PTYPE	*/ 
/*	 Fields MST_PTYPE_7	 */
#define MST_PTYPE_7_WIDTH                                                     3
#define MST_PTYPE_7_SHIFT                                                    28
#define MST_PTYPE_7_MASK                                             0x70000000
#define MST_PTYPE_7_RD(src)                          (((src) & 0x70000000)>>28)
#define MST_PTYPE_7_WR(src)                     (((u32)(src)<<28) & 0x70000000)
#define MST_PTYPE_7_SET(dst,src) \
                      (((dst) & ~0x70000000) | (((u32)(src)<<28) & 0x70000000))
/*	 Fields MST_PTYPE_6	 */
#define MST_PTYPE_6_WIDTH                                                     3
#define MST_PTYPE_6_SHIFT                                                    24
#define MST_PTYPE_6_MASK                                             0x07000000
#define MST_PTYPE_6_RD(src)                          (((src) & 0x07000000)>>24)
#define MST_PTYPE_6_WR(src)                     (((u32)(src)<<24) & 0x07000000)
#define MST_PTYPE_6_SET(dst,src) \
                      (((dst) & ~0x07000000) | (((u32)(src)<<24) & 0x07000000))
/*	 Fields MST_PTYPE_5	 */
#define MST_PTYPE_5_WIDTH                                                     3
#define MST_PTYPE_5_SHIFT                                                    20
#define MST_PTYPE_5_MASK                                             0x00700000
#define MST_PTYPE_5_RD(src)                          (((src) & 0x00700000)>>20)
#define MST_PTYPE_5_WR(src)                     (((u32)(src)<<20) & 0x00700000)
#define MST_PTYPE_5_SET(dst,src) \
                      (((dst) & ~0x00700000) | (((u32)(src)<<20) & 0x00700000))
/*	 Fields MST_PTYPE_4	 */
#define MST_PTYPE_4_WIDTH                                                     3
#define MST_PTYPE_4_SHIFT                                                    16
#define MST_PTYPE_4_MASK                                             0x00070000
#define MST_PTYPE_4_RD(src)                          (((src) & 0x00070000)>>16)
#define MST_PTYPE_4_WR(src)                     (((u32)(src)<<16) & 0x00070000)
#define MST_PTYPE_4_SET(dst,src) \
                      (((dst) & ~0x00070000) | (((u32)(src)<<16) & 0x00070000))
/*	 Fields MST_PTYPE_3	 */
#define MST_PTYPE_3_WIDTH                                                     3
#define MST_PTYPE_3_SHIFT                                                    12
#define MST_PTYPE_3_MASK                                             0x00007000
#define MST_PTYPE_3_RD(src)                          (((src) & 0x00007000)>>12)
#define MST_PTYPE_3_WR(src)                     (((u32)(src)<<12) & 0x00007000)
#define MST_PTYPE_3_SET(dst,src) \
                      (((dst) & ~0x00007000) | (((u32)(src)<<12) & 0x00007000))
/*	 Fields MST_PTYPE_2	 */
#define MST_PTYPE_2_WIDTH                                                     3
#define MST_PTYPE_2_SHIFT                                                     8
#define MST_PTYPE_2_MASK                                             0x00000700
#define MST_PTYPE_2_RD(src)                           (((src) & 0x00000700)>>8)
#define MST_PTYPE_2_WR(src)                      (((u32)(src)<<8) & 0x00000700)
#define MST_PTYPE_2_SET(dst,src) \
                       (((dst) & ~0x00000700) | (((u32)(src)<<8) & 0x00000700))
/*	 Fields MST_PTYPE_1	 */
#define MST_PTYPE_1_WIDTH                                                     3
#define MST_PTYPE_1_SHIFT                                                     4
#define MST_PTYPE_1_MASK                                             0x00000070
#define MST_PTYPE_1_RD(src)                           (((src) & 0x00000070)>>4)
#define MST_PTYPE_1_WR(src)                      (((u32)(src)<<4) & 0x00000070)
#define MST_PTYPE_1_SET(dst,src) \
                       (((dst) & ~0x00000070) | (((u32)(src)<<4) & 0x00000070))
/*	 Fields MST_PTYPE_0	 */
#define MST_PTYPE_0_WIDTH                                                     3
#define MST_PTYPE_0_SHIFT                                                     0
#define MST_PTYPE_0_MASK                                             0x00000007
#define MST_PTYPE_0_RD(src)                              (((src) & 0x00000007))
#define MST_PTYPE_0_WR(src)                         (((u32)(src)) & 0x00000007)
#define MST_PTYPE_0_SET(dst,src) \
                          (((dst) & ~0x00000007) | (((u32)(src)) & 0x00000007))

/*	Global Base Address	*/
#define MASTER_SHIM_CSR_BASE_ADDR			0x01f60f000ULL

/*    Address MASTER_SHIM_CSR  Registers */
#define CFG_MST_IOB_SEL_ADDR                                         0x00000004
#define CFG_MST_IOB_SEL_DEFAULT                                      0x00000002
#define CFG_VC0_PREFETCH_ADDR                                        0x00000008
#define CFG_VC0_PREFETCH_DEFAULT                                     0x00000004
#define CFG_VC1_PREFETCH_ADDR                                        0x0000000c
#define CFG_VC1_PREFETCH_DEFAULT                                     0x00000004
#define CFG_VC2_PREFETCH_ADDR                                        0x00000010
#define CFG_VC2_PREFETCH_DEFAULT                                     0x00000004
#define VC0_TOKEN_USED_ADDR                                          0x00000014
#define VC0_TOKEN_USED_DEFAULT                                       0x00000000
#define VC1_TOKEN_USED_ADDR                                          0x00000018
#define VC1_TOKEN_USED_DEFAULT                                       0x00000000
#define VC2_TOKEN_USED_ADDR                                          0x0000001c
#define VC2_TOKEN_USED_DEFAULT                                       0x00000000
#define VC0_TOKEN_REQ_ADDR                                           0x00000020
#define VC0_TOKEN_REQ_DEFAULT                                        0x00000000
#define VC1_TOKEN_REQ_ADDR                                           0x00000024
#define VC1_TOKEN_REQ_DEFAULT                                        0x00000000
#define VC2_TOKEN_REQ_ADDR                                           0x00000028
#define VC2_TOKEN_REQ_DEFAULT                                        0x00000000

/*	Register CFG_MST_IOB_SEL	*/ 
/*	 Fields CFG_VC_BYPASS	 */
#define CFG_VC_BYPASS_WIDTH                                                   1
#define CFG_VC_BYPASS_SHIFT                                                   1
#define CFG_VC_BYPASS_MASK                                           0x00000002
#define CFG_VC_BYPASS_RD(src)                         (((src) & 0x00000002)>>1)
#define CFG_VC_BYPASS_WR(src)                    (((u32)(src)<<1) & 0x00000002)
#define CFG_VC_BYPASS_SET(dst,src) \
                       (((dst) & ~0x00000002) | (((u32)(src)<<1) & 0x00000002))
/*	 Fields CFG_MST_IOB_SEL	 */
#define CFG_MST_IOB_SEL_WIDTH                                                 1
#define CFG_MST_IOB_SEL_SHIFT                                                 0
#define CFG_MST_IOB_SEL_MASK                                         0x00000001
#define CFG_MST_IOB_SEL_RD(src)                          (((src) & 0x00000001))
#define CFG_MST_IOB_SEL_WR(src)                     (((u32)(src)) & 0x00000001)
#define CFG_MST_IOB_SEL_SET(dst,src) \
                          (((dst) & ~0x00000001) | (((u32)(src)) & 0x00000001))

/*	Register CFG_VC0_PREFETCH	*/ 
/*	 Fields CFG_VC0_PREFETCH_CNT	 */
#define CFG_VC0_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC0_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC0_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC0_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC0_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC0_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register CFG_VC1_PREFETCH	*/ 
/*	 Fields CFG_VC1_PREFETCH_CNT	 */
#define CFG_VC1_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC1_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC1_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC1_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC1_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC1_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register CFG_VC2_PREFETCH	*/ 
/*	 Fields CFG_VC2_PREFETCH_CNT	 */
#define CFG_VC2_PREFETCH_CNT_WIDTH                                            4
#define CFG_VC2_PREFETCH_CNT_SHIFT                                            0
#define CFG_VC2_PREFETCH_CNT_MASK                                    0x0000000f
#define CFG_VC2_PREFETCH_CNT_RD(src)                     (((src) & 0x0000000f))
#define CFG_VC2_PREFETCH_CNT_WR(src)                (((u32)(src)) & 0x0000000f)
#define CFG_VC2_PREFETCH_CNT_SET(dst,src) \
                          (((dst) & ~0x0000000f) | (((u32)(src)) & 0x0000000f))

/*	Register VC0_TOKEN_USED	*/ 
/*	 Fields VC0_TOKEN_USED	 */
#define VC0_TOKEN_USED_WIDTH                                                 32
#define VC0_TOKEN_USED_SHIFT                                                  0
#define VC0_TOKEN_USED_MASK                                          0xffffffff
#define VC0_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC0_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC1_TOKEN_USED	*/ 
/*	 Fields VC1_TOKEN_USED	 */
#define VC1_TOKEN_USED_WIDTH                                                 32
#define VC1_TOKEN_USED_SHIFT                                                  0
#define VC1_TOKEN_USED_MASK                                          0xffffffff
#define VC1_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC1_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC2_TOKEN_USED	*/ 
/*	 Fields VC2_TOKEN_USED	 */
#define VC2_TOKEN_USED_WIDTH                                                 32
#define VC2_TOKEN_USED_SHIFT                                                  0
#define VC2_TOKEN_USED_MASK                                          0xffffffff
#define VC2_TOKEN_USED_RD(src)                           (((src) & 0xffffffff))
#define VC2_TOKEN_USED_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC0_TOKEN_REQ	*/ 
/*	 Fields VC0_TOKEN_REQ	 */
#define VC0_TOKEN_REQ_WIDTH                                                  32
#define VC0_TOKEN_REQ_SHIFT                                                   0
#define VC0_TOKEN_REQ_MASK                                           0xffffffff
#define VC0_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC0_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC1_TOKEN_REQ	*/ 
/*	 Fields VC1_TOKEN_REQ	 */
#define VC1_TOKEN_REQ_WIDTH                                                  32
#define VC1_TOKEN_REQ_SHIFT                                                   0
#define VC1_TOKEN_REQ_MASK                                           0xffffffff
#define VC1_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC1_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))

/*	Register VC2_TOKEN_REQ	*/ 
/*	 Fields VC2_TOKEN_REQ	 */
#define VC2_TOKEN_REQ_WIDTH                                                  32
#define VC2_TOKEN_REQ_SHIFT                                                   0
#define VC2_TOKEN_REQ_MASK                                           0xffffffff
#define VC2_TOKEN_REQ_RD(src)                            (((src) & 0xffffffff))
#define VC2_TOKEN_REQ_SET(dst,src) \
                          (((dst) & ~0xffffffff) | (((u32)(src)) & 0xffffffff))
	

#define QM_CLKRST_CSR_BASE_ADDR_OFFSET (QM_CLKRST_CSR_BASE_ADDR - QM_CSR_BASE_ADDR)
#define QM_GLBL_DIAG_CSR_BASE_ADDR_OFFSET (REGSPEC_GLBL_DIAG_CSR_BASE_ADDR - QM_CSR_BASE_ADDR)
#define QM_CFG_MEM_RAM_SHUTDOWN_ADDR REGSPEC_CFG_MEM_RAM_SHUTDOWN_ADDR
#define QM_CFG_MEM_RAM_SHUTDOWN_DEFAULT REGSPEC_CFG_MEM_RAM_SHUTDOWN_DEFAULT
#define QM_ENABLE_SET(dst, src) REGSPEC_ENABLE_SET(dst,src)
#define CSR_PBM_CTICK0_ADDR CSR_CTICK0_ADDR

#endif
