Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan  7 16:28:34 2023
| Host         : DESKTOP-4GQ0V91 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FPU_timing_summary_routed.rpt -pb FPU_timing_summary_routed.pb -rpx FPU_timing_summary_routed.rpx -warn_on_violation
| Design       : FPU
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   100         
TIMING-20  Warning   Non-clocked latch               243         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11565)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (243)
5. checking no_input_delay (68)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (9)

1. checking no_clock (11565)
----------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_exponent_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: adder/o_mantissa_reg[24]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_a_in_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[10]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[11]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[12]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[13]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[14]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[16]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[17]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[18]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[19]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[20]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[21]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[22]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[23]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[24]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[25]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[26]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[27]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[28]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[29]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[30]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[31]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[4]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[7]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[8]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: adder_b_in_reg[9]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[10]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[11]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[12]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[13]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[14]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[15]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[16]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[17]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[18]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[19]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[20]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[21]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[22]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[23]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[7]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[8]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: divider/i_m_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_a_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: divider_b_in_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[0] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[10] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[11] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[12] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[13] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[14] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[15] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[16] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[17] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[18] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[19] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[1] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[20] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[21] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[22] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[23] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[24] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[25] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[26] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[27] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[28] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[29] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[2] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[3] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[4] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[5] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[6] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[7] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[8] (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier/i_e1/ACOUT[9] (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: multiplier/i_m_reg[46]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[17]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[18]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[19]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[20]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[21]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[22]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[23]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[24]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[25]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[26]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[27]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[28]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[29]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_a_in_reg[30]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[0]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[10]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[11]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[12]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[13]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[14]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[15]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[16]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[17]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[18]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[19]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[1]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[20]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[21]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[22]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[23]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[24]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[25]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[26]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[27]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[28]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[29]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[2]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[30]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[3]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[5]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[6]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[7]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[8]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: multiplier_b_in_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (243)
--------------------------------------------------
 There are 243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (68)
-------------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (9)
----------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.953        0.000                      0                  432        0.069        0.000                      0                  432       41.166        0.000                       0                   275  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 41.667}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.953        0.000                      0                  432        0.069        0.000                      0                  432       41.166        0.000                       0                   275  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.953ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        67.267ns  (logic 38.905ns (57.837%)  route 28.362ns (42.163%))
  Logic Levels:           185  (CARRY4=159 LUT3=22 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 87.543 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.983    65.953    divider/i_m_reg[2]_i_1_n_4
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.329    66.282 r  divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    66.282    divider/i_m_reg[1]_i_32_n_2
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.815 r  divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.815    divider/i_m_reg[1]_i_25_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.932 r  divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.932    divider/i_m_reg[1]_i_20_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.049 r  divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.049    divider/i_m_reg[1]_i_15_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.166 r  divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.166    divider/i_m_reg[1]_i_10_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.283 r  divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.283    divider/i_m_reg[1]_i_5_n_2
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.400 r  divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.400    divider/i_m_reg[1]_i_2_n_2
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.579 r  divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          1.082    68.661    divider/i_m_reg[1]_i_1_n_4
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.332    68.993 r  divider/i_m_reg[0]_i_29/O
                         net (fo=1, routed)           0.000    68.993    divider/i_m_reg[0]_i_29_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.525 r  divider/i_m_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.525    divider/i_m_reg[0]_i_20_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.639 r  divider/i_m_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.639    divider/i_m_reg[0]_i_15_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.753 r  divider/i_m_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.753    divider/i_m_reg[0]_i_10_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.867 r  divider/i_m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.867    divider/i_m_reg[0]_i_5_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.981 r  divider/i_m_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.981    divider/i_m_reg[0]_i_2_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.159 r  divider/i_m_reg[0]_i_1/CO[1]
                         net (fo=2, routed)           0.442    70.601    divider/i_m_reg[0]_i_1_n_4
    SLICE_X43Y46         LUT5 (Prop_lut5_I1_O)        0.329    70.930 r  divider/o_mantissa[0]_i_3/O
                         net (fo=1, routed)           0.772    71.702    multiplier/mul_normaliser/o_mantissa_reg[0]_0
    SLICE_X45Y41         LUT6 (Prop_lut6_I3_O)        0.124    71.826 r  multiplier/mul_normaliser/o_mantissa[0]_i_1/O
                         net (fo=1, routed)           0.000    71.826    multiplier_n_9
    SLICE_X45Y41         FDRE                                         r  o_mantissa_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.447    87.543    clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  o_mantissa_reg[0]/C
                         clock pessimism              0.242    87.785    
                         clock uncertainty           -0.035    87.750    
    SLICE_X45Y41         FDRE (Setup_fdre_C_D)        0.029    87.779    o_mantissa_reg[0]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                         -71.826    
  -------------------------------------------------------------------
                         slack                                 15.953    

Slack (MET) :             18.246ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        64.975ns  (logic 37.410ns (57.576%)  route 27.565ns (42.424%))
  Logic Levels:           178  (CARRY4=153 LUT3=21 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 87.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.983    65.953    divider/i_m_reg[2]_i_1_n_4
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.329    66.282 r  divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    66.282    divider/i_m_reg[1]_i_32_n_2
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.815 r  divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.815    divider/i_m_reg[1]_i_25_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.932 r  divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.932    divider/i_m_reg[1]_i_20_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.049 r  divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.049    divider/i_m_reg[1]_i_15_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.166 r  divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.166    divider/i_m_reg[1]_i_10_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.283 r  divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.283    divider/i_m_reg[1]_i_5_n_2
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.400 r  divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.400    divider/i_m_reg[1]_i_2_n_2
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.579 r  divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.555    68.135    divider/add_div_normaliser/p_1_in[0]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.332    68.467 r  divider/add_div_normaliser/o_mantissa[1]_i_2/O
                         net (fo=1, routed)           0.943    69.409    multiplier/mul_normaliser/o_mantissa_reg[1]
    SLICE_X40Y41         LUT6 (Prop_lut6_I2_O)        0.124    69.533 r  multiplier/mul_normaliser/o_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000    69.533    multiplier_n_8
    SLICE_X40Y41         FDRE                                         r  o_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    87.542    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  o_mantissa_reg[1]/C
                         clock pessimism              0.242    87.784    
                         clock uncertainty           -0.035    87.749    
    SLICE_X40Y41         FDRE (Setup_fdre_C_D)        0.031    87.780    o_mantissa_reg[1]
  -------------------------------------------------------------------
                         required time                         87.780    
                         arrival time                         -69.533    
  -------------------------------------------------------------------
                         slack                                 18.246    

Slack (MET) :             21.853ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        61.367ns  (logic 35.657ns (58.105%)  route 25.710ns (41.895%))
  Logic Levels:           169  (CARRY4=146 LUT3=20 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 87.543 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.626    65.597    divider/add_div_normaliser/p_1_in[1]
    SLICE_X40Y43         LUT6 (Prop_lut6_I3_O)        0.329    65.926 r  divider/add_div_normaliser/o_mantissa[2]_i_1/O
                         net (fo=1, routed)           0.000    65.926    divider_n_24
    SLICE_X40Y43         FDRE                                         r  o_mantissa_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.447    87.543    clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  o_mantissa_reg[2]/C
                         clock pessimism              0.242    87.785    
                         clock uncertainty           -0.035    87.750    
    SLICE_X40Y43         FDRE (Setup_fdre_C_D)        0.029    87.779    o_mantissa_reg[2]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                         -65.926    
  -------------------------------------------------------------------
                         slack                                 21.853    

Slack (MET) :             24.131ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        59.088ns  (logic 34.144ns (57.785%)  route 24.944ns (42.215%))
  Logic Levels:           162  (CARRY4=140 LUT3=19 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 87.542 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.690    63.315    divider/add_div_normaliser/p_1_in[2]
    SLICE_X40Y42         LUT6 (Prop_lut6_I3_O)        0.332    63.647 r  divider/add_div_normaliser/o_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000    63.647    divider_n_23
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446    87.542    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/C
                         clock pessimism              0.242    87.784    
                         clock uncertainty           -0.035    87.749    
    SLICE_X40Y42         FDRE (Setup_fdre_C_D)        0.029    87.778    o_mantissa_reg[3]
  -------------------------------------------------------------------
                         required time                         87.778    
                         arrival time                         -63.647    
  -------------------------------------------------------------------
                         slack                                 24.131    

Slack (MET) :             26.511ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        56.710ns  (logic 32.639ns (57.555%)  route 24.071ns (42.445%))
  Logic Levels:           155  (CARRY4=133 LUT3=18 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 87.544 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.126    60.512    divider/add_div_normaliser/p_1_in[3]
    SLICE_X43Y43         LUT6 (Prop_lut6_I1_O)        0.332    60.844 r  divider/add_div_normaliser/o_mantissa[4]_i_2/O
                         net (fo=1, routed)           0.301    61.145    divider/add_div_normaliser/o_mantissa[4]_i_2_n_2
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.124    61.269 r  divider/add_div_normaliser/o_mantissa[4]_i_1/O
                         net (fo=1, routed)           0.000    61.269    divider_n_22
    SLICE_X45Y43         FDRE                                         r  o_mantissa_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    87.544    clk_IBUF_BUFG
    SLICE_X45Y43         FDRE                                         r  o_mantissa_reg[4]/C
                         clock pessimism              0.242    87.786    
                         clock uncertainty           -0.035    87.751    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.029    87.780    o_mantissa_reg[4]
  -------------------------------------------------------------------
                         required time                         87.780    
                         arrival time                         -61.269    
  -------------------------------------------------------------------
                         slack                                 26.511    

Slack (MET) :             28.094ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        55.126ns  (logic 31.010ns (56.253%)  route 24.116ns (43.747%))
  Logic Levels:           147  (CARRY4=126 LUT3=17 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 87.543 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.321    57.883    divider/add_div_normaliser/p_1_in[4]
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.329    58.212 r  divider/add_div_normaliser/o_mantissa[5]_i_3/O
                         net (fo=1, routed)           1.349    59.561    multiplier/mul_normaliser/o_mantissa_reg[5]
    SLICE_X45Y42         LUT6 (Prop_lut6_I3_O)        0.124    59.685 r  multiplier/mul_normaliser/o_mantissa[5]_i_1/O
                         net (fo=1, routed)           0.000    59.685    multiplier_n_7
    SLICE_X45Y42         FDRE                                         r  o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.447    87.543    clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  o_mantissa_reg[5]/C
                         clock pessimism              0.242    87.785    
                         clock uncertainty           -0.035    87.750    
    SLICE_X45Y42         FDRE (Setup_fdre_C_D)        0.029    87.779    o_mantissa_reg[5]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                         -59.685    
  -------------------------------------------------------------------
                         slack                                 28.094    

Slack (MET) :             32.025ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        51.192ns  (logic 29.391ns (57.414%)  route 21.801ns (42.586%))
  Logic Levels:           139  (CARRY4=120 LUT3=16 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.207ns = ( 87.540 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.499    55.422    divider/add_div_normaliser/p_1_in[5]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.329    55.751 r  divider/add_div_normaliser/o_mantissa[6]_i_1/O
                         net (fo=1, routed)           0.000    55.751    divider_n_21
    SLICE_X37Y42         FDRE                                         r  o_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.444    87.540    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  o_mantissa_reg[6]/C
                         clock pessimism              0.242    87.782    
                         clock uncertainty           -0.035    87.747    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.029    87.776    o_mantissa_reg[6]
  -------------------------------------------------------------------
                         required time                         87.776    
                         arrival time                         -55.751    
  -------------------------------------------------------------------
                         slack                                 32.025    

Slack (MET) :             34.198ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        49.022ns  (logic 28.020ns (57.158%)  route 21.002ns (42.842%))
  Logic Levels:           133  (CARRY4=114 LUT3=15 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 87.541 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          0.804    52.126    divider/add_div_normaliser/p_1_in[6]
    SLICE_X37Y49         LUT6 (Prop_lut6_I3_O)        0.332    52.458 r  divider/add_div_normaliser/o_mantissa[7]_i_2/O
                         net (fo=1, routed)           0.999    53.457    multiplier/mul_normaliser/o_mantissa_reg[7]
    SLICE_X39Y43         LUT6 (Prop_lut6_I2_O)        0.124    53.581 r  multiplier/mul_normaliser/o_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000    53.581    multiplier_n_6
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.445    87.541    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[7]/C
                         clock pessimism              0.242    87.783    
                         clock uncertainty           -0.035    87.748    
    SLICE_X39Y43         FDRE (Setup_fdre_C_D)        0.031    87.779    o_mantissa_reg[7]
  -------------------------------------------------------------------
                         required time                         87.779    
                         arrival time                         -53.581    
  -------------------------------------------------------------------
                         slack                                 34.198    

Slack (MET) :             37.145ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        46.078ns  (logic 26.391ns (57.275%)  route 19.687ns (42.725%))
  Logic Levels:           125  (CARRY4=107 LUT3=14 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 87.544 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          0.578    49.205    divider/add_div_normaliser/p_1_in[7]
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.329    49.534 r  divider/add_div_normaliser/o_mantissa[8]_i_2/O
                         net (fo=1, routed)           0.978    50.513    divider/add_div_normaliser/o_mantissa[8]_i_2_n_2
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.124    50.637 r  divider/add_div_normaliser/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000    50.637    divider_n_20
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    87.544    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[8]/C
                         clock pessimism              0.242    87.786    
                         clock uncertainty           -0.035    87.751    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.031    87.782    o_mantissa_reg[8]
  -------------------------------------------------------------------
                         required time                         87.782    
                         arrival time                         -50.637    
  -------------------------------------------------------------------
                         slack                                 37.145    

Slack (MET) :             39.510ns  (required time - arrival time)
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            o_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk rise@83.333ns - clk rise@0.000ns)
  Data Path Delay:        43.714ns  (logic 24.764ns (56.650%)  route 18.950ns (43.350%))
  Logic Levels:           117  (CARRY4=100 LUT3=13 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 87.544 - 83.333 ) 
    Source Clock Delay      (SCD):    4.559ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.907    47.003    divider/add_div_normaliser/p_1_in[8]
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.329    47.332 r  divider/add_div_normaliser/o_mantissa[9]_i_2/O
                         net (fo=1, routed)           0.817    48.149    divider/add_div_normaliser/o_mantissa[9]_i_2_n_2
    SLICE_X45Y46         LUT4 (Prop_lut4_I0_O)        0.124    48.273 r  divider/add_div_normaliser/o_mantissa[9]_i_1/O
                         net (fo=1, routed)           0.000    48.273    divider_n_19
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       83.333    83.333 r  
    P14                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804    84.137 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.005    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.096 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448    87.544    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[9]/C
                         clock pessimism              0.242    87.786    
                         clock uncertainty           -0.035    87.751    
    SLICE_X45Y46         FDRE (Setup_fdre_C_D)        0.032    87.783    o_mantissa_reg[9]
  -------------------------------------------------------------------
                         required time                         87.783    
                         arrival time                         -48.273    
  -------------------------------------------------------------------
                         slack                                 39.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 B_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            adder_b_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.982%)  route 0.262ns (65.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.564     1.390    clk_IBUF_BUFG
    SLICE_X29Y48         FDRE                                         r  B_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  B_reg_reg[8]/Q
                         net (fo=3, routed)           0.262     1.793    B_reg_reg_n_2_[8]
    SLICE_X36Y48         FDRE                                         r  adder_b_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.833     1.905    clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  adder_b_in_reg[8]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.070     1.724    adder_b_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 B_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            adder_b_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.412%)  route 0.269ns (65.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.564     1.390    clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  B_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  B_reg_reg[13]/Q
                         net (fo=3, routed)           0.269     1.800    B_reg_reg_n_2_[13]
    SLICE_X43Y47         FDRE                                         r  adder_b_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.906    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  adder_b_in_reg[13]/C
                         clock pessimism             -0.251     1.655    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070     1.725    adder_b_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 B_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            adder_b_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.355%)  route 0.269ns (65.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.389    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  B_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  B_reg_reg[16]/Q
                         net (fo=3, routed)           0.269     1.800    B_reg_reg_n_2_[16]
    SLICE_X43Y45         FDRE                                         r  adder_b_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.833     1.905    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  adder_b_in_reg[16]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.070     1.724    adder_b_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 A_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider_a_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.262%)  route 0.271ns (65.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.387    clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  A_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.141     1.528 r  A_reg_reg[1]/Q
                         net (fo=4, routed)           0.271     1.799    a_mantissa[1]
    SLICE_X39Y40         FDRE                                         r  divider_a_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  divider_a_in_reg[1]/C
                         clock pessimism             -0.251     1.652    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.070     1.722    divider_a_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 B_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            adder_b_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.337%)  route 0.270ns (65.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.389    clk_IBUF_BUFG
    SLICE_X29Y45         FDRE                                         r  B_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.530 r  B_reg_reg[20]/Q
                         net (fo=3, routed)           0.270     1.800    B_reg_reg_n_2_[20]
    SLICE_X43Y45         FDRE                                         r  adder_b_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.833     1.905    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  adder_b_in_reg[20]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.066     1.720    adder_b_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 B_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            multiplier_b_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.328%)  route 0.264ns (61.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.563     1.389    clk_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  B_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y44         FDRE (Prop_fdre_C_Q)         0.164     1.553 r  B_reg_reg[10]/Q
                         net (fo=3, routed)           0.264     1.817    B_reg_reg_n_2_[10]
    SLICE_X47Y43         FDRE                                         r  multiplier_b_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.906    clk_IBUF_BUFG
    SLICE_X47Y43         FDRE                                         r  multiplier_b_in_reg[10]/C
                         clock pessimism             -0.251     1.655    
    SLICE_X47Y43         FDRE (Hold_fdre_C_D)         0.070     1.725    multiplier_b_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 A_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider_a_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.356%)  route 0.295ns (67.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  A_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  A_reg_reg[16]/Q
                         net (fo=4, routed)           0.295     1.824    a_mantissa[16]
    SLICE_X39Y49         FDRE                                         r  divider_a_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.833     1.905    clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  divider_a_in_reg[16]/C
                         clock pessimism             -0.251     1.654    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.066     1.720    divider_a_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 B_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            adder_b_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.218%)  route 0.297ns (67.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.564     1.390    clk_IBUF_BUFG
    SLICE_X31Y47         FDRE                                         r  B_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  B_reg_reg[14]/Q
                         net (fo=3, routed)           0.297     1.828    B_reg_reg_n_2_[14]
    SLICE_X43Y47         FDRE                                         r  adder_b_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.906    clk_IBUF_BUFG
    SLICE_X43Y47         FDRE                                         r  adder_b_in_reg[14]/C
                         clock pessimism             -0.251     1.655    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.066     1.721    adder_b_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 A_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider_a_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.586%)  route 0.297ns (64.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.561     1.387    clk_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  A_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.164     1.551 r  A_reg_reg[22]/Q
                         net (fo=4, routed)           0.297     1.848    a_mantissa[22]
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.830     1.903    clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[22]/C
                         clock pessimism             -0.246     1.657    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.070     1.727    divider_a_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 B_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            multiplier_b_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.688%)  route 0.318ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.564     1.390    clk_IBUF_BUFG
    SLICE_X15Y55         FDRE                                         r  B_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     1.531 r  B_reg_reg[23]/Q
                         net (fo=4, routed)           0.318     1.850    b_exponent[0]
    SLICE_X14Y48         FDRE                                         r  multiplier_b_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.837     1.909    clk_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  multiplier_b_in_reg[23]/C
                         clock pessimism             -0.246     1.663    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.063     1.726    multiplier_b_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.333      81.178     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X33Y39   A_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X33Y38   A_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X33Y38   A_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X33Y38   A_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X32Y39   A_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X32Y40   A_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X32Y39   A_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X32Y40   A_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.333      82.333     SLICE_X32Y38   A_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y39   A_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y39   A_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X33Y38   A_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X32Y39   A_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.666      41.166     SLICE_X32Y39   A_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y39   A_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y39   A_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X33Y38   A_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X32Y39   A_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.667      41.167     SLICE_X32Y39   A_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 2.000ns (17.081%)  route 9.709ns (82.919%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.872    10.025    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X35Y62         LUT6 (Prop_lut6_I5_O)        0.326    10.351 r  divider/add_div_normaliser/out_m_reg[2]_i_1__0/O
                         net (fo=1, routed)           1.359    11.709    divider/add_div_normaliser/out_m_reg[2]_i_1__0_n_2
    SLICE_X38Y50         LDCE                                         r  divider/add_div_normaliser/out_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.982ns  (logic 2.000ns (18.212%)  route 8.982ns (81.788%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.594     9.746    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.326    10.072 r  divider/add_div_normaliser/out_m_reg[13]_i_1__0/O
                         net (fo=1, routed)           0.910    10.982    divider/add_div_normaliser/out_m_reg[13]_i_1__0_n_2
    SLICE_X38Y60         LDCE                                         r  divider/add_div_normaliser/out_m_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.955ns  (logic 2.000ns (18.256%)  route 8.955ns (81.744%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.396     9.549    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X29Y61         LUT6 (Prop_lut6_I5_O)        0.326     9.875 r  divider/add_div_normaliser/out_m_reg[11]_i_1__0/O
                         net (fo=1, routed)           1.080    10.955    divider/add_div_normaliser/out_m_reg[11]_i_1__0_n_2
    SLICE_X38Y58         LDCE                                         r  divider/add_div_normaliser/out_m_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.866ns  (logic 2.000ns (18.406%)  route 8.866ns (81.594%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.400     9.553    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X28Y60         LUT6 (Prop_lut6_I4_O)        0.326     9.879 r  divider/add_div_normaliser/out_m_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.987    10.866    divider/add_div_normaliser/out_m_reg[12]_i_1__0_n_2
    SLICE_X28Y51         LDCE                                         r  divider/add_div_normaliser/out_m_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.817ns  (logic 2.000ns (18.489%)  route 8.817ns (81.511%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.474     9.627    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X30Y58         LUT5 (Prop_lut5_I4_O)        0.326     9.953 r  divider/add_div_normaliser/out_m_reg[10]_i_1__0/O
                         net (fo=1, routed)           0.864    10.817    divider/add_div_normaliser/out_m_reg[10]_i_1__0_n_2
    SLICE_X36Y50         LDCE                                         r  divider/add_div_normaliser/out_m_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.751ns  (logic 1.854ns (17.245%)  route 8.897ns (82.755%))
  Logic Levels:           6  (LDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.837     4.052    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X35Y61         LUT5 (Prop_lut5_I0_O)        0.361     4.413 r  divider/add_div_normaliser/out_m_reg[8]_i_4__0/O
                         net (fo=20, routed)          1.400     5.813    divider/add_div_normaliser/out_m_reg[8]_i_4__0_n_2
    SLICE_X32Y51         LUT3 (Prop_lut3_I1_O)        0.322     6.135 r  divider/add_div_normaliser/out_m_reg[17]_i_4__0/O
                         net (fo=14, routed)          1.787     7.922    divider/add_div_normaliser/out_m_reg[17]_i_4__0_n_2
    SLICE_X32Y62         LUT6 (Prop_lut6_I5_O)        0.332     8.254 r  divider/add_div_normaliser/out_m_reg[16]_i_3__0/O
                         net (fo=1, routed)           1.030     9.284    divider/add_div_normaliser/out_m_reg[16]_i_3__0_n_2
    SLICE_X32Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.408 r  divider/add_div_normaliser/out_m_reg[16]_i_1__0/O
                         net (fo=1, routed)           1.343    10.751    divider/add_div_normaliser/out_m_reg[16]_i_1__0_n_2
    SLICE_X38Y50         LDCE                                         r  divider/add_div_normaliser/out_m_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.655ns  (logic 2.026ns (19.015%)  route 8.629ns (80.985%))
  Logic Levels:           7  (LDCE=1 LUT4=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          0.991     9.144    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X31Y52         LUT4 (Prop_lut4_I0_O)        0.352     9.496 r  divider/add_div_normaliser/out_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           1.159    10.655    divider/add_div_normaliser/out_m_reg[6]_i_1__0_n_2
    SLICE_X31Y42         LDCE                                         r  divider/add_div_normaliser/out_m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.568ns  (logic 2.000ns (18.925%)  route 8.568ns (81.075%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          0.854     9.007    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.333 r  divider/add_div_normaliser/out_m_reg[14]_i_1__0/O
                         net (fo=1, routed)           1.235    10.568    divider/add_div_normaliser/out_m_reg[14]_i_1__0_n_2
    SLICE_X30Y43         LDCE                                         r  divider/add_div_normaliser/out_m_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.511ns  (logic 2.000ns (19.028%)  route 8.511ns (80.972%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          0.902     9.055    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X34Y51         LUT6 (Prop_lut6_I0_O)        0.326     9.381 r  divider/add_div_normaliser/out_m_reg[3]_i_1__0/O
                         net (fo=1, routed)           1.130    10.511    divider/add_div_normaliser/out_m_reg[3]_i_1__0_n_2
    SLICE_X38Y42         LDCE                                         r  divider/add_div_normaliser/out_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_m_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.313ns  (logic 2.000ns (19.392%)  route 8.313ns (80.608%))
  Logic Levels:           7  (LDCE=1 LUT4=1 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y57         LDCE                         0.000     0.000 r  divider/i_m_reg[23]/G
    SLICE_X28Y57         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  divider/i_m_reg[23]/Q
                         net (fo=19, routed)          2.499     3.061    divider/add_div_normaliser/Q[23]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.153     3.214 r  divider/add_div_normaliser/out_m_reg[8]_i_7/O
                         net (fo=4, routed)           0.601     3.816    divider/add_div_normaliser/out_m_reg[8]_i_7_n_2
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.331     4.147 f  divider/add_div_normaliser/out_m_reg[22]_i_14/O
                         net (fo=15, routed)          1.148     5.295    divider/add_div_normaliser/out_m_reg[22]_i_14_n_2
    SLICE_X33Y63         LUT6 (Prop_lut6_I0_O)        0.124     5.419 r  divider/add_div_normaliser/out_m_reg[22]_i_8__0/O
                         net (fo=7, routed)           1.175     6.594    divider/add_div_normaliser/out_m_reg[22]_i_8__0_n_2
    SLICE_X32Y59         LUT5 (Prop_lut5_I0_O)        0.152     6.746 r  divider/add_div_normaliser/out_e_reg[7]_i_11__0/O
                         net (fo=2, routed)           1.055     7.801    divider/add_div_normaliser/out_e_reg[7]_i_11__0_n_2
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.352     8.153 r  divider/add_div_normaliser/out_m_reg[14]_i_6__0/O
                         net (fo=14, routed)          1.038     9.191    divider/add_div_normaliser/out_m_reg[14]_i_6__0_n_2
    SLICE_X30Y52         LUT5 (Prop_lut5_I0_O)        0.326     9.517 r  divider/add_div_normaliser/out_m_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.796    10.313    divider/add_div_normaliser/out_m_reg[4]_i_1__0_n_2
    SLICE_X30Y45         LDCE                                         r  divider/add_div_normaliser/out_m_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder/o_mantissa_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            adder/i_m_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.203ns (66.673%)  route 0.101ns (33.327%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         LDCE                         0.000     0.000 r  adder/o_mantissa_reg[0]/G
    SLICE_X47Y54         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/o_mantissa_reg[0]/Q
                         net (fo=2, routed)           0.101     0.259    adder/o_mantissa_reg[24]_i_2[0]
    SLICE_X46Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  adder/i_m_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.304    adder/i_m_reg[0]_i_1_n_2
    SLICE_X46Y54         LDCE                                         r  adder/i_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/add_div_normaliser/out_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            adder/o_exponent_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.857%)  route 0.110ns (35.143%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         LDCE                         0.000     0.000 r  adder/add_div_normaliser/out_e_reg[1]/G
    SLICE_X44Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/add_div_normaliser/out_e_reg[1]/Q
                         net (fo=1, routed)           0.110     0.268    adder/add_div_normaliser/o_e[1]
    SLICE_X45Y59         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  adder/add_div_normaliser/o_exponent_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.313    adder/add_div_normaliser_n_32
    SLICE_X45Y59         LDCE                                         r  adder/o_exponent_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/i_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            multiplier/mul_normaliser/out_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.269ns (79.242%)  route 0.070ns (20.758%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  multiplier/i_e_reg[6]/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  multiplier/i_e_reg[6]/Q
                         net (fo=2, routed)           0.070     0.228    multiplier/mul_normaliser/out_e_reg[7]_i_1_0[6]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.273 r  multiplier/mul_normaliser/out_e_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.273    multiplier/mul_normaliser/out_e_reg[7]_i_4_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.339 r  multiplier/mul_normaliser/out_e_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.339    multiplier/mul_normaliser/out_e_reg[7]_i_1_n_7
    SLICE_X40Y45         LDCE                                         r  multiplier/mul_normaliser/out_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/i_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            multiplier/mul_normaliser/out_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.302ns (81.081%)  route 0.070ns (18.919%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  multiplier/i_e_reg[6]/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  multiplier/i_e_reg[6]/Q
                         net (fo=2, routed)           0.070     0.228    multiplier/mul_normaliser/out_e_reg[7]_i_1_0[6]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.273 r  multiplier/mul_normaliser/out_e_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.273    multiplier/mul_normaliser/out_e_reg[7]_i_4_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.372 r  multiplier/mul_normaliser/out_e_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.372    multiplier/mul_normaliser/out_e_reg[7]_i_1_n_6
    SLICE_X40Y45         LDCE                                         r  multiplier/mul_normaliser/out_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 multiplier/i_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            multiplier/mul_normaliser/out_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.268ns (70.899%)  route 0.110ns (29.101%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  multiplier/i_e_reg[5]/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  multiplier/i_e_reg[5]/Q
                         net (fo=2, routed)           0.110     0.268    multiplier/mul_normaliser/out_e_reg[7]_i_1_0[5]
    SLICE_X40Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.313 r  multiplier/mul_normaliser/out_e_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.313    multiplier/mul_normaliser/out_e_reg[7]_i_5_n_2
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.378 r  multiplier/mul_normaliser/out_e_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.378    multiplier/mul_normaliser/out_e_reg[7]_i_1_n_8
    SLICE_X40Y45         LDCE                                         r  multiplier/mul_normaliser/out_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/i_m_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            adder/add_div_normaliser/out_m_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.178ns (46.382%)  route 0.206ns (53.618%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         LDCE                         0.000     0.000 r  adder/i_m_reg[23]/G
    SLICE_X42Y59         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  adder/i_m_reg[23]/Q
                         net (fo=18, routed)          0.206     0.384    adder/add_div_normaliser/out_m_reg[20]_i_5_0[23]
    SLICE_X42Y56         LDCE                                         r  adder/add_div_normaliser/out_m_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/i_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            adder/add_div_normaliser/out_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.268ns (68.997%)  route 0.120ns (31.003%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         LDCE                         0.000     0.000 r  adder/i_e_reg[5]/G
    SLICE_X45Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  adder/i_e_reg[5]/Q
                         net (fo=2, routed)           0.120     0.278    adder/add_div_normaliser/Q[5]
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.323 r  adder/add_div_normaliser/out_e0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.323    adder/add_div_normaliser/out_e0_carry__0_i_3_n_2
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.388 r  adder/add_div_normaliser/out_e0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.388    adder/add_div_normaliser/out_e0_carry__0_n_8
    SLICE_X44Y61         LDCE                                         r  adder/add_div_normaliser/out_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/i_e_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            adder/add_div_normaliser/out_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.266ns (66.760%)  route 0.132ns (33.240%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         LDCE                         0.000     0.000 r  adder/i_e_reg[3]/G
    SLICE_X43Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/i_e_reg[3]/Q
                         net (fo=2, routed)           0.132     0.290    adder/add_div_normaliser/Q[3]
    SLICE_X44Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.335 r  adder/add_div_normaliser/out_e0_carry_i_1/O
                         net (fo=1, routed)           0.000     0.335    adder/add_div_normaliser/out_e0_carry_i_1_n_2
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.398 r  adder/add_div_normaliser/out_e0_carry/O[3]
                         net (fo=1, routed)           0.000     0.398    adder/add_div_normaliser/out_e0_carry_n_6
    SLICE_X44Y60         LDCE                                         r  adder/add_div_normaliser/out_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adder/i_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            adder/add_div_normaliser/out_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.269ns (67.202%)  route 0.131ns (32.798%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         LDCE                         0.000     0.000 r  adder/i_e_reg[6]/G
    SLICE_X43Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  adder/i_e_reg[6]/Q
                         net (fo=2, routed)           0.131     0.289    adder/add_div_normaliser/Q[6]
    SLICE_X44Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.334 r  adder/add_div_normaliser/out_e0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.334    adder/add_div_normaliser/out_e0_carry__0_i_2_n_2
    SLICE_X44Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.400 r  adder/add_div_normaliser/out_e0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.400    adder/add_div_normaliser/out_e0_carry__0_n_7
    SLICE_X44Y61         LDCE                                         r  adder/add_div_normaliser/out_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/i_e_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            divider/add_div_normaliser/out_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.291ns (71.491%)  route 0.116ns (28.509%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         LDCE                         0.000     0.000 r  divider/i_e_reg[5]/G
    SLICE_X30Y51         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 f  divider/i_e_reg[5]/Q
                         net (fo=2, routed)           0.116     0.297    divider/add_div_normaliser/out_e0_carry__0_0[5]
    SLICE_X31Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.342 r  divider/add_div_normaliser/out_e0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     0.342    divider/add_div_normaliser/out_e0_carry__0_i_3__0_n_2
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.407 r  divider/add_div_normaliser/out_e0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.407    divider/add_div_normaliser/out_e0_carry__0_n_8
    SLICE_X31Y50         LDCE                                         r  divider/add_div_normaliser/out_e_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        65.600ns  (logic 38.452ns (58.616%)  route 27.148ns (41.384%))
  Logic Levels:           183  (CARRY4=159 LUT3=22 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.983    65.953    divider/i_m_reg[2]_i_1_n_4
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.329    66.282 r  divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    66.282    divider/i_m_reg[1]_i_32_n_2
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.815 r  divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.815    divider/i_m_reg[1]_i_25_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.932 r  divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.932    divider/i_m_reg[1]_i_20_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.049 r  divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.049    divider/i_m_reg[1]_i_15_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.166 r  divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.166    divider/i_m_reg[1]_i_10_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.283 r  divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.283    divider/i_m_reg[1]_i_5_n_2
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.400 r  divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.400    divider/i_m_reg[1]_i_2_n_2
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.579 r  divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          1.082    68.661    divider/i_m_reg[1]_i_1_n_4
    SLICE_X36Y41         LUT3 (Prop_lut3_I0_O)        0.332    68.993 r  divider/i_m_reg[0]_i_29/O
                         net (fo=1, routed)           0.000    68.993    divider/i_m_reg[0]_i_29_n_2
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.525 r  divider/i_m_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    69.525    divider/i_m_reg[0]_i_20_n_2
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.639 r  divider/i_m_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    69.639    divider/i_m_reg[0]_i_15_n_2
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.753 r  divider/i_m_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    69.753    divider/i_m_reg[0]_i_10_n_2
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.867 r  divider/i_m_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.867    divider/i_m_reg[0]_i_5_n_2
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.981 r  divider/i_m_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.981    divider/i_m_reg[0]_i_2_n_2
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    70.159 r  divider/i_m_reg[0]_i_1/CO[1]
                         net (fo=2, routed)           0.000    70.159    divider/i_m_reg[0]_i_1_n_4
    SLICE_X36Y46         LDCE                                         r  divider/i_m_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        63.021ns  (logic 36.954ns (58.638%)  route 26.067ns (41.362%))
  Logic Levels:           176  (CARRY4=153 LUT3=21 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.983    65.953    divider/i_m_reg[2]_i_1_n_4
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.329    66.282 r  divider/i_m_reg[1]_i_32/O
                         net (fo=1, routed)           0.000    66.282    divider/i_m_reg[1]_i_32_n_2
    SLICE_X38Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    66.815 r  divider/i_m_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    66.815    divider/i_m_reg[1]_i_25_n_2
    SLICE_X38Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.932 r  divider/i_m_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    66.932    divider/i_m_reg[1]_i_20_n_2
    SLICE_X38Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.049 r  divider/i_m_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    67.049    divider/i_m_reg[1]_i_15_n_2
    SLICE_X38Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.166 r  divider/i_m_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    67.166    divider/i_m_reg[1]_i_10_n_2
    SLICE_X38Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.283 r  divider/i_m_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    67.283    divider/i_m_reg[1]_i_5_n_2
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.400 r  divider/i_m_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    67.400    divider/i_m_reg[1]_i_2_n_2
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    67.579 r  divider/i_m_reg[1]_i_1/CO[1]
                         net (fo=29, routed)          0.000    67.579    divider/i_m_reg[1]_i_1_n_4
    SLICE_X38Y46         LDCE                                         r  divider/i_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        60.412ns  (logic 35.328ns (58.479%)  route 25.084ns (41.521%))
  Logic Levels:           168  (CARRY4=146 LUT3=20 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.830    63.454    divider/i_m_reg[3]_i_1_n_4
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.332    63.786 r  divider/i_m_reg[2]_i_28/O
                         net (fo=1, routed)           0.000    63.786    divider/i_m_reg[2]_i_28_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.336 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    64.336    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.450 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    64.450    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.564 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.564    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.678 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.678    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.792 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    64.792    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    64.970 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.000    64.970    divider/i_m_reg[2]_i_1_n_4
    SLICE_X41Y46         LDCE                                         r  divider/i_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.066ns  (logic 33.812ns (58.230%)  route 24.254ns (41.770%))
  Logic Levels:           161  (CARRY4=140 LUT3=19 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          1.610    60.996    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.332    61.328 r  divider/i_m_reg[3]_i_32/O
                         net (fo=1, routed)           0.000    61.328    divider/i_m_reg[3]_i_32_n_2
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.861 r  divider/i_m_reg[3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    61.861    divider/i_m_reg[3]_i_25_n_2
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.978 r  divider/i_m_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    61.978    divider/i_m_reg[3]_i_20_n_2
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.095 r  divider/i_m_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    62.095    divider/i_m_reg[3]_i_15_n_2
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.212 r  divider/i_m_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    62.212    divider/i_m_reg[3]_i_10_n_2
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.329 r  divider/i_m_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    62.329    divider/i_m_reg[3]_i_5_n_2
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.446 r  divider/i_m_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.446    divider/i_m_reg[3]_i_2_n_2
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    62.625 r  divider/i_m_reg[3]_i_1/CO[1]
                         net (fo=29, routed)          0.000    62.625    divider/i_m_reg[3]_i_1_n_4
    SLICE_X42Y43         LDCE                                         r  divider/i_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.827ns  (logic 32.183ns (58.699%)  route 22.644ns (41.301%))
  Logic Levels:           153  (CARRY4=133 LUT3=18 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          1.198    57.759    divider/i_m_reg[5]_i_1_n_4
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.329    58.088 r  divider/i_m_reg[4]_i_32/O
                         net (fo=1, routed)           0.000    58.088    divider/i_m_reg[4]_i_32_n_2
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.621 r  divider/i_m_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    58.621    divider/i_m_reg[4]_i_25_n_2
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.738 r  divider/i_m_reg[4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    58.738    divider/i_m_reg[4]_i_20_n_2
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.855 r  divider/i_m_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.001    58.856    divider/i_m_reg[4]_i_15_n_2
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.973 r  divider/i_m_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.973    divider/i_m_reg[4]_i_10_n_2
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.090 r  divider/i_m_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    59.090    divider/i_m_reg[4]_i_5_n_2
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.207 r  divider/i_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    59.207    divider/i_m_reg[4]_i_2_n_2
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    59.386 r  divider/i_m_reg[4]_i_1/CO[1]
                         net (fo=29, routed)          0.000    59.386    divider/i_m_reg[4]_i_1_n_4
    SLICE_X42Y53         LDCE                                         r  divider/i_m_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.003ns  (logic 30.557ns (58.760%)  route 21.446ns (41.240%))
  Logic Levels:           145  (CARRY4=126 LUT3=17 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          1.145    55.067    divider/i_m_reg[6]_i_1_n_4
    SLICE_X33Y44         LUT3 (Prop_lut3_I0_O)        0.329    55.396 r  divider/i_m_reg[5]_i_29/O
                         net (fo=1, routed)           0.000    55.396    divider/i_m_reg[5]_i_29_n_2
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    55.928 r  divider/i_m_reg[5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    55.928    divider/i_m_reg[5]_i_20_n_2
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.042 r  divider/i_m_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    56.042    divider/i_m_reg[5]_i_15_n_2
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.156 r  divider/i_m_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    56.156    divider/i_m_reg[5]_i_10_n_2
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.270 r  divider/i_m_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    56.270    divider/i_m_reg[5]_i_5_n_2
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.384 r  divider/i_m_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    56.384    divider/i_m_reg[5]_i_2_n_2
    SLICE_X33Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    56.562 r  divider/i_m_reg[5]_i_1/CO[1]
                         net (fo=29, routed)          0.000    56.562    divider/i_m_reg[5]_i_1_n_4
    SLICE_X33Y49         LDCE                                         r  divider/i_m_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        49.363ns  (logic 29.062ns (58.874%)  route 20.301ns (41.126%))
  Logic Levels:           138  (CARRY4=120 LUT3=16 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          1.102    52.424    divider/i_m_reg[7]_i_1_n_4
    SLICE_X32Y44         LUT3 (Prop_lut3_I0_O)        0.332    52.756 r  divider/i_m_reg[6]_i_29/O
                         net (fo=1, routed)           0.000    52.756    divider/i_m_reg[6]_i_29_n_2
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.288 r  divider/i_m_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.288    divider/i_m_reg[6]_i_20_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.402 r  divider/i_m_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.402    divider/i_m_reg[6]_i_15_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.516 r  divider/i_m_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    53.516    divider/i_m_reg[6]_i_10_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.630 r  divider/i_m_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    53.630    divider/i_m_reg[6]_i_5_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.744 r  divider/i_m_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    53.744    divider/i_m_reg[6]_i_2_n_2
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    53.922 r  divider/i_m_reg[6]_i_1/CO[1]
                         net (fo=29, routed)          0.000    53.922    divider/i_m_reg[6]_i_1_n_4
    SLICE_X32Y49         LDCE                                         r  divider/i_m_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.763ns  (logic 27.564ns (58.944%)  route 19.199ns (41.056%))
  Logic Levels:           131  (CARRY4=114 LUT3=15 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          1.069    49.696    divider/i_m_reg[8]_i_1_n_4
    SLICE_X30Y43         LUT3 (Prop_lut3_I0_O)        0.329    50.025 r  divider/i_m_reg[7]_i_32/O
                         net (fo=1, routed)           0.000    50.025    divider/i_m_reg[7]_i_32_n_2
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    50.558 r  divider/i_m_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.558    divider/i_m_reg[7]_i_25_n_2
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.675 r  divider/i_m_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.675    divider/i_m_reg[7]_i_20_n_2
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.792 r  divider/i_m_reg[7]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.792    divider/i_m_reg[7]_i_15_n_2
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.909 r  divider/i_m_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.909    divider/i_m_reg[7]_i_10_n_2
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.026 r  divider/i_m_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    51.026    divider/i_m_reg[7]_i_5_n_2
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.143 r  divider/i_m_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.143    divider/i_m_reg[7]_i_2_n_2
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    51.322 r  divider/i_m_reg[7]_i_1/CO[1]
                         net (fo=29, routed)          0.000    51.322    divider/i_m_reg[7]_i_1_n_4
    SLICE_X30Y49         LDCE                                         r  divider/i_m_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.069ns  (logic 25.938ns (58.858%)  route 18.131ns (41.142%))
  Logic Levels:           123  (CARRY4=107 LUT3=14 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.905    47.000    divider/i_m_reg[9]_i_1_n_4
    SLICE_X29Y41         LUT3 (Prop_lut3_I0_O)        0.329    47.329 r  divider/i_m_reg[8]_i_32/O
                         net (fo=1, routed)           0.000    47.329    divider/i_m_reg[8]_i_32_n_2
    SLICE_X29Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.879 r  divider/i_m_reg[8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.879    divider/i_m_reg[8]_i_25_n_2
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.993 r  divider/i_m_reg[8]_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.993    divider/i_m_reg[8]_i_20_n_2
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.107 r  divider/i_m_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    48.107    divider/i_m_reg[8]_i_15_n_2
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.221 r  divider/i_m_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    48.221    divider/i_m_reg[8]_i_10_n_2
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.335 r  divider/i_m_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    48.335    divider/i_m_reg[8]_i_5_n_2
    SLICE_X29Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.449 r  divider/i_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.449    divider/i_m_reg[8]_i_2_n_2
    SLICE_X29Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    48.627 r  divider/i_m_reg[8]_i_1/CO[1]
                         net (fo=29, routed)          0.000    48.627    divider/i_m_reg[8]_i_1_n_4
    SLICE_X29Y47         LDCE                                         r  divider/i_m_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.537ns  (logic 24.311ns (58.529%)  route 17.226ns (41.471%))
  Logic Levels:           115  (CARRY4=100 LUT3=13 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.937     0.937 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.909    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.005 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.554     4.559    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_a_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.456     5.015 r  divider_a_in_reg[26]/Q
                         net (fo=3, routed)           0.954     5.969    divider/i_m_reg[23]_i_23_0[26]
    SLICE_X29Y50         LUT4 (Prop_lut4_I0_O)        0.124     6.093 r  divider/i_e_reg[3]_i_7/O
                         net (fo=3, routed)           0.889     6.982    divider/i_e_reg[3]_i_7_n_2
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.152     7.134 r  divider/i_m_reg[23]_i_28/O
                         net (fo=1, routed)           0.339     7.473    divider/a_mantissa[23]
    SLICE_X28Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728     8.201 r  divider/i_m_reg[23]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.201    divider/i_m_reg[23]_i_23_n_2
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  divider/i_m_reg[23]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.315    divider/i_m_reg[23]_i_18_n_2
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.429 r  divider/i_m_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.429    divider/i_m_reg[23]_i_13_n_2
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.543 r  divider/i_m_reg[23]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.543    divider/i_m_reg[23]_i_8_n_2
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.657 r  divider/i_m_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.657    divider/i_m_reg[23]_i_3_n_2
    SLICE_X28Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.771 r  divider/i_m_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.771    divider/i_m_reg[23]_i_2_n_2
    SLICE_X28Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     9.064 r  divider/i_m_reg[23]_i_1/CO[0]
                         net (fo=29, routed)          1.173    10.237    divider/p_1_in
    SLICE_X29Y51         LUT3 (Prop_lut3_I0_O)        0.373    10.610 r  divider/i_m_reg[22]_i_33/O
                         net (fo=1, routed)           0.000    10.610    divider/i_m_reg[22]_i_33_n_2
    SLICE_X29Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.160 r  divider/i_m_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    11.160    divider/i_m_reg[22]_i_26_n_2
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.274 r  divider/i_m_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.274    divider/i_m_reg[22]_i_21_n_2
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.388 r  divider/i_m_reg[22]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.388    divider/i_m_reg[22]_i_16_n_2
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.502 r  divider/i_m_reg[22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.502    divider/i_m_reg[22]_i_11_n_2
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.616 r  divider/i_m_reg[22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.616    divider/i_m_reg[22]_i_5_n_2
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.730 r  divider/i_m_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.730    divider/i_m_reg[22]_i_2_n_2
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    11.908 r  divider/i_m_reg[22]_i_1/CO[1]
                         net (fo=29, routed)          0.995    12.903    divider/i_m_reg[22]_i_1_n_4
    SLICE_X31Y54         LUT3 (Prop_lut3_I0_O)        0.329    13.232 r  divider/i_m_reg[21]_i_28/O
                         net (fo=1, routed)           0.000    13.232    divider/i_m_reg[21]_i_28_n_2
    SLICE_X31Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.782 r  divider/i_m_reg[21]_i_20/CO[3]
                         net (fo=1, routed)           0.000    13.782    divider/i_m_reg[21]_i_20_n_2
    SLICE_X31Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.896 r  divider/i_m_reg[21]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.896    divider/i_m_reg[21]_i_15_n_2
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  divider/i_m_reg[21]_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.010    divider/i_m_reg[21]_i_10_n_2
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.124 r  divider/i_m_reg[21]_i_5/CO[3]
                         net (fo=1, routed)           0.000    14.124    divider/i_m_reg[21]_i_5_n_2
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.238 r  divider/i_m_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.238    divider/i_m_reg[21]_i_2_n_2
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    14.416 r  divider/i_m_reg[21]_i_1/CO[1]
                         net (fo=29, routed)          0.923    15.339    divider/i_m_reg[21]_i_1_n_4
    SLICE_X32Y52         LUT3 (Prop_lut3_I0_O)        0.329    15.668 r  divider/i_m_reg[20]_i_32/O
                         net (fo=1, routed)           0.000    15.668    divider/i_m_reg[20]_i_32_n_2
    SLICE_X32Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.218 r  divider/i_m_reg[20]_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.218    divider/i_m_reg[20]_i_25_n_2
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.332 r  divider/i_m_reg[20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    16.332    divider/i_m_reg[20]_i_20_n_2
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.446 r  divider/i_m_reg[20]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.446    divider/i_m_reg[20]_i_15_n_2
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.560 r  divider/i_m_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.560    divider/i_m_reg[20]_i_10_n_2
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.674 r  divider/i_m_reg[20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.674    divider/i_m_reg[20]_i_5_n_2
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.788 r  divider/i_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.788    divider/i_m_reg[20]_i_2_n_2
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    16.966 r  divider/i_m_reg[20]_i_1/CO[1]
                         net (fo=29, routed)          0.913    17.879    divider/i_m_reg[20]_i_1_n_4
    SLICE_X33Y52         LUT3 (Prop_lut3_I0_O)        0.329    18.208 r  divider/i_m_reg[19]_i_32/O
                         net (fo=1, routed)           0.000    18.208    divider/i_m_reg[19]_i_32_n_2
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.758 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.758    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.872 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000    18.872    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.986 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.986    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.100 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.100    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.214 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.214    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.328 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.328    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.506 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.954    20.459    divider/i_m_reg[19]_i_1_n_4
    SLICE_X34Y52         LUT3 (Prop_lut3_I0_O)        0.329    20.788 r  divider/i_m_reg[18]_i_32/O
                         net (fo=1, routed)           0.000    20.788    divider/i_m_reg[18]_i_32_n_2
    SLICE_X34Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.321 r  divider/i_m_reg[18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    21.321    divider/i_m_reg[18]_i_25_n_2
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.438 r  divider/i_m_reg[18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.438    divider/i_m_reg[18]_i_20_n_2
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.555 r  divider/i_m_reg[18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    21.555    divider/i_m_reg[18]_i_15_n_2
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.672 r  divider/i_m_reg[18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.672    divider/i_m_reg[18]_i_10_n_2
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.789 r  divider/i_m_reg[18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.789    divider/i_m_reg[18]_i_5_n_2
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.906 r  divider/i_m_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.906    divider/i_m_reg[18]_i_2_n_2
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    22.085 r  divider/i_m_reg[18]_i_1/CO[1]
                         net (fo=29, routed)          0.774    22.859    divider/i_m_reg[18]_i_1_n_4
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.332    23.191 r  divider/i_m_reg[17]_i_32/O
                         net (fo=1, routed)           0.000    23.191    divider/i_m_reg[17]_i_32_n_2
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.741 r  divider/i_m_reg[17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    23.741    divider/i_m_reg[17]_i_25_n_2
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.855 r  divider/i_m_reg[17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    23.855    divider/i_m_reg[17]_i_20_n_2
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.969 r  divider/i_m_reg[17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.969    divider/i_m_reg[17]_i_15_n_2
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.083 r  divider/i_m_reg[17]_i_10/CO[3]
                         net (fo=1, routed)           0.000    24.083    divider/i_m_reg[17]_i_10_n_2
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.197 r  divider/i_m_reg[17]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.197    divider/i_m_reg[17]_i_5_n_2
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.311 r  divider/i_m_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.311    divider/i_m_reg[17]_i_2_n_2
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    24.489 r  divider/i_m_reg[17]_i_1/CO[1]
                         net (fo=29, routed)          0.846    25.335    divider/i_m_reg[17]_i_1_n_4
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.329    25.664 r  divider/i_m_reg[16]_i_28/O
                         net (fo=1, routed)           0.000    25.664    divider/i_m_reg[16]_i_28_n_2
    SLICE_X38Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.197 r  divider/i_m_reg[16]_i_20/CO[3]
                         net (fo=1, routed)           0.000    26.197    divider/i_m_reg[16]_i_20_n_2
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.314 r  divider/i_m_reg[16]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.314    divider/i_m_reg[16]_i_15_n_2
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.431 r  divider/i_m_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.431    divider/i_m_reg[16]_i_10_n_2
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.548 r  divider/i_m_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.548    divider/i_m_reg[16]_i_5_n_2
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.665 r  divider/i_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.665    divider/i_m_reg[16]_i_2_n_2
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    26.844 r  divider/i_m_reg[16]_i_1/CO[1]
                         net (fo=29, routed)          1.334    28.178    divider/i_m_reg[16]_i_1_n_4
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.332    28.510 r  divider/i_m_reg[15]_i_32/O
                         net (fo=1, routed)           0.000    28.510    divider/i_m_reg[15]_i_32_n_2
    SLICE_X38Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.043 r  divider/i_m_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    29.043    divider/i_m_reg[15]_i_25_n_2
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.160 r  divider/i_m_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.160    divider/i_m_reg[15]_i_20_n_2
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.277 r  divider/i_m_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.277    divider/i_m_reg[15]_i_15_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.394 r  divider/i_m_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.394    divider/i_m_reg[15]_i_10_n_2
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.511 r  divider/i_m_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.511    divider/i_m_reg[15]_i_5_n_2
    SLICE_X38Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.628 r  divider/i_m_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.628    divider/i_m_reg[15]_i_2_n_2
    SLICE_X38Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    29.807 r  divider/i_m_reg[15]_i_1/CO[1]
                         net (fo=29, routed)          1.015    30.822    divider/i_m_reg[15]_i_1_n_4
    SLICE_X39Y51         LUT3 (Prop_lut3_I0_O)        0.332    31.154 r  divider/i_m_reg[14]_i_27/O
                         net (fo=1, routed)           0.000    31.154    divider/i_m_reg[14]_i_27_n_2
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.552 r  divider/i_m_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    31.552    divider/i_m_reg[14]_i_20_n_2
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.666 r  divider/i_m_reg[14]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.666    divider/i_m_reg[14]_i_15_n_2
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.780 r  divider/i_m_reg[14]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.780    divider/i_m_reg[14]_i_10_n_2
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.894 r  divider/i_m_reg[14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.894    divider/i_m_reg[14]_i_5_n_2
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.008 r  divider/i_m_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.008    divider/i_m_reg[14]_i_2_n_2
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    32.186 r  divider/i_m_reg[14]_i_1/CO[1]
                         net (fo=29, routed)          0.939    33.125    divider/i_m_reg[14]_i_1_n_4
    SLICE_X41Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.910 r  divider/i_m_reg[13]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.910    divider/i_m_reg[13]_i_25_n_2
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.024 r  divider/i_m_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    34.024    divider/i_m_reg[13]_i_20_n_2
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.138 r  divider/i_m_reg[13]_i_15/CO[3]
                         net (fo=1, routed)           0.000    34.138    divider/i_m_reg[13]_i_15_n_2
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.252 r  divider/i_m_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.252    divider/i_m_reg[13]_i_10_n_2
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.366 r  divider/i_m_reg[13]_i_5/CO[3]
                         net (fo=1, routed)           0.000    34.366    divider/i_m_reg[13]_i_5_n_2
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.480 r  divider/i_m_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.480    divider/i_m_reg[13]_i_2_n_2
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    34.658 r  divider/i_m_reg[13]_i_1/CO[1]
                         net (fo=29, routed)          1.310    35.969    divider/i_m_reg[13]_i_1_n_4
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.329    36.298 r  divider/i_m_reg[12]_i_32/O
                         net (fo=1, routed)           0.000    36.298    divider/i_m_reg[12]_i_32_n_2
    SLICE_X40Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.848 r  divider/i_m_reg[12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.848    divider/i_m_reg[12]_i_25_n_2
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.962 r  divider/i_m_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.962    divider/i_m_reg[12]_i_20_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.076 r  divider/i_m_reg[12]_i_15/CO[3]
                         net (fo=1, routed)           0.001    37.076    divider/i_m_reg[12]_i_15_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.190 r  divider/i_m_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.190    divider/i_m_reg[12]_i_10_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.304 r  divider/i_m_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    37.304    divider/i_m_reg[12]_i_5_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.418 r  divider/i_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.418    divider/i_m_reg[12]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    37.596 r  divider/i_m_reg[12]_i_1/CO[1]
                         net (fo=29, routed)          1.341    38.938    divider/i_m_reg[12]_i_1_n_4
    SLICE_X35Y45         LUT3 (Prop_lut3_I0_O)        0.329    39.267 r  divider/i_m_reg[11]_i_32/O
                         net (fo=1, routed)           0.000    39.267    divider/i_m_reg[11]_i_32_n_2
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.817 r  divider/i_m_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.817    divider/i_m_reg[11]_i_25_n_2
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  divider/i_m_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.931    divider/i_m_reg[11]_i_20_n_2
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  divider/i_m_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    40.045    divider/i_m_reg[11]_i_15_n_2
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.159 r  divider/i_m_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    40.159    divider/i_m_reg[11]_i_10_n_2
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.273 r  divider/i_m_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.001    40.273    divider/i_m_reg[11]_i_5_n_2
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.387 r  divider/i_m_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.387    divider/i_m_reg[11]_i_2_n_2
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    40.565 r  divider/i_m_reg[11]_i_1/CO[1]
                         net (fo=29, routed)          1.230    41.795    divider/i_m_reg[11]_i_1_n_4
    SLICE_X34Y45         LUT3 (Prop_lut3_I0_O)        0.329    42.124 r  divider/i_m_reg[10]_i_29/O
                         net (fo=1, routed)           0.000    42.124    divider/i_m_reg[10]_i_29_n_2
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.637 r  divider/i_m_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.637    divider/i_m_reg[10]_i_20_n_2
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.754 r  divider/i_m_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    42.754    divider/i_m_reg[10]_i_15_n_2
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.871 r  divider/i_m_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.871    divider/i_m_reg[10]_i_10_n_2
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  divider/i_m_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    42.988    divider/i_m_reg[10]_i_5_n_2
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  divider/i_m_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.001    43.106    divider/i_m_reg[10]_i_2_n_2
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    43.285 r  divider/i_m_reg[10]_i_1/CO[1]
                         net (fo=29, routed)          1.295    44.580    divider/i_m_reg[10]_i_1_n_4
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.332    44.912 r  divider/i_m_reg[9]_i_28/O
                         net (fo=1, routed)           0.000    44.912    divider/i_m_reg[9]_i_28_n_2
    SLICE_X31Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.462 r  divider/i_m_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.462    divider/i_m_reg[9]_i_20_n_2
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.576 r  divider/i_m_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    45.576    divider/i_m_reg[9]_i_15_n_2
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.690 r  divider/i_m_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.690    divider/i_m_reg[9]_i_10_n_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.804 r  divider/i_m_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.804    divider/i_m_reg[9]_i_5_n_2
    SLICE_X31Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.918 r  divider/i_m_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.918    divider/i_m_reg[9]_i_2_n_2
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    46.096 r  divider/i_m_reg[9]_i_1/CO[1]
                         net (fo=29, routed)          0.000    46.096    divider/i_m_reg[9]_i_1_n_4
    SLICE_X31Y48         LDCE                                         r  divider/i_m_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_a_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.250ns (65.207%)  route 0.133ns (34.793%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X29Y51         FDRE                                         r  divider_a_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[30]/Q
                         net (fo=4, routed)           0.133     1.663    divider/i_m_reg[23]_i_23_0[30]
    SLICE_X30Y51         LUT2 (Prop_lut2_I1_O)        0.045     1.708 r  divider/i_e_reg[7]_i_3__0/O
                         net (fo=1, routed)           0.000     1.708    divider/i_e_reg[7]_i_3__0_n_2
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.772 r  divider/i_e_reg[7]_i_1__0/O[3]
                         net (fo=3, routed)           0.000     1.772    divider/D[3]
    SLICE_X30Y51         LDCE                                         r  divider/i_e_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.290ns (68.855%)  route 0.131ns (31.145%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[24]/Q
                         net (fo=3, routed)           0.131     1.660    divider/i_m_reg[23]_i_23_0[24]
    SLICE_X30Y50         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.809 r  divider/i_e_reg[3]_i_1__0/O[2]
                         net (fo=3, routed)           0.000     1.809    divider/i_e_reg[3]_i_1__0_n_7
    SLICE_X30Y50         LDCE                                         r  divider/i_e_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.290ns (68.552%)  route 0.133ns (31.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[28]/Q
                         net (fo=3, routed)           0.133     1.662    divider/i_m_reg[23]_i_23_0[28]
    SLICE_X30Y51         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.811 r  divider/i_e_reg[7]_i_1__0/O[2]
                         net (fo=3, routed)           0.000     1.811    divider/D[2]
    SLICE_X30Y51         LDCE                                         r  divider/i_e_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.293ns (67.503%)  route 0.141ns (32.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X30Y52         FDRE                                         r  divider_a_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.552 r  divider_a_in_reg[27]/Q
                         net (fo=5, routed)           0.141     1.693    divider/i_m_reg[23]_i_23_0[27]
    SLICE_X30Y51         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.822 r  divider/i_e_reg[7]_i_1__0/O[1]
                         net (fo=3, routed)           0.000     1.822    divider/D[1]
    SLICE_X30Y51         LDCE                                         r  divider/i_e_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.311ns (70.334%)  route 0.131ns (29.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[24]/Q
                         net (fo=3, routed)           0.131     1.660    divider/i_m_reg[23]_i_23_0[24]
    SLICE_X30Y50         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.170     1.830 r  divider/i_e_reg[3]_i_1__0/O[3]
                         net (fo=3, routed)           0.000     1.830    divider/i_e_reg[3]_i_1__0_n_6
    SLICE_X30Y50         LDCE                                         r  divider/i_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_b_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.252ns (53.262%)  route 0.221ns (46.738%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  divider_b_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_b_in_reg[24]/Q
                         net (fo=2, routed)           0.221     1.750    divider/Q[24]
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.045     1.795 r  divider/i_e_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.795    divider/i_e_reg[3]_i_5_n_2
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.861 r  divider/i_e_reg[3]_i_1__0/O[1]
                         net (fo=3, routed)           0.000     1.861    divider/i_e_reg[3]_i_1__0_n_8
    SLICE_X30Y50         LDCE                                         r  divider/i_e_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.344ns (72.394%)  route 0.131ns (27.606%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  divider_a_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[24]/Q
                         net (fo=3, routed)           0.131     1.660    divider/i_m_reg[23]_i_23_0[24]
    SLICE_X30Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.810 r  divider/i_e_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.810    divider/i_e_reg[3]_i_1__0_n_2
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.863 r  divider/i_e_reg[7]_i_1__0/O[0]
                         net (fo=3, routed)           0.000     1.863    divider/D[0]
    SLICE_X30Y51         LDCE                                         r  divider/i_e_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_b_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_e_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.256ns (47.028%)  route 0.288ns (52.972%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X29Y52         FDRE                                         r  divider_b_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_b_in_reg[23]/Q
                         net (fo=2, routed)           0.288     1.818    divider/Q[23]
    SLICE_X30Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  divider/i_e_reg[3]_i_6/O
                         net (fo=1, routed)           0.000     1.863    divider/i_e_reg[3]_i_6_n_2
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  divider/i_e_reg[3]_i_1__0/O[0]
                         net (fo=3, routed)           0.000     1.933    divider/i_e_reg[3]_i_1__0_n_9
    SLICE_X30Y50         LDCE                                         r  divider/i_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.527ns (88.720%)  route 0.067ns (11.280%))
  Logic Levels:           7  (CARRY4=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  divider_a_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[2]/Q
                         net (fo=2, routed)           0.067     1.596    divider/i_m_reg[23]_i_23_0[2]
    SLICE_X41Y40         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.743 r  divider/i_m_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.743    divider/i_m_reg[2]_i_25_n_2
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.782 r  divider/i_m_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.782    divider/i_m_reg[2]_i_20_n_2
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.821 r  divider/i_m_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.821    divider/i_m_reg[2]_i_15_n_2
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.860 r  divider/i_m_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.860    divider/i_m_reg[2]_i_10_n_2
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.899 r  divider/i_m_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.899    divider/i_m_reg[2]_i_5_n_2
    SLICE_X41Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.938 r  divider/i_m_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.938    divider/i_m_reg[2]_i_2_n_2
    SLICE_X41Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.982 r  divider/i_m_reg[2]_i_1/CO[1]
                         net (fo=29, routed)          0.000     1.982    divider/i_m_reg[2]_i_1_n_4
    SLICE_X41Y46         LDCE                                         r  divider/i_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_a_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            divider/i_m_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.527ns (88.720%)  route 0.067ns (11.280%))
  Logic Levels:           7  (CARRY4=7)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.562     1.388    clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  divider_a_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.529 r  divider_a_in_reg[19]/Q
                         net (fo=2, routed)           0.067     1.596    divider/i_m_reg[23]_i_23_0[19]
    SLICE_X33Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.743 r  divider/i_m_reg[19]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.743    divider/i_m_reg[19]_i_25_n_2
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.782 r  divider/i_m_reg[19]_i_20/CO[3]
                         net (fo=1, routed)           0.000     1.782    divider/i_m_reg[19]_i_20_n_2
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.821 r  divider/i_m_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000     1.821    divider/i_m_reg[19]_i_15_n_2
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.860 r  divider/i_m_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.860    divider/i_m_reg[19]_i_10_n_2
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.899 r  divider/i_m_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.899    divider/i_m_reg[19]_i_5_n_2
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.938 r  divider/i_m_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.938    divider/i_m_reg[19]_i_2_n_2
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     1.982 r  divider/i_m_reg[19]_i_1/CO[1]
                         net (fo=29, routed)          0.000     1.982    divider/i_m_reg[19]_i_1_n_4
    SLICE_X33Y58         LDCE                                         r  divider/i_m_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           374 Endpoints
Min Delay           374 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.931ns  (logic 1.799ns (20.141%)  route 7.132ns (79.859%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          1.779     7.347    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.471 r  multiplier/mul_normaliser/o_mantissa[19]_i_3/O
                         net (fo=1, routed)           1.335     8.807    divider/add_div_normaliser/o_mantissa_reg[19]
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.931 r  divider/add_div_normaliser/o_mantissa[19]_i_1/O
                         net (fo=1, routed)           0.000     8.931    divider_n_11
    SLICE_X43Y54         FDRE                                         r  o_mantissa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.437     4.200    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  o_mantissa_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.538ns  (logic 1.799ns (21.066%)  route 6.740ns (78.934%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          1.775     7.343    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X43Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.467 r  multiplier/mul_normaliser/o_mantissa[17]_i_3/O
                         net (fo=1, routed)           0.947     8.414    divider/add_div_normaliser/o_mantissa_reg[17]_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.124     8.538 r  divider/add_div_normaliser/o_mantissa[17]_i_1/O
                         net (fo=1, routed)           0.000     8.538    divider_n_13
    SLICE_X42Y44         FDRE                                         r  o_mantissa_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  o_mantissa_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.507ns  (logic 1.799ns (21.143%)  route 6.709ns (78.857%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          2.185     7.753    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.877 r  multiplier/mul_normaliser/o_mantissa[1]_i_3/O
                         net (fo=1, routed)           0.506     8.383    multiplier/mul_normaliser/o_mantissa[1]_i_3_n_2
    SLICE_X40Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.507 r  multiplier/mul_normaliser/o_mantissa[1]_i_1/O
                         net (fo=1, routed)           0.000     8.507    multiplier_n_8
    SLICE_X40Y41         FDRE                                         r  o_mantissa_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446     4.209    clk_IBUF_BUFG
    SLICE_X40Y41         FDRE                                         r  o_mantissa_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.488ns  (logic 1.799ns (21.190%)  route 6.690ns (78.810%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.278     5.439    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.563 f  multiplier/o_exponent[5]_i_5/O
                         net (fo=30, routed)          1.334     6.897    multiplier/mul_normaliser/o_exponent_reg[3]_0
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124     7.021 r  multiplier/mul_normaliser/o_mantissa[22]_i_5/O
                         net (fo=1, routed)           1.343     8.364    divider/add_div_normaliser/o_mantissa_reg[22]_1
    SLICE_X45Y54         LUT4 (Prop_lut4_I3_O)        0.124     8.488 r  divider/add_div_normaliser/o_mantissa[22]_i_2/O
                         net (fo=1, routed)           0.000     8.488    divider_n_9
    SLICE_X45Y54         FDRE                                         r  o_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.438     4.201    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  o_mantissa_reg[22]/C

Slack:                    inf
  Source:                 multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            o_mantissa_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 4.011ns (47.635%)  route 4.409ns (52.365%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    multiplier/i_e1_n_26
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      3.639     3.641 r  multiplier/i_e1__0/P[30]
                         net (fo=5, routed)           1.895     5.536    multiplier/p_0_in
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.660 f  multiplier/o_mantissa[20]_i_2/O
                         net (fo=30, routed)          1.547     7.207    multiplier/mul_normaliser/o_mantissa_reg[0]
    SLICE_X40Y41         LUT6 (Prop_lut6_I3_O)        0.124     7.331 r  multiplier/mul_normaliser/o_mantissa[18]_i_3/O
                         net (fo=1, routed)           0.965     8.296    divider/add_div_normaliser/o_mantissa_reg[18]_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.420 r  divider/add_div_normaliser/o_mantissa[18]_i_1/O
                         net (fo=1, routed)           0.000     8.420    divider_n_12
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.445     4.208    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[18]/C

Slack:                    inf
  Source:                 multiplier/i_e1/ACOUT[29]
                            (internal pin)
  Destination:            o_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.357ns  (logic 4.011ns (47.996%)  route 4.346ns (52.004%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y16          DSP48E1                      0.000     0.000 r  multiplier/i_e1/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    multiplier/i_e1_n_26
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[30])
                                                      3.639     3.641 r  multiplier/i_e1__0/P[30]
                         net (fo=5, routed)           1.895     5.536    multiplier/p_0_in
    SLICE_X37Y42         LUT2 (Prop_lut2_I1_O)        0.124     5.660 f  multiplier/o_mantissa[20]_i_2/O
                         net (fo=30, routed)          1.660     7.320    multiplier/mul_normaliser/o_mantissa_reg[0]
    SLICE_X43Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.444 r  multiplier/mul_normaliser/o_mantissa[3]_i_3/O
                         net (fo=1, routed)           0.789     8.233    divider/add_div_normaliser/o_mantissa_reg[3]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124     8.357 r  divider/add_div_normaliser/o_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000     8.357    divider_n_23
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.446     4.209    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.321ns  (logic 1.799ns (21.618%)  route 6.522ns (78.382%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          1.703     7.271    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.395 r  multiplier/mul_normaliser/o_mantissa[9]_i_3/O
                         net (fo=1, routed)           0.802     8.197    divider/add_div_normaliser/o_mantissa_reg[9]
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.321 r  divider/add_div_normaliser/o_mantissa[9]_i_1/O
                         net (fo=1, routed)           0.000     8.321    divider_n_19
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448     4.211    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.277ns  (logic 1.799ns (21.730%)  route 6.479ns (78.270%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          1.681     7.249    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.373 r  multiplier/mul_normaliser/o_mantissa[12]_i_3/O
                         net (fo=1, routed)           0.780     8.153    divider/add_div_normaliser/o_mantissa_reg[12]
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.277 r  divider/add_div_normaliser/o_mantissa[12]_i_1/O
                         net (fo=1, routed)           0.000     8.277    divider_n_17
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448     4.211    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.145ns  (logic 1.799ns (22.082%)  route 6.347ns (77.918%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.283     5.444    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.568 f  multiplier/o_exponent[6]_i_4/O
                         net (fo=30, routed)          1.531     7.099    multiplier/mul_normaliser/o_exponent_reg[0]_1
    SLICE_X44Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.223 r  multiplier/mul_normaliser/o_mantissa[10]_i_3/O
                         net (fo=1, routed)           0.798     8.021    divider/add_div_normaliser/o_mantissa_reg[10]
    SLICE_X45Y46         LUT4 (Prop_lut4_I3_O)        0.124     8.145 r  divider/add_div_normaliser/o_mantissa[10]_i_1/O
                         net (fo=1, routed)           0.000     8.145    divider_n_18
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.448     4.211    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            o_mantissa_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.142ns  (logic 1.799ns (22.092%)  route 6.343ns (77.908%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M17                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  rst_IBUF_inst/O
                         net (fo=5, routed)           2.436     3.379    multiplier/rst_IBUF
    SLICE_X32Y42         LUT5 (Prop_lut5_I4_O)        0.152     3.531 f  multiplier/multiplier_b_in[31]_i_3/O
                         net (fo=2, routed)           0.298     3.829    multiplier/A_reg_reg[29]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.332     4.161 f  multiplier/multiplier_b_in[31]_i_2/O
                         net (fo=6, routed)           1.278     5.439    multiplier/multiplier_b_in[31]_i_2_n_2
    SLICE_X37Y45         LUT6 (Prop_lut6_I0_O)        0.124     5.563 f  multiplier/o_exponent[5]_i_5/O
                         net (fo=30, routed)          1.630     7.193    multiplier/mul_normaliser/o_exponent_reg[3]_0
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124     7.317 r  multiplier/mul_normaliser/o_mantissa[5]_i_2/O
                         net (fo=1, routed)           0.701     8.018    multiplier/mul_normaliser/o_mantissa[5]_i_2_n_2
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.142 r  multiplier/mul_normaliser/o_mantissa[5]_i_1/O
                         net (fo=1, routed)           0.000     8.142    multiplier_n_7
    SLICE_X45Y42         FDRE                                         r  o_mantissa_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         1.447     4.210    clk_IBUF_BUFG
    SLICE_X45Y42         FDRE                                         r  o_mantissa_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adder/o_mantissa_reg[22]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.203ns (49.927%)  route 0.204ns (50.073%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         LDCE                         0.000     0.000 r  adder/o_mantissa_reg[22]/G
    SLICE_X44Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/o_mantissa_reg[22]/Q
                         net (fo=2, routed)           0.204     0.362    divider/add_div_normaliser/o_mantissa_reg[22]_0[14]
    SLICE_X45Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.407 r  divider/add_div_normaliser/o_mantissa[22]_i_2/O
                         net (fo=1, routed)           0.000     0.407    divider_n_9
    SLICE_X45Y54         FDRE                                         r  o_mantissa_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.831     1.904    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  o_mantissa_reg[22]/C

Slack:                    inf
  Source:                 divider/add_div_normaliser/out_m_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.223ns (51.603%)  route 0.209ns (48.397%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         LDCE                         0.000     0.000 r  divider/add_div_normaliser/out_m_reg[3]/G
    SLICE_X38Y42         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  divider/add_div_normaliser/out_m_reg[3]/Q
                         net (fo=1, routed)           0.209     0.387    divider/add_div_normaliser/o_m[3]
    SLICE_X40Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.432 r  divider/add_div_normaliser/o_mantissa[3]_i_1/O
                         net (fo=1, routed)           0.000     0.432    divider_n_23
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.832     1.904    clk_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  o_mantissa_reg[3]/C

Slack:                    inf
  Source:                 adder/o_mantissa_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.203ns (46.233%)  route 0.236ns (53.767%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         LDCE                         0.000     0.000 r  adder/o_mantissa_reg[19]/G
    SLICE_X44Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/o_mantissa_reg[19]/Q
                         net (fo=2, routed)           0.236     0.394    divider/add_div_normaliser/o_mantissa_reg[22]_0[12]
    SLICE_X43Y54         LUT4 (Prop_lut4_I1_O)        0.045     0.439 r  divider/add_div_normaliser/o_mantissa[19]_i_1/O
                         net (fo=1, routed)           0.000     0.439    divider_n_11
    SLICE_X43Y54         FDRE                                         r  o_mantissa_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  o_mantissa_reg[19]/C

Slack:                    inf
  Source:                 multiplier/mul_normaliser/out_m_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.448ns  (logic 0.248ns (55.381%)  route 0.200ns (44.619%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         LDCE                         0.000     0.000 r  multiplier/mul_normaliser/out_m_reg[30]/G
    SLICE_X37Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  multiplier/mul_normaliser/out_m_reg[30]/Q
                         net (fo=1, routed)           0.105     0.263    multiplier/mul_normaliser/o_m[30]
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.308 r  multiplier/mul_normaliser/o_mantissa[7]_i_3/O
                         net (fo=1, routed)           0.095     0.403    multiplier/mul_normaliser/o_mantissa[7]_i_3_n_2
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.448 r  multiplier/mul_normaliser/o_mantissa[7]_i_1/O
                         net (fo=1, routed)           0.000     0.448    multiplier_n_6
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.832     1.904    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  o_mantissa_reg[7]/C

Slack:                    inf
  Source:                 adder/o_mantissa_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.203ns (45.228%)  route 0.246ns (54.772%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         LDCE                         0.000     0.000 r  adder/o_mantissa_reg[8]/G
    SLICE_X47Y52         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/o_mantissa_reg[8]/Q
                         net (fo=2, routed)           0.246     0.404    divider/add_div_normaliser/o_mantissa_reg[22]_0[4]
    SLICE_X45Y46         LUT4 (Prop_lut4_I1_O)        0.045     0.449 r  divider/add_div_normaliser/o_mantissa[8]_i_1/O
                         net (fo=1, routed)           0.000     0.449    divider_n_20
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.906    clk_IBUF_BUFG
    SLICE_X45Y46         FDRE                                         r  o_mantissa_reg[8]/C

Slack:                    inf
  Source:                 adder/o_exponent_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            o_exponent_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.203ns (44.693%)  route 0.251ns (55.307%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         LDCE                         0.000     0.000 r  adder/o_exponent_reg[0]/G
    SLICE_X37Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  adder/o_exponent_reg[0]/Q
                         net (fo=3, routed)           0.251     0.409    multiplier/mul_normaliser/o_exponent_reg[7]_0[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.454 r  multiplier/mul_normaliser/o_exponent[0]_i_1/O
                         net (fo=1, routed)           0.000     0.454    multiplier_n_16
    SLICE_X39Y46         FDRE                                         r  o_exponent_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.832     1.904    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  o_exponent_reg[0]/C

Slack:                    inf
  Source:                 divider/add_div_normaliser/out_e_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            o_exponent_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.203ns (43.043%)  route 0.269ns (56.957%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         LDCE                         0.000     0.000 r  divider/add_div_normaliser/out_e_reg[1]/G
    SLICE_X31Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  divider/add_div_normaliser/out_e_reg[1]/Q
                         net (fo=1, routed)           0.269     0.427    divider/add_div_normaliser/o_e[1]
    SLICE_X36Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.472 r  divider/add_div_normaliser/o_exponent[1]_i_1/O
                         net (fo=1, routed)           0.000     0.472    divider_n_31
    SLICE_X36Y49         FDRE                                         r  o_exponent_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.833     1.905    clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  o_exponent_reg[1]/C

Slack:                    inf
  Source:                 multiplier/mul_normaliser/out_m_reg[43]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.268ns (55.141%)  route 0.218ns (44.859%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         LDCE                         0.000     0.000 r  multiplier/mul_normaliser/out_m_reg[43]/G
    SLICE_X38Y41         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  multiplier/mul_normaliser/out_m_reg[43]/Q
                         net (fo=1, routed)           0.083     0.261    multiplier/mul_normaliser/o_m[43]
    SLICE_X39Y41         LUT4 (Prop_lut4_I1_O)        0.045     0.306 r  multiplier/mul_normaliser/o_mantissa[20]_i_5/O
                         net (fo=1, routed)           0.135     0.441    multiplier/mul_normaliser/o_mantissa[20]_i_5_n_2
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.486 r  multiplier/mul_normaliser/o_mantissa[20]_i_1/O
                         net (fo=1, routed)           0.000     0.486    multiplier_n_3
    SLICE_X39Y41         FDRE                                         r  o_mantissa_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X39Y41         FDRE                                         r  o_mantissa_reg[20]/C

Slack:                    inf
  Source:                 multiplier/mul_normaliser/out_e_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            o_exponent_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.203ns (41.747%)  route 0.283ns (58.253%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         LDCE                         0.000     0.000 r  multiplier/mul_normaliser/out_e_reg[6]/G
    SLICE_X40Y45         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  multiplier/mul_normaliser/out_e_reg[6]/Q
                         net (fo=1, routed)           0.283     0.441    multiplier/mul_normaliser/o_e[6]
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.486 r  multiplier/mul_normaliser/o_exponent[6]_i_1/O
                         net (fo=1, routed)           0.000     0.486    multiplier_n_11
    SLICE_X41Y47         FDRE                                         r  o_exponent_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.834     1.906    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  o_exponent_reg[6]/C

Slack:                    inf
  Source:                 multiplier/mul_normaliser/out_m_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            o_mantissa_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.248ns (47.501%)  route 0.274ns (52.499%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         LDCE                         0.000     0.000 r  multiplier/mul_normaliser/out_m_reg[29]/G
    SLICE_X37Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  multiplier/mul_normaliser/out_m_reg[29]/Q
                         net (fo=1, routed)           0.139     0.297    multiplier/mul_normaliser/o_m[29]
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  multiplier/mul_normaliser/o_mantissa[6]_i_3/O
                         net (fo=1, routed)           0.135     0.477    divider/add_div_normaliser/o_mantissa_reg[6]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.522 r  divider/add_div_normaliser/o_mantissa[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    divider_n_21
    SLICE_X37Y42         FDRE                                         r  o_mantissa_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    P14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P14                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=275, routed)         0.831     1.903    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  o_mantissa_reg[6]/C





