<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVTargetMachine.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RISCVTargetMachine.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RISCVTargetMachine_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- RISCVTargetMachine.cpp - Define TargetMachine for RISCV -----------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Implements the info about RISCV target spec.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVTargetInfo_8h.html">TargetInfo/RISCVTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RISCVBaseInfo_8h.html">Utils/RISCVBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetTransformInfo_8h.html">llvm/Analysis/TargetTransformInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IRTranslator_8h.html">llvm/CodeGen/GlobalISel/IRTranslator.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InstructionSelect_8h.html">llvm/CodeGen/GlobalISel/InstructionSelect.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Legalizer_8h.html">llvm/CodeGen/GlobalISel/Legalizer.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegBankSelect_8h.html">llvm/CodeGen/GlobalISel/RegBankSelect.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLoweringObjectFileImpl_8h.html">llvm/CodeGen/TargetLoweringObjectFileImpl.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetPassConfig_8h.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegacyPassManager_8h.html">llvm/IR/LegacyPassManager.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="FormattedStream_8h.html">llvm/Support/FormattedStream.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">   35</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <span class="keywordtype">void</span> <a class="code" href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a>() {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="structRegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>(<a class="code" href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">getTheRISCV32Target</a>());</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="structRegisterTargetMachine.html">RegisterTargetMachine&lt;RISCVTargetMachine&gt;</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>(<a class="code" href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">getTheRISCV64Target</a>());</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">auto</span> PR = <a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>();</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">initializeGlobalISel</a>(*PR);</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <a class="code" href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">initializeRISCVExpandPseudoPass</a>(*PR);</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;}</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">   43</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>) {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">if</span> (TT.<a class="code" href="classllvm_1_1Triple.html#a9e0d7431e635bbbf753602d214d89f0e">isArch64Bit</a>()) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:64:64-i64:64-i128:128-n64-S128&quot;</span>;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TT.<a class="code" href="classllvm_1_1Triple.html#ae11d6e273225164d9da0c6cad55e093d">isArch32Bit</a>() &amp;&amp; <span class="stringliteral">&quot;only RV32 and RV64 are currently supported&quot;</span>);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keywordflow">return</span> <span class="stringliteral">&quot;e-m:e-p:32:32-i64:64-n32-S128&quot;</span>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  }</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;}</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="RISCVTargetMachine_8cpp.html#a65b90cbc6a9203662bb6dd4f30f54464">   52</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">Reloc::Model</a> <a class="code" href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">getEffectiveRelocModel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                           <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">if</span> (!RM.<a class="code" href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">hasValue</a>())</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">Reloc::Static</a>;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordflow">return</span> *<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#ace52bc931e94c10074ade6eef99feb32">   59</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#ace52bc931e94c10074ade6eef99feb32">RISCVTargetMachine::RISCVTargetMachine</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;<a class="code" href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">TT</a>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                       <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> &amp;Options,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                       <a class="code" href="classllvm_1_1Optional.html">Optional&lt;Reloc::Model&gt;</a> <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                       <a class="code" href="classllvm_1_1Optional.html">Optional&lt;CodeModel::Model&gt;</a> CM,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                       <a class="code" href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">CodeGenOpt::Level</a> OL, <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">JIT</a>)</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    : <a class="code" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a>(T, <a class="code" href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a>(TT), TT, CPU, FS, Options,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                        <a class="code" href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">getEffectiveRelocModel</a>(TT, RM),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                        <a class="code" href="namespacellvm.html#aba8bf6a4106b5321fe6f4dee0e99727a">getEffectiveCodeModel</a>(CM, CodeModel::<a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">Small</a>), OL),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      TLOF(<a class="code" href="namespacestd.html">std</a>::make_unique&lt;<a class="code" href="classllvm_1_1RISCVELFTargetObjectFile.html">RISCVELFTargetObjectFile</a>&gt;()) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">initAsmInfo</a>();</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// RISC-V supports the MachineOutliner.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <a class="code" href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">setMachineOutliner</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> *</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a3303f4528ff6f8538d036d62e3d25751">   76</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a63cd41e51b2ee3277b12b1b14dcc5d7c">RISCVTargetMachine::getSubtargetImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> CPUAttr = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;target-cpu&quot;</span>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> FSAttr = F.<a class="code" href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">getFnAttribute</a>(<span class="stringliteral">&quot;target-features&quot;</span>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  std::string CPU = !CPUAttr.<a class="code" href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">hasAttribute</a>(<a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">Attribute::None</a>)</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                        ? CPUAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">str</a>()</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                        : <a class="code" href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">TargetCPU</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  std::string <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a> = !FSAttr.<a class="code" href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">hasAttribute</a>(<a class="code" href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">Attribute::None</a>)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                       ? FSAttr.<a class="code" href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">getValueAsString</a>().<a class="code" href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">str</a>()</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                       : <a class="code" href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">TargetFS</a>;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  std::string <a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a> = CPU + <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SubtargetMap[<a class="code" href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">Key</a>];</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="comment">// This needs to be done before we create a new subtarget since any</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// creation will depend on the TM and the code generation flags on the</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// function that reside in TargetOptions.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">resetTargetOptions</a>(F);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">auto</span> ABIName = <a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">MCOptions</a>.<a class="code" href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">getABIName</a>();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MDString.html">MDString</a> *ModuleTargetABI = dyn_cast_or_null&lt;MDString&gt;(</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            F.<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#afe43fb9222955bdceb316e851056f516">getModuleFlag</a>(<span class="stringliteral">&quot;target-abi&quot;</span>))) {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keyword">auto</span> TargetABI = <a class="code" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">RISCVABI::getTargetABI</a>(ABIName);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <span class="keywordflow">if</span> (TargetABI != <a class="code" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">RISCVABI::ABI_Unknown</a> &amp;&amp;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;          ModuleTargetABI-&gt;getString() != ABIName) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;-target-abi option != target-abi module flag&quot;</span>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;      ABIName = ModuleTargetABI-&gt;getString();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = std::make_unique&lt;RISCVSubtarget&gt;(<a class="code" href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">TargetTriple</a>, CPU, <a class="code" href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">FS</a>, ABIName, *<span class="keyword">this</span>);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.get();</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a9d7f0e9995c6d0b312d1fc1b3110fe67">  109</a></span>&#160;<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a9d7f0e9995c6d0b312d1fc1b3110fe67">RISCVTargetMachine::getTargetTransformInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a>) {</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetTransformInfo.html">TargetTransformInfo</a>(<a class="code" href="classllvm_1_1RISCVTTIImpl.html">RISCVTTIImpl</a>(<span class="keyword">this</span>, F));</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">class </span>RISCVPassConfig : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> {</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  RISCVPassConfig(<a class="code" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>, <a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM)</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      : <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>(TM, PM) {}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <a class="code" href="classllvm_1_1RISCVTargetMachine.html">RISCVTargetMachine</a> &amp;getRISCVTargetMachine()<span class="keyword"> const </span>{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="keywordflow">return</span> getTM&lt;RISCVTargetMachine&gt;();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordtype">void</span> addIRPasses() <span class="keyword">override</span>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">bool</span> addInstSelector() <span class="keyword">override</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordtype">bool</span> addIRTranslator() <span class="keyword">override</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> addLegalizeMachineIR() <span class="keyword">override</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> addRegBankSelect() <span class="keyword">override</span>;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="keywordtype">bool</span> addGlobalInstructionSelect() <span class="keyword">override</span>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass() <span class="keyword">override</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keywordtype">void</span> addPreEmitPass2() <span class="keyword">override</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">void</span> addPreRegAlloc() <span class="keyword">override</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;};</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;}</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">  135</a></span>&#160;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *<a class="code" href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">RISCVTargetMachine::createPassConfig</a>(<a class="code" href="classllvm_1_1legacy_1_1PassManagerBase.html">PassManagerBase</a> &amp;PM) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> RISCVPassConfig(*<span class="keyword">this</span>, PM);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addIRPasses() {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  addPass(<a class="code" href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">createAtomicExpandPass</a>());</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">TargetPassConfig::addIRPasses</a>();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;}</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addInstSelector() {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ae01bfde940ba2f1494b633f25ca7cb7e">createRISCVISelDag</a>(getRISCVTargetMachine()));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;}</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addIRTranslator() {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1IRTranslator.html">IRTranslator</a>());</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addLegalizeMachineIR() {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1Legalizer.html">Legalizer</a>());</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addRegBankSelect() {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1RegBankSelect.html">RegBankSelect</a>());</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="keywordtype">bool</span> RISCVPassConfig::addGlobalInstructionSelect() {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  addPass(<span class="keyword">new</span> <a class="code" href="classllvm_1_1InstructionSelect.html">InstructionSelect</a>());</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;}</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass() { addPass(&amp;<a class="code" href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">BranchRelaxationPassID</a>); }</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreEmitPass2() {</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// Schedule the expansion of AMOs at the last possible moment, avoiding the</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="comment">// possibility for other passes to break the requirements for forward</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// progress in the LR/SC block.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  addPass(<a class="code" href="namespacellvm.html#ab491632f060cc794559fe7b2fda4b763">createRISCVExpandPseudoPass</a>());</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;}</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">void</span> RISCVPassConfig::addPreRegAlloc() {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  addPass(<a class="code" href="namespacellvm.html#a5a549303bf280815782bf81577d58776">createRISCVMergeBaseOffsetOptPass</a>());</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00106">TargetOptions.h:106</a></div></div>
<div class="ttc" id="TargetPassConfig_8h_html"><div class="ttname"><a href="TargetPassConfig_8h.html">TargetPassConfig.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetMachine_html_a63cd41e51b2ee3277b12b1b14dcc5d7c"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a63cd41e51b2ee3277b12b1b14dcc5d7c">llvm::RISCVTargetMachine::getSubtargetImpl</a></div><div class="ttdeci">const RISCVSubtarget * getSubtargetImpl() const =delete</div></div>
<div class="ttc" id="ErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="namespacellvm_html_aba8bf6a4106b5321fe6f4dee0e99727a"><div class="ttname"><a href="namespacellvm.html#aba8bf6a4106b5321fe6f4dee0e99727a">llvm::getEffectiveCodeModel</a></div><div class="ttdeci">CodeModel::Model getEffectiveCodeModel(Optional&lt; CodeModel::Model &gt; CM, CodeModel::Model Default)</div><div class="ttdoc">Helper method for getting the code model, returning Default if CM does not have a value...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00381">TargetMachine.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae2338e6739b671ea853b6154db368292"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">llvm::StringRef::str</a></div><div class="ttdeci">LLVM_NODISCARD std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00239">StringRef.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a3cdbd949eef9cd8a1d5267d627cd9fb1"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a3cdbd949eef9cd8a1d5267d627cd9fb1">llvm::TargetOptions::MCOptions</a></div><div class="ttdeci">MCTargetOptions MCOptions</div><div class="ttdoc">Machine level options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00309">TargetOptions.h:309</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8dfaa2554ef60dc191c6005ba9eecbc9aea0">llvm::CodeModel::Small</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00028">CodeGen.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html_a835d2863dbd2cfd8c184a6a94923b61f"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html#a835d2863dbd2cfd8c184a6a94923b61f">llvm::TargetPassConfig::addIRPasses</a></div><div class="ttdeci">virtual void addIRPasses()</div><div class="ttdoc">Add common target configurable passes that perform LLVM IR to IR transforms following machine indepen...</div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8cpp_source.html#l00611">TargetPassConfig.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetMachine_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html">llvm::RISCVTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8h_source.html#l00023">RISCVTargetMachine.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a1023ae1d1768b0409808f9189af41e59"><div class="ttname"><a href="namespacellvm.html#a1023ae1d1768b0409808f9189af41e59">llvm::initializeRISCVExpandPseudoPass</a></div><div class="ttdeci">void initializeRISCVExpandPseudoPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a05856d96e88224279af8b29edfd1c9ad"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a05856d96e88224279af8b29edfd1c9ad">llvm::TargetMachine::TargetTriple</a></div><div class="ttdeci">Triple TargetTriple</div><div class="ttdoc">Triple string, CPU name, and target feature strings the TargetMachine instance is created with...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00084">TargetMachine.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568">llvm::Reloc::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="RISCVBaseInfo_8h_html"><div class="ttname"><a href="RISCVBaseInfo_8h.html">RISCVBaseInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a6efaf90f46371b2a436e3d95530491fe"><div class="ttname"><a href="namespacellvm.html#a6efaf90f46371b2a436e3d95530491fe">llvm::BranchRelaxationPassID</a></div><div class="ttdeci">char &amp; BranchRelaxationPassID</div><div class="ttdoc">BranchRelaxation - This pass replaces branches that need to jump further than is supported by a branc...</div><div class="ttdef"><b>Definition:</b> <a href="BranchRelaxation_8cpp_source.html#l00122">BranchRelaxation.cpp:122</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; Reloc::Model &gt;</a></div></div>
<div class="ttc" id="OcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="RISCVTargetMachine_8cpp_html_a8b9a09dbbf4b2bacd980a00284a2c143"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#a8b9a09dbbf4b2bacd980a00284a2c143">LLVMInitializeRISCVTarget</a></div><div class="ttdeci">LLVM_EXTERNAL_VISIBILITY void LLVMInitializeRISCVTarget()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00035">RISCVTargetMachine.cpp:35</a></div></div>
<div class="ttc" id="InstructionSelect_8h_html"><div class="ttname"><a href="InstructionSelect_8h.html">InstructionSelect.h</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_af0a50afebb9bed07d36be2bac4c6f729"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#af0a50afebb9bed07d36be2bac4c6f729">llvm::TargetMachine::resetTargetOptions</a></div><div class="ttdeci">void resetTargetOptions(const Function &amp;F) const</div><div class="ttdoc">Reset the target options based on the function&amp;#39;s attributes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetMachine_8cpp_source.html#l00053">TargetMachine.cpp:53</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVABI_html_a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00197">RISCVBaseInfo.h:197</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c"><div class="ttname"><a href="classllvm_1_1Attribute.html#aab7ee4b8fd1d3e7e4cea87868855e60ea5e58e419b1c9e35d6131976412fd8f0c">llvm::Attribute::None</a></div><div class="ttdoc">No attributes have been set. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00072">Attributes.h:72</a></div></div>
<div class="ttc" id="namespacellvm_html_a3568b368ff108cf4afed7b8ae32ded70"><div class="ttname"><a href="namespacellvm.html#a3568b368ff108cf4afed7b8ae32ded70">llvm::getTheRISCV32Target</a></div><div class="ttdeci">Target &amp; getTheRISCV32Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00013">RISCVTargetInfo.cpp:13</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdoc">Target-Independent Code Generator Pass Configuration Options. </div><div class="ttdef"><b>Definition:</b> <a href="TargetPassConfig_8h_source.html#l00083">TargetPassConfig.h:83</a></div></div>
<div class="ttc" id="namespacellvm_html_ae01bfde940ba2f1494b633f25ca7cb7e"><div class="ttname"><a href="namespacellvm.html#ae01bfde940ba2f1494b633f25ca7cb7e">llvm::createRISCVISelDag</a></div><div class="ttdeci">FunctionPass * createRISCVISelDag(RISCVTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVISelDAGToDAG_8cpp_source.html#l00289">RISCVISelDAGToDAG.cpp:289</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1PALMD_html_af892c75285b0f64d58ca76cb73059adf"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1PALMD.html#af892c75285b0f64d58ca76cb73059adf">llvm::AMDGPU::PALMD::Key</a></div><div class="ttdeci">Key</div><div class="ttdoc">PAL metadata keys. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00471">AMDGPUMetadata.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1Reloc_html_af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d"><div class="ttname"><a href="namespacellvm_1_1Reloc.html#af59f6dc86e80aaf56f1afd155eebf568a2102fa713297236bf4339c5f0bf0f39d">llvm::Reloc::Static</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00022">CodeGen.h:22</a></div></div>
<div class="ttc" id="structRegisterTargetMachine_html"><div class="ttname"><a href="structRegisterTargetMachine.html">RegisterTargetMachine</a></div><div class="ttdoc">RegisterTargetMachine - Helper template for registering a target machine implementation, for use in the target machine initialization function. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l01111">TargetRegistry.h:1111</a></div></div>
<div class="ttc" id="RISCVTargetInfo_8h_html"><div class="ttname"><a href="RISCVTargetInfo_8h.html">RISCVTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_ae11d6e273225164d9da0c6cad55e093d"><div class="ttname"><a href="classllvm_1_1Triple.html#ae11d6e273225164d9da0c6cad55e093d">llvm::Triple::isArch32Bit</a></div><div class="ttdeci">bool isArch32Bit() const</div><div class="ttdoc">Test whether the architecture is 32-bit. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8cpp_source.html#l01302">Triple.cpp:1302</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeGenOpt_html_a411055ea15209051c2370bbf655ec8d4"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#a411055ea15209051c2370bbf655ec8d4">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00052">CodeGen.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_ad1f5f68d66cc65213e32d67a78992fad"><div class="ttname"><a href="classllvm_1_1Attribute.html#ad1f5f68d66cc65213e32d67a78992fad">llvm::Attribute::hasAttribute</a></div><div class="ttdeci">bool hasAttribute(AttrKind Val) const</div><div class="ttdoc">Return true if the attribute is present. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00235">Attributes.cpp:235</a></div></div>
<div class="ttc" id="classllvm_1_1Legalizer_html"><div class="ttname"><a href="classllvm_1_1Legalizer.html">llvm::Legalizer</a></div><div class="ttdef"><b>Definition:</b> <a href="Legalizer_8h_source.html#l00030">Legalizer.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_aca7aaf813aab63af0304311bb6b03154"><div class="ttname"><a href="namespacellvm.html#aca7aaf813aab63af0304311bb6b03154">llvm::getEffectiveRelocModel</a></div><div class="ttdeci">static Reloc::Model getEffectiveRelocModel(Optional&lt; Reloc::Model &gt; RM)</div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8cpp_source.html#l00039">AVRTargetMachine.cpp:39</a></div></div>
<div class="ttc" id="classllvm_1_1RegBankSelect_html"><div class="ttname"><a href="classllvm_1_1RegBankSelect.html">llvm::RegBankSelect</a></div><div class="ttdoc">This pass implements the reg bank selector pass used in the GlobalISel pipeline. </div><div class="ttdef"><b>Definition:</b> <a href="RegBankSelect_8h_source.html#l00090">RegBankSelect.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441a41413991d9e4a8c017e9d83f8446d875">llvm::EngineKind::JIT</a></div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00516">ExecutionEngine.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_afe43fb9222955bdceb316e851056f516"><div class="ttname"><a href="classllvm_1_1Module.html#afe43fb9222955bdceb316e851056f516">llvm::Module::getModuleFlag</a></div><div class="ttdeci">Metadata * getModuleFlag(StringRef Key) const</div><div class="ttdoc">Return the corresponding value if Key appears in module flags, otherwise return null. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00310">Module.cpp:310</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ab86cdf9a38a9729ea849bcb012fc075d"><div class="ttname"><a href="namespacellvm.html#ab86cdf9a38a9729ea849bcb012fc075d">llvm::getTheRISCV64Target</a></div><div class="ttdeci">Target &amp; getTheRISCV64Target()</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetInfo_8cpp_source.html#l00018">RISCVTargetInfo.cpp:18</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMTargetMachine_html_a4f84fe02fb9aea1073bb509fd6e10b5a"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html#a4f84fe02fb9aea1073bb509fd6e10b5a">llvm::LLVMTargetMachine::initAsmInfo</a></div><div class="ttdeci">void initAsmInfo()</div><div class="ttdef"><b>Definition:</b> <a href="LLVMTargetMachine_8cpp_source.html#l00041">LLVMTargetMachine.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMTargetMachine_html"><div class="ttname"><a href="classllvm_1_1LLVMTargetMachine.html">llvm::LLVMTargetMachine</a></div><div class="ttdoc">This class describes a target machine that is implemented with the LLVM target-independent code gener...</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00314">TargetMachine.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a35061955fa2e0fbba033286ae5ac1e56"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a35061955fa2e0fbba033286ae5ac1e56">llvm::TargetMachine::setMachineOutliner</a></div><div class="ttdeci">void setMachineOutliner(bool Enable)</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00234">TargetMachine.h:234</a></div></div>
<div class="ttc" id="TargetLoweringObjectFileImpl_8h_html"><div class="ttname"><a href="TargetLoweringObjectFileImpl_8h.html">TargetLoweringObjectFileImpl.h</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVABI_html_a16d139f36eb6a2d61dd1c79a4503ecb0"><div class="ttname"><a href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">llvm::RISCVABI::getTargetABI</a></div><div class="ttdeci">ABI getTargetABI(StringRef ABIName)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8cpp_source.html#l00052">RISCVBaseInfo.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="FormattedStream_8h_html"><div class="ttname"><a href="FormattedStream_8h.html">FormattedStream.h</a></div></div>
<div class="ttc" id="classllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00051">Attributes.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetTransformInfo_html"><div class="ttname"><a href="classllvm_1_1TargetTransformInfo.html">llvm::TargetTransformInfo</a></div><div class="ttdoc">This pass provides access to the codegen interfaces that are needed for IR-level transformations. </div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00111">TargetTransformInfo.h:111</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1legacy_1_1PassManagerBase_html"><div class="ttname"><a href="classllvm_1_1legacy_1_1PassManagerBase.html">llvm::legacy::PassManagerBase</a></div><div class="ttdoc">PassManagerBase - An abstract interface to allow code to add passes to a pass manager without having ...</div><div class="ttdef"><b>Definition:</b> <a href="LegacyPassManager_8h_source.html#l00035">LegacyPassManager.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86AS_html_aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f"><div class="ttname"><a href="namespacellvm_1_1X86AS.html#aa4727976bc33fbcad455ad7c5b6b22e2a5b3a782ccae295a254e2794ad30ad07f">llvm::X86AS::FS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86_8h_source.html#l00157">X86.h:157</a></div></div>
<div class="ttc" id="RISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTTIImpl_html"><div class="ttname"><a href="classllvm_1_1RISCVTTIImpl.html">llvm::RISCVTTIImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetTransformInfo_8h_source.html#l00027">RISCVTargetTransformInfo.h:27</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="classllvm_1_1InstructionSelect_html"><div class="ttname"><a href="classllvm_1_1InstructionSelect.html">llvm::InstructionSelect</a></div><div class="ttdoc">This pass is responsible for selecting generic machine instructions to target-specific instructions...</div><div class="ttdef"><b>Definition:</b> <a href="InstructionSelect_8h_source.html#l00027">InstructionSelect.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="Legalizer_8h_html"><div class="ttname"><a href="Legalizer_8h.html">Legalizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a9ca45577ddb8efe4904398939fae28d1"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a9ca45577ddb8efe4904398939fae28d1">llvm::TargetMachine::TargetCPU</a></div><div class="ttdeci">std::string TargetCPU</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00085">TargetMachine.h:85</a></div></div>
<div class="ttc" id="LegacyPassManager_8h_html"><div class="ttname"><a href="LegacyPassManager_8h.html">LegacyPassManager.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetMachine_html_a9d7f0e9995c6d0b312d1fc1b3110fe67"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a9d7f0e9995c6d0b312d1fc1b3110fe67">llvm::RISCVTargetMachine::getTargetTransformInfo</a></div><div class="ttdeci">TargetTransformInfo getTargetTransformInfo(const Function &amp;F) override</div><div class="ttdoc">Get a TargetTransformInfo implementation for the target. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00109">RISCVTargetMachine.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_aa03af50526469136312b496ed6b05863"><div class="ttname"><a href="classllvm_1_1Optional.html#aa03af50526469136312b496ed6b05863">llvm::Optional::hasValue</a></div><div class="ttdeci">bool hasValue() const</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00259">Optional.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1MCTargetOptions_html_abe45569eb1fc361fe06c7eaa6eb560d2"><div class="ttname"><a href="classllvm_1_1MCTargetOptions.html#abe45569eb1fc361fe06c7eaa6eb560d2">llvm::MCTargetOptions::getABIName</a></div><div class="ttdeci">StringRef getABIName() const</div><div class="ttdoc">getABIName - If this returns a non-empty string this represents the textual name of the ABI that we w...</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetOptions_8cpp_source.html#l00021">MCTargetOptions.cpp:21</a></div></div>
<div class="ttc" id="classllvm_1_1IRTranslator_html"><div class="ttname"><a href="classllvm_1_1IRTranslator.html">llvm::IRTranslator</a></div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8h_source.html#l00061">IRTranslator.h:61</a></div></div>
<div class="ttc" id="RISCVTargetTransformInfo_8h_html"><div class="ttname"><a href="RISCVTargetTransformInfo_8h.html">RISCVTargetTransformInfo.h</a></div><div class="ttdoc">This file defines a TargetTransformInfo::Concept conforming object specific to the RISC-V target mach...</div></div>
<div class="ttc" id="classllvm_1_1Attribute_html_a968930aea9d9efa8d46dd890fce75643"><div class="ttname"><a href="classllvm_1_1Attribute.html#a968930aea9d9efa8d46dd890fce75643">llvm::Attribute::getValueAsString</a></div><div class="ttdeci">StringRef getValueAsString() const</div><div class="ttdoc">Return the attribute&amp;#39;s value as a string. </div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l00220">Attributes.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a9e0d7431e635bbbf753602d214d89f0e"><div class="ttname"><a href="classllvm_1_1Triple.html#a9e0d7431e635bbbf753602d214d89f0e">llvm::Triple::isArch64Bit</a></div><div class="ttdeci">bool isArch64Bit() const</div><div class="ttdoc">Test whether the architecture is 64-bit. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8cpp_source.html#l01298">Triple.cpp:1298</a></div></div>
<div class="ttc" id="RISCVTargetMachine_8cpp_html_ae3c418cd5fe0840dee5cedc2cd25d4cc"><div class="ttname"><a href="RISCVTargetMachine_8cpp.html#ae3c418cd5fe0840dee5cedc2cd25d4cc">computeDataLayout</a></div><div class="ttdeci">static StringRef computeDataLayout(const Triple &amp;TT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00043">RISCVTargetMachine.cpp:43</a></div></div>
<div class="ttc" id="RISCVTargetObjectFile_8h_html"><div class="ttname"><a href="RISCVTargetObjectFile_8h.html">RISCVTargetObjectFile.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="namespacellvm_html_a5a549303bf280815782bf81577d58776"><div class="ttname"><a href="namespacellvm.html#a5a549303bf280815782bf81577d58776">llvm::createRISCVMergeBaseOffsetOptPass</a></div><div class="ttdeci">FunctionPass * createRISCVMergeBaseOffsetOptPass()</div><div class="ttdoc">Returns an instance of the Merge Base Offset Optimization pass. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVMergeBaseOffset_8cpp_source.html#l00283">RISCVMergeBaseOffset.cpp:283</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="RISCVTargetMachine_8h_html"><div class="ttname"><a href="RISCVTargetMachine_8h.html">RISCVTargetMachine.h</a></div></div>
<div class="ttc" id="namespacellvm_html_ab491632f060cc794559fe7b2fda4b763"><div class="ttname"><a href="namespacellvm.html#ab491632f060cc794559fe7b2fda4b763">llvm::createRISCVExpandPseudoPass</a></div><div class="ttdeci">FunctionPass * createRISCVExpandPseudoPass()</div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a795cc09ce82b6ef057e5400a5cee7d68"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a795cc09ce82b6ef057e5400a5cee7d68">llvm::TargetMachine::TargetFS</a></div><div class="ttdeci">std::string TargetFS</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00086">TargetMachine.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetMachine_html_ace52bc931e94c10074ade6eef99feb32"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#ace52bc931e94c10074ade6eef99feb32">llvm::RISCVTargetMachine::RISCVTargetMachine</a></div><div class="ttdeci">RISCVTargetMachine(const Target &amp;T, const Triple &amp;TT, StringRef CPU, StringRef FS, const TargetOptions &amp;Options, Optional&lt; Reloc::Model &gt; RM, Optional&lt; CodeModel::Model &gt; CM, CodeGenOpt::Level OL, bool JIT)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00059">RISCVTargetMachine.cpp:59</a></div></div>
<div class="ttc" id="IRTranslator_8h_html"><div class="ttname"><a href="IRTranslator_8h.html">IRTranslator.h</a></div><div class="ttdoc">This file declares the IRTranslator pass. </div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="RegBankSelect_8h_html"><div class="ttname"><a href="RegBankSelect_8h.html">RegBankSelect.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVTargetMachine_html_a29d52f5216630967e27a763c1cdf2504"><div class="ttname"><a href="classllvm_1_1RISCVTargetMachine.html#a29d52f5216630967e27a763c1cdf2504">llvm::RISCVTargetMachine::createPassConfig</a></div><div class="ttdeci">TargetPassConfig * createPassConfig(PassManagerBase &amp;PM) override</div><div class="ttdoc">Create a pass configuration object to be used by addPassToEmitX methods for generating a pipeline of ...</div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetMachine_8cpp_source.html#l00135">RISCVTargetMachine.cpp:135</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a3fe81bf8ec280aadc0e37a4b11408fa6"><div class="ttname"><a href="classllvm_1_1Function.html#a3fe81bf8ec280aadc0e37a4b11408fa6">llvm::Function::getFnAttribute</a></div><div class="ttdeci">Attribute getFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return the attribute for the given attribute kind. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00333">Function.h:333</a></div></div>
<div class="ttc" id="namespacellvm_html_aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4"><div class="ttname"><a href="namespacellvm.html#aa85ac650785a53f42a7c2be9b789e21aa7a174c5ecacde605b3eab3f7996ab6c4">llvm::TT</a></div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInstrInfo_8h_source.html#l00496">ARMBaseInstrInfo.h:496</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MDString_html"><div class="ttname"><a href="classllvm_1_1MDString.html">llvm::MDString</a></div><div class="ttdoc">A single uniqued string. </div><div class="ttdef"><b>Definition:</b> <a href="Metadata_8h_source.html#l00604">Metadata.h:604</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="classllvm_1_1RISCVELFTargetObjectFile_html"><div class="ttname"><a href="classllvm_1_1RISCVELFTargetObjectFile.html">llvm::RISCVELFTargetObjectFile</a></div><div class="ttdoc">This implementation is used for RISCV ELF targets. </div><div class="ttdef"><b>Definition:</b> <a href="RISCVTargetObjectFile_8h_source.html#l00018">RISCVTargetObjectFile.h:18</a></div></div>
<div class="ttc" id="TargetTransformInfo_8h_html"><div class="ttname"><a href="TargetTransformInfo_8h.html">TargetTransformInfo.h</a></div><div class="ttdoc">This pass exposes codegen information to IR-level passes. </div></div>
<div class="ttc" id="CodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="namespacellvm_html_aac70ae2b103201c54db337ea53995270"><div class="ttname"><a href="namespacellvm.html#aac70ae2b103201c54db337ea53995270">llvm::createAtomicExpandPass</a></div><div class="ttdeci">FunctionPass * createAtomicExpandPass()</div></div>
<div class="ttc" id="namespacellvm_html_aa096f48562c0dd3a59ef81dd9126239a"><div class="ttname"><a href="namespacellvm.html#aa096f48562c0dd3a59ef81dd9126239a">llvm::initializeGlobalISel</a></div><div class="ttdeci">void initializeGlobalISel(PassRegistry &amp;)</div><div class="ttdoc">Initialize all passes linked into the GlobalISel library. </div><div class="ttdef"><b>Definition:</b> <a href="GlobalISel_8cpp_source.html#l00018">GlobalISel.cpp:18</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:12:45 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
