Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L hnicx -L cpm5n --snapshot tb_permiso3_paseo_behav xil_defaultlib.tb_permiso3_paseo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.permiso_unit
Compiling module xil_defaultlib.elevator_moore
Compiling module xil_defaultlib.top_elevator
Compiling module xil_defaultlib.tb_permiso3_paseo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_permiso3_paseo_behav
