Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Nov  7 21:57:33 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file /home/gsaied/Desktop/verilog_rtl/pool/pool_sv/timing.rpt
| Design       : pool
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.774        0.000                      0                 2014        0.089        0.000                      0                 2014        4.650        0.000                       0                  1003  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.774        0.000                      0                 1012        0.089        0.000                      0                 1012        4.650        0.000                       0                  1003  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      7.519        0.000                      0                 1002        1.709        0.000                      0                 1002  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 level6_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1002, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  level6_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  level6_reg[6]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[0]
                                                                      r  pool_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -3.000     6.965    
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                  2.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 level1_reg[0][12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level2_reg[0][13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.202ns (65.670%)  route 0.106ns (34.330%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098     0.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253     0.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=1002, unplaced)      0.114     0.491    clk_IBUF_BUFG
                         FDCE                                         r  level1_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.104     0.595 r  level1_reg[0][12]/Q
                         net (fo=2, unplaced)         0.106     0.701    level1_reg[0]__0[12]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.098     0.799 r  level2_reg[0][15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.799    p_29_out[13]
                         FDCE                                         r  level2_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.263     0.263 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.267     0.530    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.030     0.560 r  clk_IBUF_BUFG_inst/O
                         net (fo=1002, unplaced)      0.259     0.819    clk_IBUF_BUFG
                         FDCE                                         r  level2_reg[0][13]/C
                         clock pessimism             -0.183     0.636    
                         FDCE (Hold_fdce_C_D)         0.074     0.710    level2_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.799    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.349         10.000      8.651                clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDCE/C   n/a            0.350         5.000       4.650                level1_reg[10][1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650                level1_reg[10][1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.709ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level2_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.298ns (35.362%)  route 0.546ns (64.638%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 10.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
                         IBUF (Prop_ibuf_I_O)         0.263     2.263 r  rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.267     2.530    rst_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.035     2.565 f  level2[15][15]_i_2/O
                         net (fo=176, unplaced)       0.279     2.844    level2[15][15]_i_2_n_0
                         FDCE                                         f  level2_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.098    10.098 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.253    10.351    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026    10.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=1002, unplaced)      0.114    10.491    clk_IBUF_BUFG
                         FDCE                                         r  level2_reg[0][12]/C
                         clock pessimism              0.000    10.491    
                         clock uncertainty           -0.035    10.456    
                         FDCE (Recov_fdce_C_CLR)     -0.093    10.363    level2_reg[0][12]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  7.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.709ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            level4_reg[0][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.481ns (37.240%)  route 0.810ns (62.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  2.000     2.000    
                                                      0.000     2.000 r  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
                         IBUF (Prop_ibuf_I_O)         0.445     2.445 r  rst_IBUF_inst/O
                         net (fo=10, unplaced)        0.413     2.857    rst_IBUF
                         LUT1 (Prop_lut1_I0_O)        0.036     2.893 f  level4[3][15]_i_2/O
                         net (fo=42, unplaced)        0.397     3.290    level4[3][15]_i_2_n_0
                         FDCE                                         f  level4_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=1002, unplaced)      0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  level4_reg[0][12]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.692    
                         FDCE (Remov_fdce_C_CLR)     -0.111     1.581    level4_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           3.290    
  -------------------------------------------------------------------
                         slack                                  1.709    





