#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 27 17:42:37 2025
# Process ID: 24508
# Current directory: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1
# Command line: vivado.exe -log CALCULATOR_UNIT.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CALCULATOR_UNIT.tcl
# Log file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/CALCULATOR_UNIT.vds
# Journal file: C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CALCULATOR_UNIT.tcl -notrace
Command: synth_design -top CALCULATOR_UNIT -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1006.566 ; gain = 234.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CALCULATOR_UNIT' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:26]
INFO: [Synth 8-3491] module 'xbip_dsp48_macro_0' declared at 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-24508-Ido/realtime/xbip_dsp48_macro_0_stub.v:6' bound to instance 'DUT_DSP' of component 'xbip_dsp48_macro_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:62]
INFO: [Synth 8-6157] synthesizing module 'xbip_dsp48_macro_0' [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-24508-Ido/realtime/xbip_dsp48_macro_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xbip_dsp48_macro_0' (1#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/.Xil/Vivado-24508-Ido/realtime/xbip_dsp48_macro_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'CALCULATOR_UNIT' (2#1) [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:26]
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[42] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[41] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[40] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[39] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[38] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[37] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[36] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[35] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[34] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[33] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[32] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[31] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[30] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[29] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[28] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[27] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[26] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[25] driven by constant 0
WARNING: [Synth 8-3331] design CALCULATOR_UNIT has unconnected port SEL[1]
WARNING: [Synth 8-3331] design CALCULATOR_UNIT has unconnected port SEL[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1079.199 ; gain = 307.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1079.199 ; gain = 307.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1079.199 ; gain = 307.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1079.199 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'DUT_DSP'
Finished Parsing XDC File [c:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0/xbip_dsp48_macro_0_in_context.xdc] for cell 'DUT_DSP'
Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1169.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1169.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for DUT_DSP. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'SUM_RESULT_reg' and it is trimmed from '43' to '25' bits. [C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.srcs/sources_1/new/CALCULATOR_UNIT.vhd:122]
INFO: [Synth 8-802] inferred FSM for state register 'DIVISION_STATE_reg' in module 'CALCULATOR_UNIT'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE1 |                              001 |                              001
                 iSTATE2 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                  iSTATE |                              100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'DIVISION_STATE_reg' using encoding 'sequential' in module 'CALCULATOR_UNIT'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   4 Input     25 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CALCULATOR_UNIT 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   4 Input     25 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[42] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[41] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[40] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[39] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[38] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[37] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[36] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[35] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[34] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[33] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[32] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[31] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[30] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[29] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[28] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[27] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[26] driven by constant 0
WARNING: [Synth 8-3917] design CALCULATOR_UNIT has port DATA_OUT[25] driven by constant 0
WARNING: [Synth 8-3331] design CALCULATOR_UNIT has unconnected port SEL[1]
WARNING: [Synth 8-3331] design CALCULATOR_UNIT has unconnected port SEL[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1169.016 ; gain = 396.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.402 ; gain = 401.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |xbip_dsp48_macro_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |xbip_dsp48_macro_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |     6|
|4     |LUT1               |     1|
|5     |LUT2               |    19|
|6     |LUT3               |    53|
|7     |LUT4               |    30|
|8     |LUT5               |    22|
|9     |LUT6               |    34|
|10    |FDRE               |   209|
|11    |IBUF               |    47|
|12    |OBUF               |    43|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   508|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1179.164 ; gain = 317.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1179.164 ; gain = 407.043
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1191.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1196.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1196.707 ; gain = 706.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1196.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab15/lab15.runs/synth_1/CALCULATOR_UNIT.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CALCULATOR_UNIT_utilization_synth.rpt -pb CALCULATOR_UNIT_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 27 17:43:01 2025...
