#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon May  5 13:01:22 2025
# Process ID         : 26992
# Current directory  : C:/Users/Olayi/ECE_526_Design_Filter/TOP
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent25428 C:\Users\Olayi\ECE_526_Design_Filter\TOP\TOP.xpr
# Log file           : C:/Users/Olayi/ECE_526_Design_Filter/TOP/vivado.log
# Journal file       : C:/Users/Olayi/ECE_526_Design_Filter/TOP\vivado.jou
# Running On         : Qboy
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) 7 150U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 14645 MB
# Total Virtual      : 31521 MB
# Available Virtual  : 5000 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1595.809 ; gain = 375.496
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.sim/sim_1/behav/xsim/simulate.log"
open_project C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
open_project C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_simple_IIR_Filter'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_simple_IIR_Filter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_simple_IIR_Filter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.srcs/sources_1/new/simple_IIR_Filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_IIR_Filter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.srcs/sim_1/new/IIR_Filter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_simple_IIR_Filter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_simple_IIR_Filter_behav xil_defaultlib.tb_simple_IIR_Filter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_simple_IIR_Filter_behav xil_defaultlib.tb_simple_IIR_Filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simple_IIR_Filter
Compiling module xil_defaultlib.tb_simple_IIR_Filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_simple_IIR_Filter_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_simple_IIR_Filter_behav -key {Behavioral:sim_1:Functional:tb_simple_IIR_Filter} -tclbatch {tb_simple_IIR_Filter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_simple_IIR_Filter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 200us
$stop called at time : 58 us : File "C:/Users/Olayi/ECE_526_Design_Filter/IIR_Filter/IIR_Filter.srcs/sim_1/new/IIR_Filter_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_simple_IIR_Filter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1666.906 ; gain = 13.582
current_project Sampling
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Sample_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Sample_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim/test_signal.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim/test_signal.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim/test_signal_t.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sample_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.srcs/sources_1/new/Sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.srcs/sim_1/new/Sample_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sample_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sample_tb_behav xil_defaultlib.Sample_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Users/Olayi/.Xilinx/xinstall/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sample_tb_behav xil_defaultlib.Sample_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Sample
Compiling module xil_defaultlib.Sample_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sample_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sample_tb_behav -key {Behavioral:sim_1:Functional:Sample_tb} -tclbatch {Sample_tb.tcl} -view {C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sample_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sample_tb_behav.wcfg
source Sample_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 150ms
S File opened successfully.
0000
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
8166
f9ea
7277
45d7
4b99
2efb
1f4c
098f
ff29
f5d7
f46e
fee5
034e
0938
f500
f174
ab0f
0000
54f1
0e8c
0b00
f6c8
fcb2
011b
0b92
0a29
00d7
f671
e0b4
d105
b467
ba29
8d89
0616
7e9a
51dd
5770
3a8f
2a8b
1468
098a
ffb0
fdb0
0780
0b36
1060
fb5c
f6fb
afb7
03c3
57c9
1073
0bf4
f6c8
fbbd
ff34
08bb
0666
fc2e
f0ea
da58
c9dd
ac7f
b18e
8447
fc3d
7439
4704
4c30
2efb
1eb5
0862
fd68
f383
f18d
fb7a
ff60
04cc
f01d
ec23
a556
f9ea
4e87
07d7
040d
efa0
f561
f9ad
0412
02a3
f957
ef03
d963
c9dd
ad73
b375
871f
0000
78e1
4c8b
528d
3623
269d
10fd
06a9
fd5d
fbee
0653
0a9f
1060
fbf3
f829
b179
0616
5aaa
13dd
0fe3
fb34
00a0
0486
0e73
0c7d
0298
f79e
e14b
d105
b3d0
b8fc
8bc7
03c3
7bb9
4e72
5381
3623
25a8
0f16
03d2
f99a
f745
00cc
0443
0938
f40c
ef8d
a837
fc3d
5049
0905
04a4
efa0
f4ca
f880
0250
0050
f676
eb98
d575
c571
a890
ae23
$finish called at time : 128447500 ns : File "C:/Users/Olayi/ECE_526_Design_Filter/Sampling/Sampling.srcs/sim_1/new/Sample_tb.v" Line 69
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sample_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 150ms
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.223 ; gain = 17.004
current_project TOP
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Olayi/ECE_526_Design_Filter/TOP/TOP.sim/sim_1/behav/xsim/simulate.log"
