Release 6.3.03i - xst G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.82 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.82 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: tri_level_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : tri_level_module.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : tri_level_module
Output Format                      : NGC
Target Device                      : xc3s200-5-pq208

---- Source Options
Top Module Name                    : tri_level_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : tri_level_module.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd in Library work.
Architecture behavioral of Entity sync_genlock_regen is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd in Library work.
Architecture behavioral of Entity reset_sequencer is up to date.
Compiling vhdl file F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd in Library work.
Entity <tri_level_module> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tri_level_module> (Architecture <behavioral>).
    Set property "clock_signal = yes" for signal <f148g1>.
    Set property "clock_signal = yes" for signal <f148g2>.
    Set property "clock_signal = yes" for signal <f148g3>.
    Set property "clock_signal = yes" for signal <f148g4>.
WARNING:Xst:819 - F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd line 172: The following signals are missing in the process sensitivity list:
   mreset_i.
Entity <tri_level_module> analyzed. Unit <tri_level_module> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 9900000
	sync_delay = 9899995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen> generated.

Analyzing generic Entity <sync_genlock_regen> (Architecture <behavioral>).
	sync_period = 23760000
	sync_delay = 23759995
Entity <sync_genlock_regen> analyzed. Unit <sync_genlock_regen0> generated.

Analyzing Entity <reset_sequencer> (Architecture <behavioral>).
Entity <reset_sequencer> analyzed. Unit <reset_sequencer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <reset_sequencer>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Reset_sequencer.vhd.
    Register <tick_160ms_o> equivalent to <tick_160ms> has been removed
    Found 1-bit register for signal <reset_genmon_o>.
    Found 1-bit register for signal <reset_genlock_o>.
    Found 6-bit down counter for signal <reset_delay_count>.
    Found 1-bit register for signal <reset_genlock>.
    Found 6-bit down counter for signal <reset_genmon_delay_count>.
    Found 1-bit register for signal <tick_160ms>.
    Found 25-bit down counter for signal <tick_160ms_count>.
    Summary:
	inferred   3 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <reset_sequencer> synthesized.


Synthesizing Unit <sync_genlock_regen0>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen0> synthesized.


Synthesizing Unit <sync_genlock_regen>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/sync_genlock_regen.vhd.
    Found 1-bit register for signal <genlock_resync_o>.
    Found 1-bit register for signal <sync_clean_o>.
    Found 1-bit register for signal <genlock_ok_o>.
    Found 26-bit subtractor for signal <$n0040> created at line 121.
    Found 3-bit updown counter for signal <genlock_error_count>.
    Found 1-bit register for signal <illegal_pulse>.
    Found 1-bit register for signal <illegal_pulse_temp>.
    Found 1-bit register for signal <lookat_sync_pulse>.
    Found 1-bit register for signal <lookat_sync_pulse_delayed>.
    Found 1-bit register for signal <no_pulse>.
    Found 1-bit register for signal <no_pulse_temp>.
    Found 1-bit register for signal <sync_1_delayed>.
    Found 1-bit register for signal <sync_2_delayed>.
    Found 26-bit register for signal <sync_count>.
    Found 26-bit down counter for signal <sync_delay_count>.
    Found 1-bit register for signal <sync_pulse>.
    Found 1-bit register for signal <sync_pulse_delayed>.
    Found 1-bit register for signal <window_end>.
    Found 1-bit register for signal <window_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <sync_genlock_regen> synthesized.


Synthesizing Unit <tri_level_module>.
    Related source file is F:/PT8611/Xilinx/fpga_version/v5_debug/Genlock_monitoring/Tri_Level_Module.vhd.
WARNING:Xst:1780 - Signal <flashcount> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g1> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg3_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g2> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g3> is never used or assigned.
WARNING:Xst:1780 - Signal <f148g4> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tp1> is never used or assigned.
WARNING:Xst:1780 - Signal <tp2> is never used or assigned.
WARNING:Xst:1780 - Signal <tp3> is never used or assigned.
WARNING:Xst:1780 - Signal <tp4> is never used or assigned.
WARNING:Xst:1780 - Signal <not_clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <ref2398> is never used or assigned.
WARNING:Xst:1780 - Signal <updown> is never used or assigned.
WARNING:Xst:646 - Signal <f8g_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <which_led> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg2_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <clk1_sel> is never used or assigned.
WARNING:Xst:646 - Signal <tick_160ms> is assigned but never used.
WARNING:Xst:1780 - Signal <not_clk4_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2_sel> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg4_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <tsg1_ok> is never used or assigned.
WARNING:Xst:1780 - Signal <ref24> is never used or assigned.
WARNING:Xst:1780 - Signal <ref30> is never used or assigned.
WARNING:Xst:646 - Signal <f4m_clean> is assigned but never used.
WARNING:Xst:1780 - Signal <clk3_sel> is never used or assigned.
    Found 1-bit register for signal <led2_o>.
    Found 1-bit register for signal <led3_o>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <tri_level_module> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 26-bit subtractor                 : 2
# Counters                         : 7
 26-bit down counter               : 2
 6-bit down counter                : 2
 3-bit updown counter              : 2
 25-bit down counter               : 1
# Registers                        : 38
 1-bit register                    : 36
 26-bit register                   : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f4m_genlock_monitor>.
WARNING:Xst:1291 - FF/Latch <sync_clean_o> is unconnected in block <f8g_genlock_monitor>.

Optimizing unit <tri_level_module> ...

Optimizing unit <sync_genlock_regen> ...

Optimizing unit <sync_genlock_regen0> ...

Optimizing unit <reset_sequencer> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <f4m_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
WARNING:Xst:1291 - FF/Latch <f8g_genlock_monitor_sync_clean_o> is unconnected in block <tri_level_module>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_level_module, actual ratio is 9.
FlipFlop f4m_genlock_monitor_sync_pulse has been replicated 1 time(s)
FlipFlop f8g_genlock_monitor_sync_pulse has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tri_level_module.ngr
Top Level Output File Name         : tri_level_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 12

Macro Statistics :
# Registers                        : 93
#      1-bit register              : 88
#      3-bit register              : 5
# Counters                         : 2
#      26-bit down counter         : 2
# Adders/Subtractors               : 2
#      26-bit subtractor           : 2
# Xors                             : 10
#      1-bit xor3                  : 10

Cell Usage :
# BELS                             : 616
#      GND                         : 1
#      LUT1                        : 46
#      LUT1_L                      : 52
#      LUT2                        : 16
#      LUT2_D                      : 2
#      LUT2_L                      : 37
#      LUT3                        : 38
#      LUT3_D                      : 3
#      LUT3_L                      : 71
#      LUT4                        : 54
#      LUT4_D                      : 10
#      LUT4_L                      : 8
#      MUXCY                       : 136
#      VCC                         : 1
#      XORCY                       : 141
# FlipFlops/Latches                : 183
#      FDC                         : 57
#      FDCE                        : 11
#      FDCPE                       : 52
#      FDP                         : 46
#      FDPE                        : 17
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     187  out of   1920     9%  
 Number of Slice Flip Flops:           183  out of   3840     4%  
 Number of 4 input LUTs:               337  out of   3840     8%  
 Number of bonded IOBs:                 10  out of    141     7%  
 Number of GCLKs:                        2  out of      8    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484_i                            | BUFGP                  | 70    |
f1485_i                            | BUFGP                  | 112   |
genlock_resync(genlock_resync1:O)  | NONE(*)(led2_o)        | 1     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.466ns (Maximum Frequency: 182.949MHz)
   Minimum input arrival time before clock: 2.095ns
   Maximum output required time after clock: 6.050ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1484_i'
Delay:               5.466ns (Levels of Logic = 5)
  Source:            f4m_genlock_monitor_sync_count_22 (FF)
  Destination:       f4m_genlock_monitor_sync_count_0 (FF)
  Source Clock:      f1484_i rising
  Destination Clock: f1484_i rising

  Data Path: f4m_genlock_monitor_sync_count_22 to f4m_genlock_monitor_sync_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.465  f4m_genlock_monitor_sync_count_22 (f4m_genlock_monitor_sync_count_22)
     LUT4:I0->O            1   0.479   0.240  f4m_genlock_monitor_Ker605699 (CHOICE302)
     LUT3_L:I0->LO         1   0.479   0.100  f4m_genlock_monitor_Ker6056129_SW0 (N12046)
     LUT4:I3->O            5   0.479   0.658  f4m_genlock_monitor_Ker6056129 (f4m_genlock_monitor_N6058)
     LUT3_D:I1->O         10   0.479   0.806  f4m_genlock_monitor__n00281 (f4m_genlock_monitor__n0028)
     LUT3_L:I2->LO         1   0.479   0.000  f4m_genlock_monitor__n0013<21>1 (f4m_genlock_monitor__n0013<21>)
     FDP:D                     0.176          f4m_genlock_monitor_sync_count_21
    ----------------------------------------
    Total                      5.466ns (3.197ns logic, 2.269ns route)
                                       (58.5% logic, 41.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1485_i'
Delay:               5.407ns (Levels of Logic = 5)
  Source:            f8g_genlock_monitor_sync_count_8 (FF)
  Destination:       f8g_genlock_monitor_sync_count_7 (FF)
  Source Clock:      f1485_i rising
  Destination Clock: f1485_i rising

  Data Path: f8g_genlock_monitor_sync_count_8 to f8g_genlock_monitor_sync_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.626   0.465  f8g_genlock_monitor_sync_count_8 (f8g_genlock_monitor_sync_count_8)
     LUT4:I0->O            1   0.479   0.240  f8g_genlock_monitor_Ker764049 (CHOICE327)
     LUT3:I1->O            1   0.479   0.240  f8g_genlock_monitor_Ker7640129_SW0 (N12050)
     LUT4_D:I3->O          3   0.479   0.577  f8g_genlock_monitor_Ker7640129 (f8g_genlock_monitor_N7642)
     LUT4_D:I2->O          6   0.479   0.688  f8g_genlock_monitor__n00391 (f8g_genlock_monitor__n0039)
     LUT2_L:I0->LO         1   0.479   0.000  f8g_genlock_monitor__n0013<9>1 (f8g_genlock_monitor__n0013<9>)
     FDC:D                     0.176          f8g_genlock_monitor_sync_count_9
    ----------------------------------------
    Total                      5.407ns (3.197ns logic, 2.210ns route)
                                       (59.1% logic, 40.9% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1484_i'
Offset:              2.095ns (Levels of Logic = 1)
  Source:            f4m_i (PAD)
  Destination:       f4m_genlock_monitor_sync_1_delayed (FF)
  Destination Clock: f1484_i rising

  Data Path: f4m_i to f4m_genlock_monitor_sync_1_delayed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.679   0.240  f4m_i_IBUF (f4m_i_IBUF)
     FDP:D                     0.176          f4m_genlock_monitor_sync_1_delayed
    ----------------------------------------
    Total                      2.095ns (1.855ns logic, 0.240ns route)
                                       (88.5% logic, 11.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'f1485_i'
Offset:              2.095ns (Levels of Logic = 1)
  Source:            f8g_i (PAD)
  Destination:       f8g_genlock_monitor_sync_1_delayed (FF)
  Destination Clock: f1485_i rising

  Data Path: f8g_i to f8g_genlock_monitor_sync_1_delayed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.679   0.240  f8g_i_IBUF (f8g_i_IBUF)
     FDP:D                     0.176          f8g_genlock_monitor_sync_1_delayed
    ----------------------------------------
    Total                      2.095ns (1.855ns logic, 0.240ns route)
                                       (88.5% logic, 11.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1484_i'
Offset:              6.050ns (Levels of Logic = 2)
  Source:            f4m_genlock_monitor_genlock_ok_o (FF)
  Destination:       led1_o (PAD)
  Source Clock:      f1484_i rising

  Data Path: f4m_genlock_monitor_genlock_ok_o to led1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.465  f4m_genlock_monitor_genlock_ok_o (f4m_genlock_monitor_genlock_ok_o)
     LUT2:I0->O            1   0.479   0.240  led1_o1 (led1_o_OBUF)
     OBUF:I->O                 4.240          led1_o_OBUF (led1_o)
    ----------------------------------------
    Total                      6.050ns (5.345ns logic, 0.705ns route)
                                       (88.3% logic, 11.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1485_i'
Offset:              6.050ns (Levels of Logic = 2)
  Source:            f8g_genlock_monitor_genlock_ok_o (FF)
  Destination:       led1_o (PAD)
  Source Clock:      f1485_i rising

  Data Path: f8g_genlock_monitor_genlock_ok_o to led1_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.465  f8g_genlock_monitor_genlock_ok_o (f8g_genlock_monitor_genlock_ok_o)
     LUT2:I1->O            1   0.479   0.240  led1_o1 (led1_o_OBUF)
     OBUF:I->O                 4.240          led1_o_OBUF (led1_o)
    ----------------------------------------
    Total                      6.050ns (5.345ns logic, 0.705ns route)
                                       (88.3% logic, 11.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'genlock_resync1:O'
Offset:              5.106ns (Levels of Logic = 1)
  Source:            led2_o (FF)
  Destination:       led2_o (PAD)
  Source Clock:      genlock_resync1:O rising

  Data Path: led2_o to led2_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.626   0.240  led2_o (led2_o_OBUF)
     OBUF:I->O                 4.240          led2_o_OBUF (led2_o)
    ----------------------------------------
    Total                      5.106ns (4.866ns logic, 0.240ns route)
                                       (95.3% logic, 4.7% route)

=========================================================================
CPU : 16.12 / 17.37 s | Elapsed : 16.00 / 17.00 s
 
--> 

Total memory usage is 73740 kilobytes


