
SAML10E16A_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000072ec  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .fabricationdatesection 00000004  000072ec  000072ec  000172ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .firmwarerevisionsection 00000002  000072f0  000072f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .hardwarerevisionsection 00000002  000072f4  000072f4  000172f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .partnumbersection 0000000a  000072f8  000072f8  000172f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .serialnumbersection 0000000f  00007304  00007304  00017304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .relocate     000000b4  20000000  00007314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000042c  200000b8  000073d0  000200b8  2**3
                  ALLOC
  8 .heap         00000204  200004e4  000077fc  000200b8  2**0
                  ALLOC
  9 .stack        00000400  200006e8  00007a00  000200b8  2**0
                  ALLOC
 10 .ARM.attributes 0000002c  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY
 11 .comment      00000059  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003373a  00000000  00000000  00020139  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005ae7  00000000  00000000  00053873  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000104e9  00000000  00000000  0005935a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000ea0  00000000  00000000  00069843  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000fa8  00000000  00000000  0006a6e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00022a28  00000000  00000000  0006b68b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0001c8d7  00000000  00000000  0008e0b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000971b7  00000000  00000000  000aa98a  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00002708  00000000  00000000  00141b44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	e8 0a 00 20 71 01 00 00 6f 01 00 00 6f 01 00 00     ... q...o...o...
	...
      2c:	6f 01 00 00 00 00 00 00 00 00 00 00 6f 01 00 00     o...........o...
      3c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      4c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      5c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      6c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      7c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      8c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      9c:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      ac:	6f 01 00 00 6f 01 00 00 6f 01 00 00 7d 13 00 00     o...o...o...}...
      bc:	8d 13 00 00 d1 13 00 00 13 14 00 00 65 2e 00 00     ............e...
      cc:	6f 01 00 00 7d 2e 00 00 6f 01 00 00 6f 01 00 00     o...}...o...o...
      dc:	6f 01 00 00 6f 01 00 00 6f 01 00 00 6f 01 00 00     o...o...o...o...
      ec:	6f 01 00 00 6f 01 00 00                             o...o...

000000f4 <__do_global_dtors_aux>:
      f4:	b510      	push	{r4, lr}
      f6:	f240 04b8 	movw	r4, #184	; 0xb8
      fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
      fe:	7823      	ldrb	r3, [r4, #0]
     100:	b963      	cbnz	r3, 11c <__do_global_dtors_aux+0x28>
     102:	f240 0300 	movw	r3, #0
     106:	f2c0 0300 	movt	r3, #0
     10a:	b12b      	cbz	r3, 118 <__do_global_dtors_aux+0x24>
     10c:	f247 20ec 	movw	r0, #29420	; 0x72ec
     110:	f2c0 0000 	movt	r0, #0
     114:	e000      	b.n	118 <__do_global_dtors_aux+0x24>
     116:	bf00      	nop
     118:	2301      	movs	r3, #1
     11a:	7023      	strb	r3, [r4, #0]
     11c:	bd10      	pop	{r4, pc}
     11e:	46c0      	nop			; (mov r8, r8)

00000120 <frame_dummy>:
     120:	f240 0300 	movw	r3, #0
     124:	f2c0 0300 	movt	r3, #0
     128:	b510      	push	{r4, lr}
     12a:	b14b      	cbz	r3, 140 <frame_dummy+0x20>
     12c:	f240 01bc 	movw	r1, #188	; 0xbc
     130:	f247 20ec 	movw	r0, #29420	; 0x72ec
     134:	f2c2 0100 	movt	r1, #8192	; 0x2000
     138:	f2c0 0000 	movt	r0, #0
     13c:	e000      	b.n	140 <frame_dummy+0x20>
     13e:	bf00      	nop
     140:	f247 3014 	movw	r0, #29460	; 0x7314
     144:	f2c0 0000 	movt	r0, #0
     148:	6803      	ldr	r3, [r0, #0]
     14a:	b903      	cbnz	r3, 14e <frame_dummy+0x2e>
     14c:	bd10      	pop	{r4, pc}
     14e:	f240 0300 	movw	r3, #0
     152:	f2c0 0300 	movt	r3, #0
     156:	2b00      	cmp	r3, #0
     158:	d0f8      	beq.n	14c <frame_dummy+0x2c>
     15a:	4798      	blx	r3
     15c:	e7f6      	b.n	14c <frame_dummy+0x2c>
     15e:	46c0      	nop			; (mov r8, r8)

00000160 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     160:	b510      	push	{r4, lr}
	system_init();
     162:	f240 4325 	movw	r3, #1061	; 0x425
     166:	f2c0 0300 	movt	r3, #0
     16a:	4798      	blx	r3
}
     16c:	bd10      	pop	{r4, pc}

0000016e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     16e:	e7fe      	b.n	16e <Dummy_Handler>

00000170 <Reset_Handler>:
{
     170:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
     172:	f247 3214 	movw	r2, #29460	; 0x7314
     176:	f2c0 0200 	movt	r2, #0
     17a:	f240 0300 	movw	r3, #0
     17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     182:	429a      	cmp	r2, r3
     184:	d012      	beq.n	1ac <Reset_Handler+0x3c>
     186:	f240 0300 	movw	r3, #0
     18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     18e:	f247 3214 	movw	r2, #29460	; 0x7314
     192:	f2c0 0200 	movt	r2, #0
     196:	e003      	b.n	1a0 <Reset_Handler+0x30>
                        *pDest++ = *pSrc++;
     198:	6811      	ldr	r1, [r2, #0]
     19a:	6019      	str	r1, [r3, #0]
     19c:	3304      	adds	r3, #4
     19e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     1a0:	f240 01b4 	movw	r1, #180	; 0xb4
     1a4:	f2c2 0100 	movt	r1, #8192	; 0x2000
     1a8:	428b      	cmp	r3, r1
     1aa:	d3f5      	bcc.n	198 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
     1ac:	f240 03b8 	movw	r3, #184	; 0xb8
     1b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     1b4:	e002      	b.n	1bc <Reset_Handler+0x4c>
                *pDest++ = 0;
     1b6:	2200      	movs	r2, #0
     1b8:	601a      	str	r2, [r3, #0]
     1ba:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     1bc:	f240 42e4 	movw	r2, #1252	; 0x4e4
     1c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     1c4:	4293      	cmp	r3, r2
     1c6:	d3f6      	bcc.n	1b6 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     1c8:	f240 0300 	movw	r3, #0
     1cc:	f2c0 0300 	movt	r3, #0
     1d0:	227f      	movs	r2, #127	; 0x7f
     1d2:	4393      	bics	r3, r2
     1d4:	f64e 5200 	movw	r2, #60672	; 0xed00
     1d8:	f2ce 0200 	movt	r2, #57344	; 0xe000
     1dc:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     1de:	f646 53f1 	movw	r3, #28145	; 0x6df1
     1e2:	f2c0 0300 	movt	r3, #0
     1e6:	4798      	blx	r3
        main();
     1e8:	f243 23f1 	movw	r3, #13041	; 0x32f1
     1ec:	f2c0 0300 	movt	r3, #0
     1f0:	4798      	blx	r3
     1f2:	e7fe      	b.n	1f2 <Reset_Handler+0x82>

000001f4 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     1f4:	b510      	push	{r4, lr}
}

static inline void hri_mclk_set_APBCMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC0;
     1f6:	f640 0300 	movw	r3, #2048	; 0x800
     1fa:	f2c4 0300 	movt	r3, #16384	; 0x4000
     1fe:	69da      	ldr	r2, [r3, #28]
     200:	2110      	movs	r1, #16
     202:	430a      	orrs	r2, r1
     204:	61da      	str	r2, [r3, #28]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     206:	f641 4300 	movw	r3, #7168	; 0x1c00
     20a:	f2c4 0300 	movt	r3, #16384	; 0x4000
     20e:	3130      	adds	r1, #48	; 0x30
     210:	22b8      	movs	r2, #184	; 0xb8
     212:	5099      	str	r1, [r3, r2]
	hri_mclk_set_APBCMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC0, _tc_get_timer());
     214:	f642 6319 	movw	r3, #11801	; 0x2e19
     218:	f2c0 0300 	movt	r3, #0
     21c:	4798      	blx	r3
     21e:	0002      	movs	r2, r0
     220:	f241 0100 	movw	r1, #4096	; 0x1000
     224:	f2c4 2100 	movt	r1, #16896	; 0x4200
     228:	f240 2064 	movw	r0, #612	; 0x264
     22c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     230:	f641 63f5 	movw	r3, #7925	; 0x1ef5
     234:	f2c0 0300 	movt	r3, #0
     238:	4798      	blx	r3
}
     23a:	bd10      	pop	{r4, pc}

0000023c <TIMER_2_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_2_init(void)
{
     23c:	b510      	push	{r4, lr}
}

static inline void hri_mclk_set_APBCMASK_TC2_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_TC2;
     23e:	f640 0300 	movw	r3, #2048	; 0x800
     242:	f2c4 0300 	movt	r3, #16384	; 0x4000
     246:	69da      	ldr	r2, [r3, #28]
     248:	2140      	movs	r1, #64	; 0x40
     24a:	430a      	orrs	r2, r1
     24c:	61da      	str	r2, [r3, #28]
     24e:	f641 4300 	movw	r3, #7168	; 0x1c00
     252:	f2c4 0300 	movt	r3, #16384	; 0x4000
     256:	22bc      	movs	r2, #188	; 0xbc
     258:	5099      	str	r1, [r3, r2]
	hri_mclk_set_APBCMASK_TC2_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC2_GCLK_ID, CONF_GCLK_TC2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_2, TC2, _tc_get_timer());
     25a:	f642 6319 	movw	r3, #11801	; 0x2e19
     25e:	f2c0 0300 	movt	r3, #0
     262:	4798      	blx	r3
     264:	0002      	movs	r2, r0
     266:	f641 0100 	movw	r1, #6144	; 0x1800
     26a:	f2c4 2100 	movt	r1, #16896	; 0x4200
     26e:	f240 200c 	movw	r0, #524	; 0x20c
     272:	f2c2 0000 	movt	r0, #8192	; 0x2000
     276:	f641 63f5 	movw	r3, #7925	; 0x1ef5
     27a:	f2c0 0300 	movt	r3, #0
     27e:	4798      	blx	r3
}
     280:	bd10      	pop	{r4, pc}

00000282 <FLASH_0_clock_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     282:	f640 0300 	movw	r3, #2048	; 0x800
     286:	f2c4 0300 	movt	r3, #16384	; 0x4000
     28a:	691a      	ldr	r2, [r3, #16]
     28c:	2180      	movs	r1, #128	; 0x80
     28e:	430a      	orrs	r2, r1
     290:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_NVMCTRL;
     292:	699a      	ldr	r2, [r3, #24]
     294:	397c      	subs	r1, #124	; 0x7c
     296:	430a      	orrs	r2, r1
     298:	619a      	str	r2, [r3, #24]
}
     29a:	4770      	bx	lr

0000029c <I2C_0_PORT_init>:
	//spi_m_sync_init(&SPI_0, SERCOM0);
	//SPI_0_PORT_init();
//}

void I2C_0_PORT_init(void)
{
     29c:	b5f0      	push	{r4, r5, r6, r7, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     29e:	24c0      	movs	r4, #192	; 0xc0
     2a0:	05e4      	lsls	r4, r4, #23
     2a2:	2580      	movs	r5, #128	; 0x80
     2a4:	026d      	lsls	r5, r5, #9
     2a6:	6065      	str	r5, [r4, #4]
}

static inline void hri_port_set_PINCFG_PULLEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN_Msk;
     2a8:	f243 0300 	movw	r3, #12288	; 0x3000
     2ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
     2b0:	2050      	movs	r0, #80	; 0x50
     2b2:	5c19      	ldrb	r1, [r3, r0]
     2b4:	2204      	movs	r2, #4
     2b6:	4311      	orrs	r1, r2
     2b8:	b2c9      	uxtb	r1, r1
     2ba:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     2bc:	61a5      	str	r5, [r4, #24]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2be:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     2c0:	2601      	movs	r6, #1
     2c2:	43b1      	bics	r1, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2c4:	2501      	movs	r5, #1
     2c6:	4329      	orrs	r1, r5
     2c8:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2ca:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2cc:	3818      	subs	r0, #24
     2ce:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     2d0:	270f      	movs	r7, #15
     2d2:	43b9      	bics	r1, r7
	tmp |= PORT_PMUX_PMUXE(data);
     2d4:	2702      	movs	r7, #2
     2d6:	4339      	orrs	r1, r7
     2d8:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2da:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     2dc:	2180      	movs	r1, #128	; 0x80
     2de:	0289      	lsls	r1, r1, #10
     2e0:	468c      	mov	ip, r1
     2e2:	6061      	str	r1, [r4, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN_Msk;
     2e4:	2151      	movs	r1, #81	; 0x51
     2e6:	5c5f      	ldrb	r7, [r3, r1]
     2e8:	433a      	orrs	r2, r7
     2ea:	b2d2      	uxtb	r2, r2
     2ec:	545a      	strb	r2, [r3, r1]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     2ee:	4662      	mov	r2, ip
     2f0:	61a2      	str	r2, [r4, #24]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2f2:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     2f4:	43b2      	bics	r2, r6
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2f6:	432a      	orrs	r2, r5
     2f8:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2fa:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2fc:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     2fe:	3942      	subs	r1, #66	; 0x42
     300:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     302:	2120      	movs	r1, #32
     304:	430a      	orrs	r2, r1
     306:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     308:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_UP);

	gpio_set_pin_function(I2C_SCL, PINMUX_PA17C_SERCOM1_PAD1);
}
     30a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000030c <I2C_0_CLOCK_init>:
     30c:	f641 4300 	movw	r3, #7168	; 0x1c00
     310:	f2c4 0300 	movt	r3, #16384	; 0x4000
     314:	2140      	movs	r1, #64	; 0x40
     316:	22b0      	movs	r2, #176	; 0xb0
     318:	5099      	str	r1, [r3, r2]
     31a:	3101      	adds	r1, #1
     31c:	3a08      	subs	r2, #8
     31e:	5099      	str	r1, [r3, r2]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM1;
     320:	f640 0300 	movw	r3, #2048	; 0x800
     324:	f2c4 0300 	movt	r3, #16384	; 0x4000
     328:	69da      	ldr	r2, [r3, #28]
     32a:	393d      	subs	r1, #61	; 0x3d
     32c:	430a      	orrs	r2, r1
     32e:	61da      	str	r2, [r3, #28]
void I2C_0_CLOCK_init(void)
{
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_CORE, CONF_GCLK_SERCOM1_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM1_GCLK_ID_SLOW, CONF_GCLK_SERCOM1_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM1_bit(MCLK);
}
     330:	4770      	bx	lr

00000332 <I2C_0_init>:

void I2C_0_init(void)
{
     332:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
     334:	f240 330d 	movw	r3, #781	; 0x30d
     338:	f2c0 0300 	movt	r3, #0
     33c:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM1);
     33e:	f640 0100 	movw	r1, #2048	; 0x800
     342:	f2c4 2100 	movt	r1, #16896	; 0x4200
     346:	f240 2044 	movw	r0, #580	; 0x244
     34a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     34e:	f641 5359 	movw	r3, #7513	; 0x1d59
     352:	f2c0 0300 	movt	r3, #0
     356:	4798      	blx	r3
	I2C_0_PORT_init();
     358:	f240 239d 	movw	r3, #669	; 0x29d
     35c:	f2c0 0300 	movt	r3, #0
     360:	4798      	blx	r3
}
     362:	bd10      	pop	{r4, pc}

00000364 <USART_0_CLOCK_init>:
     364:	f641 4300 	movw	r3, #7168	; 0x1c00
     368:	f2c4 0300 	movt	r3, #16384	; 0x4000
     36c:	2140      	movs	r1, #64	; 0x40
     36e:	22b4      	movs	r2, #180	; 0xb4
     370:	5099      	str	r1, [r3, r2]
     372:	3101      	adds	r1, #1
     374:	3a0c      	subs	r2, #12
     376:	5099      	str	r1, [r3, r2]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_SERCOM2;
     378:	f640 0300 	movw	r3, #2048	; 0x800
     37c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     380:	69da      	ldr	r2, [r3, #28]
     382:	3939      	subs	r1, #57	; 0x39
     384:	430a      	orrs	r2, r1
     386:	61da      	str	r2, [r3, #28]
{

	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_CORE, CONF_GCLK_SERCOM2_CORE_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, SERCOM2_GCLK_ID_SLOW, CONF_GCLK_SERCOM2_SLOW_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_mclk_set_APBCMASK_SERCOM2_bit(MCLK);
}
     388:	4770      	bx	lr

0000038a <USART_0_PORT_init>:
 * \brief USART pinmux initialization function
 *
 * Set each required pin to USART functionality
 */
void USART_0_PORT_init()
{
     38a:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     38c:	f243 0300 	movw	r3, #12288	; 0x3000
     390:	f2c4 0300 	movt	r3, #16384	; 0x4000
     394:	2248      	movs	r2, #72	; 0x48
     396:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     398:	2501      	movs	r5, #1
     39a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     39c:	2401      	movs	r4, #1
     39e:	4321      	orrs	r1, r4
     3a0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3a2:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3a4:	2034      	movs	r0, #52	; 0x34
     3a6:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     3a8:	3a39      	subs	r2, #57	; 0x39
     3aa:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     3ac:	2203      	movs	r2, #3
     3ae:	4311      	orrs	r1, r2
     3b0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3b2:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3b4:	2149      	movs	r1, #73	; 0x49
     3b6:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     3b8:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3ba:	4322      	orrs	r2, r4
     3bc:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3be:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3c0:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3c2:	393a      	subs	r1, #58	; 0x3a
     3c4:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     3c6:	2130      	movs	r1, #48	; 0x30
     3c8:	430a      	orrs	r2, r1
     3ca:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3cc:	541a      	strb	r2, [r3, r0]
	gpio_set_pin_function(USART_RX, PINMUX_PA09D_SERCOM2_PAD1);
	
	//gpio_set_pin_function(USART_TX, PINMUX_PA22D_SERCOM2_PAD0);
//
	//gpio_set_pin_function(USART_RX, PINMUX_PA23D_SERCOM2_PAD1);
}
     3ce:	bd30      	pop	{r4, r5, pc}

000003d0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     3d0:	f640 0300 	movw	r3, #2048	; 0x800
     3d4:	f2c4 0300 	movt	r3, #16384	; 0x4000
     3d8:	695a      	ldr	r2, [r3, #20]
     3da:	f240 1100 	movw	r1, #256	; 0x100
     3de:	430a      	orrs	r2, r1
     3e0:	615a      	str	r2, [r3, #20]

void WDT_0_CLOCK_init(void)
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}
     3e2:	4770      	bx	lr

000003e4 <WDT_0_init>:

void WDT_0_init(void)
{
     3e4:	b510      	push	{r4, lr}
	WDT_0_CLOCK_init();
     3e6:	f240 33d1 	movw	r3, #977	; 0x3d1
     3ea:	f2c0 0300 	movt	r3, #0
     3ee:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     3f0:	f646 6154 	movw	r1, #28244	; 0x6e54
     3f4:	f2c0 0100 	movt	r1, #0
     3f8:	2248      	movs	r2, #72	; 0x48
     3fa:	2001      	movs	r0, #1
     3fc:	f242 0389 	movw	r3, #8329	; 0x2089
     400:	f2c0 0300 	movt	r3, #0
     404:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     406:	f240 2028 	movw	r0, #552	; 0x228
     40a:	f2c2 0000 	movt	r0, #8192	; 0x2000
     40e:	f242 0300 	movw	r3, #8192	; 0x2000
     412:	f2c4 0300 	movt	r3, #16384	; 0x4000
     416:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     418:	f642 73d1 	movw	r3, #12241	; 0x2fd1
     41c:	f2c0 0300 	movt	r3, #0
     420:	4798      	blx	r3
	wdt_init(&WDT_0, WDT);
}
     422:	bd10      	pop	{r4, pc}

00000424 <system_init>:

void system_init(void)
{
     424:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     426:	f242 1337 	movw	r3, #8503	; 0x2137
     42a:	f2c0 0300 	movt	r3, #0
     42e:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     430:	22c0      	movs	r2, #192	; 0xc0
     432:	05d2      	lsls	r2, r2, #23
     434:	2480      	movs	r4, #128	; 0x80
     436:	0524      	lsls	r4, r4, #20
     438:	6054      	str	r4, [r2, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     43a:	f243 0300 	movw	r3, #12288	; 0x3000
     43e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     442:	2100      	movs	r1, #0
     444:	f2c4 0102 	movt	r1, #16386	; 0x4002
     448:	6299      	str	r1, [r3, #40]	; 0x28
     44a:	f640 0100 	movw	r1, #2048	; 0x800
     44e:	f2cc 0102 	movt	r1, #49154	; 0xc002
     452:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     454:	6054      	str	r4, [r2, #4]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN_Msk;
     456:	205b      	movs	r0, #91	; 0x5b
     458:	5c19      	ldrb	r1, [r3, r0]
     45a:	2504      	movs	r5, #4
     45c:	4329      	orrs	r1, r5
     45e:	b2c9      	uxtb	r1, r1
     460:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     462:	6194      	str	r4, [r2, #24]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     464:	5c1c      	ldrb	r4, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     466:	2101      	movs	r1, #1
     468:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     46a:	541c      	strb	r4, [r3, r0]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     46c:	3025      	adds	r0, #37	; 0x25
     46e:	6190      	str	r0, [r2, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     470:	6090      	str	r0, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     472:	f2c4 0000 	movt	r0, #16384	; 0x4000
     476:	6298      	str	r0, [r3, #40]	; 0x28
     478:	20c0      	movs	r0, #192	; 0xc0
     47a:	0600      	lsls	r0, r0, #24
     47c:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47e:	2547      	movs	r5, #71	; 0x47
     480:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     482:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     484:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     486:	f640 0400 	movw	r4, #2048	; 0x800
     48a:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     48c:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     48e:	f2c4 0400 	movt	r4, #16384	; 0x4000
     492:	629c      	str	r4, [r3, #40]	; 0x28
     494:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     496:	3504      	adds	r5, #4
     498:	5d5c      	ldrb	r4, [r3, r5]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     49a:	438c      	bics	r4, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     49c:	555c      	strb	r4, [r3, r5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     49e:	f240 4400 	movw	r4, #1024	; 0x400
     4a2:	6154      	str	r4, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     4a4:	6094      	str	r4, [r2, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     4a6:	f240 4200 	movw	r2, #1024	; 0x400
     4aa:	f2c4 0200 	movt	r2, #16384	; 0x4000
     4ae:	629a      	str	r2, [r3, #40]	; 0x28
     4b0:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     4b2:	204a      	movs	r0, #74	; 0x4a
     4b4:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN_Msk;
     4b6:	438a      	bics	r2, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     4b8:	541a      	strb	r2, [r3, r0]
	                   false);
	// Set pin direction to output
	gpio_set_pin_direction(DE, GPIO_DIRECTION_OUT);
	gpio_set_pin_function(DE, GPIO_PIN_FUNCTION_OFF);

	FLASH_0_clock_init();
     4ba:	f240 2383 	movw	r3, #643	; 0x283
     4be:	f2c0 0300 	movt	r3, #0
     4c2:	4798      	blx	r3
	FLASH_0_init();
     4c4:	f242 13e3 	movw	r3, #8675	; 0x21e3
     4c8:	f2c0 0300 	movt	r3, #0
     4cc:	4798      	blx	r3

	TIMER_0_init();
     4ce:	f240 13f5 	movw	r3, #501	; 0x1f5
     4d2:	f2c0 0300 	movt	r3, #0
     4d6:	4798      	blx	r3
	TIMER_2_init();
     4d8:	f240 233d 	movw	r3, #573	; 0x23d
     4dc:	f2c0 0300 	movt	r3, #0
     4e0:	4798      	blx	r3

	//SPI_0_init();

	I2C_0_init();
     4e2:	f240 3333 	movw	r3, #819	; 0x333
     4e6:	f2c0 0300 	movt	r3, #0
     4ea:	4798      	blx	r3

	USART_0_CLOCK_init();
     4ec:	f240 3365 	movw	r3, #869	; 0x365
     4f0:	f2c0 0300 	movt	r3, #0
     4f4:	4798      	blx	r3
	USART_0_init();
     4f6:	f642 6395 	movw	r3, #11925	; 0x2e95
     4fa:	f2c0 0300 	movt	r3, #0
     4fe:	4798      	blx	r3
	USART_0_PORT_init();
     500:	f240 338b 	movw	r3, #907	; 0x38b
     504:	f2c0 0300 	movt	r3, #0
     508:	4798      	blx	r3

	WDT_0_init();
     50a:	f240 33e5 	movw	r3, #997	; 0x3e5
     50e:	f2c0 0300 	movt	r3, #0
     512:	4798      	blx	r3
}
     514:	bd70      	pop	{r4, r5, r6, pc}

00000516 <FLASH_0_write_mbConfig>:
//uint8_t *mbConfig_ptr = mbConfig;

#define DATAFLASH_ADDR_DATA           _U_(0x00400100)       /**< DATAFLASH base address (type: flash)*/

void FLASH_0_write_mbConfig(void)
{	
     516:	b510      	push	{r4, lr}
     518:	b092      	sub	sp, #72	; 0x48
	CRITICAL_SECTION_ENTER();
     51a:	a801      	add	r0, sp, #4
     51c:	f641 4389 	movw	r3, #7305	; 0x1c89
     520:	f2c0 0300 	movt	r3, #0
     524:	4798      	blx	r3
	uint8_t write_check[DATAFLASH_PAGE_SIZE];	// DATAFLASH_PAGE_SIZE = 64 bytes
	FLASH_0_read(DATAFLASH_ADDR, write_check, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     526:	2480      	movs	r4, #128	; 0x80
     528:	03e4      	lsls	r4, r4, #15
     52a:	2240      	movs	r2, #64	; 0x40
     52c:	a902      	add	r1, sp, #8
     52e:	0020      	movs	r0, r4
     530:	f242 23f1 	movw	r3, #8945	; 0x22f1
     534:	f2c0 0300 	movt	r3, #0
     538:	4798      	blx	r3
	//while  ( !(memcmp(write_check, mbConfig, sizeof(mbConfig)) == 0) ) //(!(write_check==mbConfig))
	//{
		FLASH_0_erase_row(DATAFLASH_ADDR);
     53a:	0020      	movs	r0, r4
     53c:	f242 2355 	movw	r3, #8789	; 0x2255
     540:	f2c0 0300 	movt	r3, #0
     544:	4798      	blx	r3
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_LOAD_Msk) >> NVMCTRL_STATUS_LOAD_Pos;
}

static inline bool hri_nvmctrl_get_STATUS_READY_bit(const void *const hw)
{
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY_Msk) >> NVMCTRL_STATUS_READY_Pos;
     546:	f244 0300 	movw	r3, #16384	; 0x4000
     54a:	f2c4 1300 	movt	r3, #16640	; 0x4100
     54e:	8b1b      	ldrh	r3, [r3, #24]
		while (!hri_nvmctrl_get_STATUS_READY_bit(NVMCTRL)) {;}
     550:	075b      	lsls	r3, r3, #29
     552:	d5f8      	bpl.n	546 <FLASH_0_write_mbConfig+0x30>
		FLASH_0_write_page(DATAFLASH_ADDR, mbConfig, DATAFLASH_PAGE_SIZE);
     554:	f240 21c0 	movw	r1, #704	; 0x2c0
     558:	f2c2 0100 	movt	r1, #8192	; 0x2000
     55c:	2480      	movs	r4, #128	; 0x80
     55e:	03e4      	lsls	r4, r4, #15
     560:	2240      	movs	r2, #64	; 0x40
     562:	0020      	movs	r0, r4
     564:	f242 23bd 	movw	r3, #8893	; 0x22bd
     568:	f2c0 0300 	movt	r3, #0
     56c:	4798      	blx	r3
		FLASH_0_read(DATAFLASH_ADDR, write_check, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     56e:	2240      	movs	r2, #64	; 0x40
     570:	a902      	add	r1, sp, #8
     572:	0020      	movs	r0, r4
     574:	f242 23f1 	movw	r3, #8945	; 0x22f1
     578:	f2c0 0300 	movt	r3, #0
     57c:	4798      	blx	r3
	//}
	CRITICAL_SECTION_LEAVE();
     57e:	a801      	add	r0, sp, #4
     580:	f641 4397 	movw	r3, #7319	; 0x1c97
     584:	f2c0 0300 	movt	r3, #0
     588:	4798      	blx	r3
};
     58a:	b012      	add	sp, #72	; 0x48
     58c:	bd10      	pop	{r4, pc}

0000058e <FLASH_0_read_mbConfig>:

void FLASH_0_read_mbConfig(void)
{	
     58e:	b500      	push	{lr}
     590:	b083      	sub	sp, #12
	CRITICAL_SECTION_ENTER();
     592:	a801      	add	r0, sp, #4
     594:	f641 4389 	movw	r3, #7305	; 0x1c89
     598:	f2c0 0300 	movt	r3, #0
     59c:	4798      	blx	r3
	FLASH_0_read(DATAFLASH_ADDR, mbConfig, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     59e:	f240 21c0 	movw	r1, #704	; 0x2c0
     5a2:	f2c2 0100 	movt	r1, #8192	; 0x2000
     5a6:	2240      	movs	r2, #64	; 0x40
     5a8:	2080      	movs	r0, #128	; 0x80
     5aa:	03c0      	lsls	r0, r0, #15
     5ac:	f242 23f1 	movw	r3, #8945	; 0x22f1
     5b0:	f2c0 0300 	movt	r3, #0
     5b4:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE();
     5b6:	a801      	add	r0, sp, #4
     5b8:	f641 4397 	movw	r3, #7319	; 0x1c97
     5bc:	f2c0 0300 	movt	r3, #0
     5c0:	4798      	blx	r3
};
     5c2:	b003      	add	sp, #12
     5c4:	bd00      	pop	{pc}

000005c6 <FLASH_0_write_mbConfig_RecoveryData>:

void FLASH_0_write_mbConfig_RecoveryData(void)
{
     5c6:	b510      	push	{r4, lr}
     5c8:	b092      	sub	sp, #72	; 0x48
	CRITICAL_SECTION_ENTER();
     5ca:	a801      	add	r0, sp, #4
     5cc:	f641 4389 	movw	r3, #7305	; 0x1c89
     5d0:	f2c0 0300 	movt	r3, #0
     5d4:	4798      	blx	r3
	uint8_t write_check[DATAFLASH_PAGE_SIZE];	// DATAFLASH_PAGE_SIZE = 64 bytes
	FLASH_0_read(DATAFLASH_ADDR_DATA, write_check, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     5d6:	f240 1400 	movw	r4, #256	; 0x100
     5da:	f2c0 0440 	movt	r4, #64	; 0x40
     5de:	2240      	movs	r2, #64	; 0x40
     5e0:	a902      	add	r1, sp, #8
     5e2:	0020      	movs	r0, r4
     5e4:	f242 23f1 	movw	r3, #8945	; 0x22f1
     5e8:	f2c0 0300 	movt	r3, #0
     5ec:	4798      	blx	r3
	//while  ( !(memcmp(write_check, mbConfig, sizeof(mbConfig)) == 0) ) //(!(write_check==mbConfig))
	//{
	FLASH_0_erase_row(DATAFLASH_ADDR_DATA);
     5ee:	0020      	movs	r0, r4
     5f0:	f242 2355 	movw	r3, #8789	; 0x2255
     5f4:	f2c0 0300 	movt	r3, #0
     5f8:	4798      	blx	r3
     5fa:	f244 0300 	movw	r3, #16384	; 0x4000
     5fe:	f2c4 1300 	movt	r3, #16640	; 0x4100
     602:	8b1b      	ldrh	r3, [r3, #24]
	while (!hri_nvmctrl_get_STATUS_READY_bit(NVMCTRL)) {;}
     604:	075b      	lsls	r3, r3, #29
     606:	d5f8      	bpl.n	5fa <FLASH_0_write_mbConfig_RecoveryData+0x34>
	FLASH_0_write_page(DATAFLASH_ADDR_DATA, mbConfig2, DATAFLASH_PAGE_SIZE);
     608:	f240 2180 	movw	r1, #640	; 0x280
     60c:	f2c2 0100 	movt	r1, #8192	; 0x2000
     610:	f240 1400 	movw	r4, #256	; 0x100
     614:	f2c0 0440 	movt	r4, #64	; 0x40
     618:	2240      	movs	r2, #64	; 0x40
     61a:	0020      	movs	r0, r4
     61c:	f242 23bd 	movw	r3, #8893	; 0x22bd
     620:	f2c0 0300 	movt	r3, #0
     624:	4798      	blx	r3
	FLASH_0_read(DATAFLASH_ADDR_DATA, write_check, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     626:	2240      	movs	r2, #64	; 0x40
     628:	a902      	add	r1, sp, #8
     62a:	0020      	movs	r0, r4
     62c:	f242 23f1 	movw	r3, #8945	; 0x22f1
     630:	f2c0 0300 	movt	r3, #0
     634:	4798      	blx	r3
	//}
	CRITICAL_SECTION_LEAVE();
     636:	a801      	add	r0, sp, #4
     638:	f641 4397 	movw	r3, #7319	; 0x1c97
     63c:	f2c0 0300 	movt	r3, #0
     640:	4798      	blx	r3
};
     642:	b012      	add	sp, #72	; 0x48
     644:	bd10      	pop	{r4, pc}

00000646 <FLASH_0_read_mbConfig_RecoveryData>:

void FLASH_0_read_mbConfig_RecoveryData(void)
{
     646:	b500      	push	{lr}
     648:	b083      	sub	sp, #12
	CRITICAL_SECTION_ENTER();
     64a:	a801      	add	r0, sp, #4
     64c:	f641 4389 	movw	r3, #7305	; 0x1c89
     650:	f2c0 0300 	movt	r3, #0
     654:	4798      	blx	r3
	FLASH_0_read(DATAFLASH_ADDR_DATA, mbConfig2, DATAFLASH_PAGE_SIZE);			/* Read data from flash */
     656:	f240 2180 	movw	r1, #640	; 0x280
     65a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     65e:	f240 1000 	movw	r0, #256	; 0x100
     662:	f2c0 0040 	movt	r0, #64	; 0x40
     666:	2240      	movs	r2, #64	; 0x40
     668:	f242 23f1 	movw	r3, #8945	; 0x22f1
     66c:	f2c0 0300 	movt	r3, #0
     670:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE();
     672:	a801      	add	r0, sp, #4
     674:	f641 4397 	movw	r3, #7319	; 0x1c97
     678:	f2c0 0300 	movt	r3, #0
     67c:	4798      	blx	r3
     67e:	b003      	add	sp, #12
     680:	bd00      	pop	{pc}

00000682 <prvucMBCHAR2BIN>:


static          UCHAR
prvucMBCHAR2BIN( UCHAR ucCharacter )
{
    if( ( ucCharacter >= '0' ) && ( ucCharacter <= '9' ) )
     682:	0003      	movs	r3, r0
     684:	3b30      	subs	r3, #48	; 0x30
     686:	b2db      	uxtb	r3, r3
     688:	2b09      	cmp	r3, #9
     68a:	d905      	bls.n	698 <prvucMBCHAR2BIN+0x16>
    {
        return ( UCHAR )( ucCharacter - '0' );
    }
    else if( ( ucCharacter >= 'A' ) && ( ucCharacter <= 'F' ) )
     68c:	0003      	movs	r3, r0
     68e:	3b41      	subs	r3, #65	; 0x41
     690:	b2db      	uxtb	r3, r3
     692:	2b05      	cmp	r3, #5
     694:	d902      	bls.n	69c <prvucMBCHAR2BIN+0x1a>
    {
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
    }
    else
    {
        return 0xFF;
     696:	23ff      	movs	r3, #255	; 0xff
    }
}
     698:	0018      	movs	r0, r3
     69a:	4770      	bx	lr
        return ( UCHAR )( ucCharacter - 'A' + 0x0A );
     69c:	3837      	subs	r0, #55	; 0x37
     69e:	b2c3      	uxtb	r3, r0
     6a0:	e7fa      	b.n	698 <prvucMBCHAR2BIN+0x16>

000006a2 <prvucMBBIN2CHAR>:

static          UCHAR
prvucMBBIN2CHAR( UCHAR ucByte )
{
    if( ucByte <= 0x09 )
     6a2:	2809      	cmp	r0, #9
     6a4:	d906      	bls.n	6b4 <prvucMBBIN2CHAR+0x12>
    {
        return ( UCHAR )( '0' + ucByte );
    }
    else if( ( ucByte >= 0x0A ) && ( ucByte <= 0x0F ) )
     6a6:	0003      	movs	r3, r0
     6a8:	3b0a      	subs	r3, #10
     6aa:	b2db      	uxtb	r3, r3
     6ac:	2b05      	cmp	r3, #5
     6ae:	d904      	bls.n	6ba <prvucMBBIN2CHAR+0x18>
    else
    {
        /* Programming error. */
        //assert( 0 );
    }
    return '0';
     6b0:	2030      	movs	r0, #48	; 0x30
}
     6b2:	4770      	bx	lr
        return ( UCHAR )( '0' + ucByte );
     6b4:	3030      	adds	r0, #48	; 0x30
     6b6:	b2c0      	uxtb	r0, r0
     6b8:	e7fb      	b.n	6b2 <prvucMBBIN2CHAR+0x10>
        return ( UCHAR )( ucByte - 0x0A + 'A' );
     6ba:	3037      	adds	r0, #55	; 0x37
     6bc:	b2c0      	uxtb	r0, r0
     6be:	e7f8      	b.n	6b2 <prvucMBBIN2CHAR+0x10>

000006c0 <prvucMBLRC>:


static          UCHAR
prvucMBLRC( UCHAR * pucFrame, USHORT usLen )
{
    UCHAR           ucLRC = 0;  /* LRC char initialized */
     6c0:	2300      	movs	r3, #0

    while( usLen-- )
     6c2:	e004      	b.n	6ce <prvucMBLRC+0xe>
    {
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     6c4:	7801      	ldrb	r1, [r0, #0]
     6c6:	185b      	adds	r3, r3, r1
     6c8:	b2db      	uxtb	r3, r3
    while( usLen-- )
     6ca:	0011      	movs	r1, r2
        ucLRC += *pucFrame++;   /* Add buffer byte without carry */
     6cc:	3001      	adds	r0, #1
    while( usLen-- )
     6ce:	1e4a      	subs	r2, r1, #1
     6d0:	b292      	uxth	r2, r2
     6d2:	2900      	cmp	r1, #0
     6d4:	d1f6      	bne.n	6c4 <prvucMBLRC+0x4>
    }

    /* Return twos complement */
    ucLRC = ( UCHAR ) ( -( ( CHAR ) ucLRC ) );
     6d6:	4258      	negs	r0, r3
     6d8:	b2c0      	uxtb	r0, r0
    return ucLRC;
}
     6da:	4770      	bx	lr

000006dc <eMBASCIIInit>:
{
     6dc:	b570      	push	{r4, r5, r6, lr}
     6de:	b084      	sub	sp, #16
     6e0:	000c      	movs	r4, r1
     6e2:	0015      	movs	r5, r2
     6e4:	001e      	movs	r6, r3
    ENTER_CRITICAL_SECTION(  );
     6e6:	a803      	add	r0, sp, #12
     6e8:	f641 4389 	movw	r3, #7305	; 0x1c89
     6ec:	f2c0 0300 	movt	r3, #0
     6f0:	4798      	blx	r3
    ucMBLFCharacter = MB_ASCII_DEFAULT_LF;
     6f2:	f240 03d4 	movw	r3, #212	; 0xd4
     6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6fa:	220a      	movs	r2, #10
     6fc:	701a      	strb	r2, [r3, #0]
    if( xMBPortSerialInit( ucPort, ulBaudRate, 7, eParity, 1 ) != TRUE )
     6fe:	2301      	movs	r3, #1
     700:	9300      	str	r3, [sp, #0]
     702:	0033      	movs	r3, r6
     704:	3a03      	subs	r2, #3
     706:	0029      	movs	r1, r5
     708:	0020      	movs	r0, r4
     70a:	f241 543d 	movw	r4, #5437	; 0x153d
     70e:	f2c0 0400 	movt	r4, #0
     712:	47a0      	blx	r4
     714:	2801      	cmp	r0, #1
     716:	d009      	beq.n	72c <eMBASCIIInit+0x50>
        eStatus = MB_EPORTERR;
     718:	2403      	movs	r4, #3
    EXIT_CRITICAL_SECTION(  );
     71a:	a803      	add	r0, sp, #12
     71c:	f641 4397 	movw	r3, #7319	; 0x1c97
     720:	f2c0 0300 	movt	r3, #0
     724:	4798      	blx	r3
}
     726:	0020      	movs	r0, r4
     728:	b004      	add	sp, #16
     72a:	bd70      	pop	{r4, r5, r6, pc}
    else if( xMBPortTimersInit( MB_ASCII_TIMEOUT_SEC * 20000UL ) != TRUE )
     72c:	f644 6020 	movw	r0, #20000	; 0x4e20
     730:	f641 030b 	movw	r3, #6155	; 0x180b
     734:	f2c0 0300 	movt	r3, #0
     738:	4798      	blx	r3
     73a:	2801      	cmp	r0, #1
     73c:	d001      	beq.n	742 <eMBASCIIInit+0x66>
        eStatus = MB_EPORTERR;
     73e:	2403      	movs	r4, #3
     740:	e7eb      	b.n	71a <eMBASCIIInit+0x3e>
    eMBErrorCode    eStatus = MB_ENOERR;
     742:	2400      	movs	r4, #0
     744:	e7e9      	b.n	71a <eMBASCIIInit+0x3e>

00000746 <eMBASCIIStart>:
{
     746:	b500      	push	{lr}
     748:	b083      	sub	sp, #12
    ENTER_CRITICAL_SECTION(  );
     74a:	a801      	add	r0, sp, #4
     74c:	f641 4389 	movw	r3, #7305	; 0x1c89
     750:	f2c0 0300 	movt	r3, #0
     754:	4798      	blx	r3
    vMBPortSerialEnable( TRUE, FALSE );
     756:	2100      	movs	r1, #0
     758:	2001      	movs	r0, #1
     75a:	f241 4389 	movw	r3, #5257	; 0x1489
     75e:	f2c0 0300 	movt	r3, #0
     762:	4798      	blx	r3
    eRcvState = STATE_RX_IDLE;
     764:	f240 03d4 	movw	r3, #212	; 0xd4
     768:	f2c2 0300 	movt	r3, #8192	; 0x2000
     76c:	2200      	movs	r2, #0
     76e:	705a      	strb	r2, [r3, #1]
    EXIT_CRITICAL_SECTION(  );
     770:	a801      	add	r0, sp, #4
     772:	f641 4397 	movw	r3, #7319	; 0x1c97
     776:	f2c0 0300 	movt	r3, #0
     77a:	4798      	blx	r3
    ( void )xMBPortEventPost( EV_READY );
     77c:	2000      	movs	r0, #0
     77e:	f241 3349 	movw	r3, #4937	; 0x1349
     782:	f2c0 0300 	movt	r3, #0
     786:	4798      	blx	r3
}
     788:	b003      	add	sp, #12
     78a:	bd00      	pop	{pc}

0000078c <eMBASCIIStop>:
{
     78c:	b500      	push	{lr}
     78e:	b083      	sub	sp, #12
    ENTER_CRITICAL_SECTION(  );
     790:	a801      	add	r0, sp, #4
     792:	f641 4389 	movw	r3, #7305	; 0x1c89
     796:	f2c0 0300 	movt	r3, #0
     79a:	4798      	blx	r3
    vMBPortSerialEnable( FALSE, FALSE );
     79c:	2100      	movs	r1, #0
     79e:	2000      	movs	r0, #0
     7a0:	f241 4389 	movw	r3, #5257	; 0x1489
     7a4:	f2c0 0300 	movt	r3, #0
     7a8:	4798      	blx	r3
    vMBPortTimersDisable(  );
     7aa:	f641 0369 	movw	r3, #6249	; 0x1869
     7ae:	f2c0 0300 	movt	r3, #0
     7b2:	4798      	blx	r3
    EXIT_CRITICAL_SECTION(  );
     7b4:	a801      	add	r0, sp, #4
     7b6:	f641 4397 	movw	r3, #7319	; 0x1c97
     7ba:	f2c0 0300 	movt	r3, #0
     7be:	4798      	blx	r3
}
     7c0:	b003      	add	sp, #12
     7c2:	bd00      	pop	{pc}

000007c4 <eMBASCIIReceive>:
{
     7c4:	b570      	push	{r4, r5, r6, lr}
     7c6:	b082      	sub	sp, #8
     7c8:	0006      	movs	r6, r0
     7ca:	000c      	movs	r4, r1
     7cc:	0015      	movs	r5, r2
    ENTER_CRITICAL_SECTION(  );
     7ce:	a801      	add	r0, sp, #4
     7d0:	f641 4389 	movw	r3, #7305	; 0x1c89
     7d4:	f2c0 0300 	movt	r3, #0
     7d8:	4798      	blx	r3
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
     7da:	f240 03d4 	movw	r3, #212	; 0xd4
     7de:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e2:	885b      	ldrh	r3, [r3, #2]
     7e4:	b29b      	uxth	r3, r3
     7e6:	2b02      	cmp	r3, #2
     7e8:	d809      	bhi.n	7fe <eMBASCIIReceive+0x3a>
        eStatus = MB_EIO;
     7ea:	2405      	movs	r4, #5
    EXIT_CRITICAL_SECTION(  );
     7ec:	a801      	add	r0, sp, #4
     7ee:	f641 4397 	movw	r3, #7319	; 0x1c97
     7f2:	f2c0 0300 	movt	r3, #0
     7f6:	4798      	blx	r3
}
     7f8:	0020      	movs	r0, r4
     7fa:	b002      	add	sp, #8
     7fc:	bd70      	pop	{r4, r5, r6, pc}
        && ( prvucMBLRC( ( UCHAR * ) ucASCIIBuf, usRcvBufferPos ) == 0 ) )
     7fe:	f240 03d4 	movw	r3, #212	; 0xd4
     802:	f2c2 0300 	movt	r3, #8192	; 0x2000
     806:	8859      	ldrh	r1, [r3, #2]
     808:	b289      	uxth	r1, r1
     80a:	f240 3028 	movw	r0, #808	; 0x328
     80e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     812:	f240 63c1 	movw	r3, #1729	; 0x6c1
     816:	f2c0 0300 	movt	r3, #0
     81a:	4798      	blx	r3
     81c:	b108      	cbz	r0, 822 <eMBASCIIReceive+0x5e>
        eStatus = MB_EIO;
     81e:	2405      	movs	r4, #5
     820:	e7e4      	b.n	7ec <eMBASCIIReceive+0x28>
        *pucRcvAddress = ucASCIIBuf[MB_SER_PDU_ADDR_OFF];
     822:	f240 3328 	movw	r3, #808	; 0x328
     826:	f2c2 0300 	movt	r3, #8192	; 0x2000
     82a:	781a      	ldrb	r2, [r3, #0]
     82c:	7032      	strb	r2, [r6, #0]
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_LRC );
     82e:	f240 02d4 	movw	r2, #212	; 0xd4
     832:	f2c2 0200 	movt	r2, #8192	; 0x2000
     836:	8852      	ldrh	r2, [r2, #2]
     838:	3a02      	subs	r2, #2
     83a:	802a      	strh	r2, [r5, #0]
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     83c:	3301      	adds	r3, #1
     83e:	6023      	str	r3, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
     840:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucASCIIBuf[MB_SER_PDU_PDU_OFF];
     842:	e7d3      	b.n	7ec <eMBASCIIReceive+0x28>

00000844 <eMBASCIISend>:
{
     844:	b5f0      	push	{r4, r5, r6, r7, lr}
     846:	b083      	sub	sp, #12
     848:	0006      	movs	r6, r0
     84a:	000c      	movs	r4, r1
     84c:	0015      	movs	r5, r2
    ENTER_CRITICAL_SECTION(  );
     84e:	a801      	add	r0, sp, #4
     850:	f641 4389 	movw	r3, #7305	; 0x1c89
     854:	f2c0 0300 	movt	r3, #0
     858:	4798      	blx	r3
    if( eRcvState == STATE_RX_IDLE )
     85a:	f240 03d4 	movw	r3, #212	; 0xd4
     85e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     862:	785b      	ldrb	r3, [r3, #1]
     864:	b14b      	cbz	r3, 87a <eMBASCIISend+0x36>
        eStatus = MB_EIO;
     866:	2405      	movs	r4, #5
    EXIT_CRITICAL_SECTION(  );
     868:	a801      	add	r0, sp, #4
     86a:	f641 4397 	movw	r3, #7319	; 0x1c97
     86e:	f2c0 0300 	movt	r3, #0
     872:	4798      	blx	r3
}
     874:	0020      	movs	r0, r4
     876:	b003      	add	sp, #12
     878:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
     87a:	1e60      	subs	r0, r4, #1
     87c:	f240 07d4 	movw	r7, #212	; 0xd4
     880:	f2c2 0700 	movt	r7, #8192	; 0x2000
     884:	6078      	str	r0, [r7, #4]
        usSndBufferCount = 1;
     886:	3301      	adds	r3, #1
     888:	813b      	strh	r3, [r7, #8]
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
     88a:	7006      	strb	r6, [r0, #0]
        usSndBufferCount += usLength;
     88c:	893b      	ldrh	r3, [r7, #8]
     88e:	195d      	adds	r5, r3, r5
     890:	b2ad      	uxth	r5, r5
     892:	813d      	strh	r5, [r7, #8]
        usLRC = prvucMBLRC( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
     894:	8939      	ldrh	r1, [r7, #8]
     896:	b289      	uxth	r1, r1
     898:	f240 63c1 	movw	r3, #1729	; 0x6c1
     89c:	f2c0 0300 	movt	r3, #0
     8a0:	4798      	blx	r3
        ucASCIIBuf[usSndBufferCount++] = usLRC;
     8a2:	893b      	ldrh	r3, [r7, #8]
     8a4:	b29b      	uxth	r3, r3
     8a6:	1c5a      	adds	r2, r3, #1
     8a8:	b292      	uxth	r2, r2
     8aa:	813a      	strh	r2, [r7, #8]
     8ac:	f240 3228 	movw	r2, #808	; 0x328
     8b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
     8b4:	4694      	mov	ip, r2
     8b6:	4463      	add	r3, ip
     8b8:	7018      	strb	r0, [r3, #0]
        eSndState = STATE_TX_START;
     8ba:	2301      	movs	r3, #1
     8bc:	72bb      	strb	r3, [r7, #10]
        vMBPortSerialEnable( FALSE, TRUE );
     8be:	2101      	movs	r1, #1
     8c0:	2000      	movs	r0, #0
     8c2:	f241 4389 	movw	r3, #5257	; 0x1489
     8c6:	f2c0 0300 	movt	r3, #0
     8ca:	4798      	blx	r3
    eMBErrorCode    eStatus = MB_ENOERR;
     8cc:	2400      	movs	r4, #0
     8ce:	e7cb      	b.n	868 <eMBASCIISend+0x24>

000008d0 <xMBASCIIReceiveFSM>:
{
     8d0:	b500      	push	{lr}
     8d2:	b083      	sub	sp, #12
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
     8d4:	466b      	mov	r3, sp
     8d6:	1dd8      	adds	r0, r3, #7
     8d8:	f241 4377 	movw	r3, #5239	; 0x1477
     8dc:	f2c0 0300 	movt	r3, #0
     8e0:	4798      	blx	r3
    switch ( eRcvState )
     8e2:	f240 03d4 	movw	r3, #212	; 0xd4
     8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ea:	785b      	ldrb	r3, [r3, #1]
     8ec:	b2db      	uxtb	r3, r3
     8ee:	2b01      	cmp	r3, #1
     8f0:	d008      	beq.n	904 <xMBASCIIReceiveFSM+0x34>
     8f2:	2b00      	cmp	r3, #0
     8f4:	d100      	bne.n	8f8 <xMBASCIIReceiveFSM+0x28>
     8f6:	e0a5      	b.n	a44 <xMBASCIIReceiveFSM+0x174>
     8f8:	2b02      	cmp	r3, #2
     8fa:	d100      	bne.n	8fe <xMBASCIIReceiveFSM+0x2e>
     8fc:	e06c      	b.n	9d8 <xMBASCIIReceiveFSM+0x108>
    BOOL            xNeedPoll = FALSE;
     8fe:	2000      	movs	r0, #0
}
     900:	b003      	add	sp, #12
     902:	bd00      	pop	{pc}
        vMBPortTimersEnable(  );
     904:	f641 0349 	movw	r3, #6217	; 0x1849
     908:	f2c0 0300 	movt	r3, #0
     90c:	4798      	blx	r3
        if( ucByte == ':' )
     90e:	466b      	mov	r3, sp
     910:	79d8      	ldrb	r0, [r3, #7]
     912:	283a      	cmp	r0, #58	; 0x3a
     914:	d011      	beq.n	93a <xMBASCIIReceiveFSM+0x6a>
        else if( ucByte == MB_ASCII_DEFAULT_CR )
     916:	280d      	cmp	r0, #13
     918:	d018      	beq.n	94c <xMBASCIIReceiveFSM+0x7c>
            ucResult = prvucMBCHAR2BIN( ucByte );
     91a:	f240 6383 	movw	r3, #1667	; 0x683
     91e:	f2c0 0300 	movt	r3, #0
     922:	4798      	blx	r3
            switch ( eBytePos )
     924:	f240 03d4 	movw	r3, #212	; 0xd4
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	7adb      	ldrb	r3, [r3, #11]
     92e:	b2db      	uxtb	r3, r3
     930:	b1a3      	cbz	r3, 95c <xMBASCIIReceiveFSM+0x8c>
     932:	2b01      	cmp	r3, #1
     934:	d039      	beq.n	9aa <xMBASCIIReceiveFSM+0xda>
    BOOL            xNeedPoll = FALSE;
     936:	2000      	movs	r0, #0
     938:	e7e2      	b.n	900 <xMBASCIIReceiveFSM+0x30>
            eBytePos = BYTE_HIGH_NIBBLE;
     93a:	f240 03d4 	movw	r3, #212	; 0xd4
     93e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     942:	2200      	movs	r2, #0
     944:	72da      	strb	r2, [r3, #11]
            usRcvBufferPos = 0;
     946:	805a      	strh	r2, [r3, #2]
    BOOL            xNeedPoll = FALSE;
     948:	2000      	movs	r0, #0
     94a:	e7d9      	b.n	900 <xMBASCIIReceiveFSM+0x30>
            eRcvState = STATE_RX_WAIT_EOF;
     94c:	f240 03d4 	movw	r3, #212	; 0xd4
     950:	f2c2 0300 	movt	r3, #8192	; 0x2000
     954:	2202      	movs	r2, #2
     956:	705a      	strb	r2, [r3, #1]
    BOOL            xNeedPoll = FALSE;
     958:	2000      	movs	r0, #0
     95a:	e7d1      	b.n	900 <xMBASCIIReceiveFSM+0x30>
                if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
     95c:	f240 03d4 	movw	r3, #212	; 0xd4
     960:	f2c2 0300 	movt	r3, #8192	; 0x2000
     964:	885b      	ldrh	r3, [r3, #2]
     966:	b29b      	uxth	r3, r3
     968:	2bff      	cmp	r3, #255	; 0xff
     96a:	d811      	bhi.n	990 <xMBASCIIReceiveFSM+0xc0>
                    ucASCIIBuf[usRcvBufferPos] = ( UCHAR )( ucResult << 4 );
     96c:	f240 03d4 	movw	r3, #212	; 0xd4
     970:	f2c2 0300 	movt	r3, #8192	; 0x2000
     974:	885a      	ldrh	r2, [r3, #2]
     976:	f240 3128 	movw	r1, #808	; 0x328
     97a:	f2c2 0100 	movt	r1, #8192	; 0x2000
     97e:	468c      	mov	ip, r1
     980:	4462      	add	r2, ip
     982:	0100      	lsls	r0, r0, #4
     984:	b2c0      	uxtb	r0, r0
     986:	7010      	strb	r0, [r2, #0]
                    eBytePos = BYTE_LOW_NIBBLE;
     988:	2201      	movs	r2, #1
     98a:	72da      	strb	r2, [r3, #11]
    BOOL            xNeedPoll = FALSE;
     98c:	2000      	movs	r0, #0
                    break;
     98e:	e7b7      	b.n	900 <xMBASCIIReceiveFSM+0x30>
                    eRcvState = STATE_RX_IDLE;
     990:	f240 03d4 	movw	r3, #212	; 0xd4
     994:	f2c2 0300 	movt	r3, #8192	; 0x2000
     998:	2200      	movs	r2, #0
     99a:	705a      	strb	r2, [r3, #1]
                    vMBPortTimersDisable(  );
     99c:	f641 0369 	movw	r3, #6249	; 0x1869
     9a0:	f2c0 0300 	movt	r3, #0
     9a4:	4798      	blx	r3
    BOOL            xNeedPoll = FALSE;
     9a6:	2000      	movs	r0, #0
                break;
     9a8:	e7aa      	b.n	900 <xMBASCIIReceiveFSM+0x30>
                ucASCIIBuf[usRcvBufferPos] |= ucResult;
     9aa:	f240 03d4 	movw	r3, #212	; 0xd4
     9ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b2:	8859      	ldrh	r1, [r3, #2]
     9b4:	f240 3228 	movw	r2, #808	; 0x328
     9b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
     9bc:	4694      	mov	ip, r2
     9be:	4461      	add	r1, ip
     9c0:	780a      	ldrb	r2, [r1, #0]
     9c2:	4310      	orrs	r0, r2
     9c4:	b2c0      	uxtb	r0, r0
     9c6:	7008      	strb	r0, [r1, #0]
                usRcvBufferPos++;
     9c8:	885a      	ldrh	r2, [r3, #2]
     9ca:	3201      	adds	r2, #1
     9cc:	b292      	uxth	r2, r2
     9ce:	805a      	strh	r2, [r3, #2]
                eBytePos = BYTE_HIGH_NIBBLE;
     9d0:	2200      	movs	r2, #0
     9d2:	72da      	strb	r2, [r3, #11]
    BOOL            xNeedPoll = FALSE;
     9d4:	2000      	movs	r0, #0
                break;
     9d6:	e793      	b.n	900 <xMBASCIIReceiveFSM+0x30>
        if( ucByte == ucMBLFCharacter )
     9d8:	466b      	mov	r3, sp
     9da:	79da      	ldrb	r2, [r3, #7]
     9dc:	f240 03d4 	movw	r3, #212	; 0xd4
     9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9e4:	781b      	ldrb	r3, [r3, #0]
     9e6:	b2db      	uxtb	r3, r3
     9e8:	429a      	cmp	r2, r3
     9ea:	d009      	beq.n	a00 <xMBASCIIReceiveFSM+0x130>
        else if( ucByte == ':' )
     9ec:	2a3a      	cmp	r2, #58	; 0x3a
     9ee:	d019      	beq.n	a24 <xMBASCIIReceiveFSM+0x154>
            eRcvState = STATE_RX_IDLE;
     9f0:	f240 03d4 	movw	r3, #212	; 0xd4
     9f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9f8:	2200      	movs	r2, #0
     9fa:	705a      	strb	r2, [r3, #1]
    BOOL            xNeedPoll = FALSE;
     9fc:	2000      	movs	r0, #0
     9fe:	e77f      	b.n	900 <xMBASCIIReceiveFSM+0x30>
            vMBPortTimersDisable(  );
     a00:	f641 0369 	movw	r3, #6249	; 0x1869
     a04:	f2c0 0300 	movt	r3, #0
     a08:	4798      	blx	r3
            eRcvState = STATE_RX_IDLE;
     a0a:	f240 03d4 	movw	r3, #212	; 0xd4
     a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a12:	2200      	movs	r2, #0
     a14:	705a      	strb	r2, [r3, #1]
            xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
     a16:	2001      	movs	r0, #1
     a18:	f241 3349 	movw	r3, #4937	; 0x1349
     a1c:	f2c0 0300 	movt	r3, #0
     a20:	4798      	blx	r3
     a22:	e76d      	b.n	900 <xMBASCIIReceiveFSM+0x30>
            eBytePos = BYTE_HIGH_NIBBLE;
     a24:	f240 03d4 	movw	r3, #212	; 0xd4
     a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2c:	2200      	movs	r2, #0
     a2e:	72da      	strb	r2, [r3, #11]
            usRcvBufferPos = 0;
     a30:	805a      	strh	r2, [r3, #2]
            eRcvState = STATE_RX_RCV;
     a32:	3201      	adds	r2, #1
     a34:	705a      	strb	r2, [r3, #1]
            vMBPortTimersEnable(  );
     a36:	f641 0349 	movw	r3, #6217	; 0x1849
     a3a:	f2c0 0300 	movt	r3, #0
     a3e:	4798      	blx	r3
    BOOL            xNeedPoll = FALSE;
     a40:	2000      	movs	r0, #0
     a42:	e75d      	b.n	900 <xMBASCIIReceiveFSM+0x30>
        if( ucByte == ':' )
     a44:	466b      	mov	r3, sp
     a46:	3307      	adds	r3, #7
     a48:	781b      	ldrb	r3, [r3, #0]
     a4a:	2b3a      	cmp	r3, #58	; 0x3a
     a4c:	d001      	beq.n	a52 <xMBASCIIReceiveFSM+0x182>
    BOOL            xNeedPoll = FALSE;
     a4e:	2000      	movs	r0, #0
     a50:	e756      	b.n	900 <xMBASCIIReceiveFSM+0x30>
            vMBPortTimersEnable(  );
     a52:	f641 0349 	movw	r3, #6217	; 0x1849
     a56:	f2c0 0300 	movt	r3, #0
     a5a:	4798      	blx	r3
            usRcvBufferPos = 0;;
     a5c:	f240 03d4 	movw	r3, #212	; 0xd4
     a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a64:	2200      	movs	r2, #0
     a66:	805a      	strh	r2, [r3, #2]
            eBytePos = BYTE_HIGH_NIBBLE;
     a68:	72da      	strb	r2, [r3, #11]
            eRcvState = STATE_RX_RCV;
     a6a:	2201      	movs	r2, #1
     a6c:	705a      	strb	r2, [r3, #1]
    BOOL            xNeedPoll = FALSE;
     a6e:	2000      	movs	r0, #0
     a70:	e746      	b.n	900 <xMBASCIIReceiveFSM+0x30>
	...

00000a74 <xMBASCIITransmitFSM>:
{
     a74:	b570      	push	{r4, r5, r6, lr}
    switch ( eSndState )
     a76:	f240 03d4 	movw	r3, #212	; 0xd4
     a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a7e:	7a9b      	ldrb	r3, [r3, #10]
     a80:	b2db      	uxtb	r3, r3
     a82:	2b04      	cmp	r3, #4
     a84:	d900      	bls.n	a88 <xMBASCIITransmitFSM+0x14>
     a86:	e094      	b.n	bb2 <xMBASCIITransmitFSM+0x13e>
     a88:	009b      	lsls	r3, r3, #2
     a8a:	4a4b      	ldr	r2, [pc, #300]	; (bb8 <xMBASCIITransmitFSM+0x144>)
     a8c:	58d3      	ldr	r3, [r2, r3]
     a8e:	469f      	mov	pc, r3
        xMBPortSerialPutByte( ( CHAR )ucByte );
     a90:	203a      	movs	r0, #58	; 0x3a
     a92:	f241 4367 	movw	r3, #5223	; 0x1467
     a96:	f2c0 0300 	movt	r3, #0
     a9a:	4798      	blx	r3
        eSndState = STATE_TX_DATA;
     a9c:	f240 03d4 	movw	r3, #212	; 0xd4
     aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa4:	2202      	movs	r2, #2
     aa6:	729a      	strb	r2, [r3, #10]
        eBytePos = BYTE_HIGH_NIBBLE;
     aa8:	2200      	movs	r2, #0
     aaa:	72da      	strb	r2, [r3, #11]
    BOOL            xNeedPoll = FALSE;
     aac:	2400      	movs	r4, #0
}
     aae:	0020      	movs	r0, r4
     ab0:	bd70      	pop	{r4, r5, r6, pc}
        if( usSndBufferCount > 0 )
     ab2:	f240 03d4 	movw	r3, #212	; 0xd4
     ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aba:	891b      	ldrh	r3, [r3, #8]
     abc:	b29b      	uxth	r3, r3
     abe:	b3e3      	cbz	r3, b3a <xMBASCIITransmitFSM+0xc6>
            switch ( eBytePos )
     ac0:	f240 03d4 	movw	r3, #212	; 0xd4
     ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ac8:	7adb      	ldrb	r3, [r3, #11]
     aca:	b2db      	uxtb	r3, r3
     acc:	b11b      	cbz	r3, ad6 <xMBASCIITransmitFSM+0x62>
     ace:	2b01      	cmp	r3, #1
     ad0:	d016      	beq.n	b00 <xMBASCIITransmitFSM+0x8c>
    BOOL            xNeedPoll = FALSE;
     ad2:	2400      	movs	r4, #0
     ad4:	e7eb      	b.n	aae <xMBASCIITransmitFSM+0x3a>
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur >> 4 ) );
     ad6:	f240 04d4 	movw	r4, #212	; 0xd4
     ada:	f2c2 0400 	movt	r4, #8192	; 0x2000
     ade:	6863      	ldr	r3, [r4, #4]
     ae0:	7818      	ldrb	r0, [r3, #0]
     ae2:	0900      	lsrs	r0, r0, #4
     ae4:	f240 63a3 	movw	r3, #1699	; 0x6a3
     ae8:	f2c0 0300 	movt	r3, #0
     aec:	4798      	blx	r3
                xMBPortSerialPutByte( ( CHAR ) ucByte );
     aee:	f241 4367 	movw	r3, #5223	; 0x1467
     af2:	f2c0 0300 	movt	r3, #0
     af6:	4798      	blx	r3
                eBytePos = BYTE_LOW_NIBBLE;
     af8:	2301      	movs	r3, #1
     afa:	72e3      	strb	r3, [r4, #11]
    BOOL            xNeedPoll = FALSE;
     afc:	2400      	movs	r4, #0
                break;
     afe:	e7d6      	b.n	aae <xMBASCIITransmitFSM+0x3a>
                ucByte = prvucMBBIN2CHAR( ( UCHAR )( *pucSndBufferCur & 0x0F ) );
     b00:	f240 04d4 	movw	r4, #212	; 0xd4
     b04:	f2c2 0400 	movt	r4, #8192	; 0x2000
     b08:	6863      	ldr	r3, [r4, #4]
     b0a:	7818      	ldrb	r0, [r3, #0]
     b0c:	230f      	movs	r3, #15
     b0e:	4018      	ands	r0, r3
     b10:	f240 63a3 	movw	r3, #1699	; 0x6a3
     b14:	f2c0 0300 	movt	r3, #0
     b18:	4798      	blx	r3
                xMBPortSerialPutByte( ( CHAR )ucByte );
     b1a:	f241 4367 	movw	r3, #5223	; 0x1467
     b1e:	f2c0 0300 	movt	r3, #0
     b22:	4798      	blx	r3
                pucSndBufferCur++;
     b24:	6863      	ldr	r3, [r4, #4]
     b26:	3301      	adds	r3, #1
     b28:	6063      	str	r3, [r4, #4]
                eBytePos = BYTE_HIGH_NIBBLE;
     b2a:	2300      	movs	r3, #0
     b2c:	72e3      	strb	r3, [r4, #11]
                usSndBufferCount--;
     b2e:	8923      	ldrh	r3, [r4, #8]
     b30:	3b01      	subs	r3, #1
     b32:	b29b      	uxth	r3, r3
     b34:	8123      	strh	r3, [r4, #8]
    BOOL            xNeedPoll = FALSE;
     b36:	2400      	movs	r4, #0
                break;
     b38:	e7b9      	b.n	aae <xMBASCIITransmitFSM+0x3a>
            xMBPortSerialPutByte( MB_ASCII_DEFAULT_CR );
     b3a:	200d      	movs	r0, #13
     b3c:	f241 4367 	movw	r3, #5223	; 0x1467
     b40:	f2c0 0300 	movt	r3, #0
     b44:	4798      	blx	r3
            eSndState = STATE_TX_END;
     b46:	f240 03d4 	movw	r3, #212	; 0xd4
     b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b4e:	2203      	movs	r2, #3
     b50:	729a      	strb	r2, [r3, #10]
    BOOL            xNeedPoll = FALSE;
     b52:	2400      	movs	r4, #0
     b54:	e7ab      	b.n	aae <xMBASCIITransmitFSM+0x3a>
        xMBPortSerialPutByte( ( CHAR )ucMBLFCharacter );
     b56:	f240 04d4 	movw	r4, #212	; 0xd4
     b5a:	f2c2 0400 	movt	r4, #8192	; 0x2000
     b5e:	7820      	ldrb	r0, [r4, #0]
     b60:	b2c0      	uxtb	r0, r0
     b62:	f241 4367 	movw	r3, #5223	; 0x1467
     b66:	f2c0 0300 	movt	r3, #0
     b6a:	4798      	blx	r3
        eSndState = STATE_TX_NOTIFY;
     b6c:	2304      	movs	r3, #4
     b6e:	72a3      	strb	r3, [r4, #10]
    BOOL            xNeedPoll = FALSE;
     b70:	2400      	movs	r4, #0
        break;
     b72:	e79c      	b.n	aae <xMBASCIITransmitFSM+0x3a>
        eSndState = STATE_TX_IDLE;
     b74:	f240 05d4 	movw	r5, #212	; 0xd4
     b78:	f2c2 0500 	movt	r5, #8192	; 0x2000
     b7c:	2600      	movs	r6, #0
     b7e:	72ae      	strb	r6, [r5, #10]
        xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
     b80:	2003      	movs	r0, #3
     b82:	f241 3349 	movw	r3, #4937	; 0x1349
     b86:	f2c0 0300 	movt	r3, #0
     b8a:	4798      	blx	r3
     b8c:	0004      	movs	r4, r0
        vMBPortSerialEnable( TRUE, FALSE );
     b8e:	2100      	movs	r1, #0
     b90:	2001      	movs	r0, #1
     b92:	f241 4389 	movw	r3, #5257	; 0x1489
     b96:	f2c0 0300 	movt	r3, #0
     b9a:	4798      	blx	r3
        eSndState = STATE_TX_IDLE;
     b9c:	72ae      	strb	r6, [r5, #10]
        break;
     b9e:	e786      	b.n	aae <xMBASCIITransmitFSM+0x3a>
        vMBPortSerialEnable( TRUE, FALSE );
     ba0:	2100      	movs	r1, #0
     ba2:	2001      	movs	r0, #1
     ba4:	f241 4389 	movw	r3, #5257	; 0x1489
     ba8:	f2c0 0300 	movt	r3, #0
     bac:	4798      	blx	r3
    BOOL            xNeedPoll = FALSE;
     bae:	2400      	movs	r4, #0
        break;
     bb0:	e77d      	b.n	aae <xMBASCIITransmitFSM+0x3a>
    BOOL            xNeedPoll = FALSE;
     bb2:	2400      	movs	r4, #0
     bb4:	e77b      	b.n	aae <xMBASCIITransmitFSM+0x3a>
     bb6:	46c0      	nop			; (mov r8, r8)
     bb8:	00006e70 	.word	0x00006e70

00000bbc <xMBASCIITimerT1SExpired>:
{
     bbc:	b510      	push	{r4, lr}
    switch ( eRcvState )
     bbe:	f240 03d4 	movw	r3, #212	; 0xd4
     bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc6:	785b      	ldrb	r3, [r3, #1]
     bc8:	3b01      	subs	r3, #1
     bca:	b2db      	uxtb	r3, r3
     bcc:	2b01      	cmp	r3, #1
     bce:	d805      	bhi.n	bdc <xMBASCIITimerT1SExpired+0x20>
        eRcvState = STATE_RX_IDLE;
     bd0:	f240 03d4 	movw	r3, #212	; 0xd4
     bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bd8:	2200      	movs	r2, #0
     bda:	705a      	strb	r2, [r3, #1]
    vMBPortTimersDisable(  );
     bdc:	f641 0369 	movw	r3, #6249	; 0x1869
     be0:	f2c0 0300 	movt	r3, #0
     be4:	4798      	blx	r3
}
     be6:	2000      	movs	r0, #0
     be8:	bd10      	pop	{r4, pc}

00000bea <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
     bea:	b570      	push	{r4, r5, r6, lr}
     bec:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     bee:	880b      	ldrh	r3, [r1, #0]
     bf0:	2b05      	cmp	r3, #5
     bf2:	d001      	beq.n	bf8 <eMBFuncReadCoils+0xe>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     bf4:	2003      	movs	r0, #3
    }
    return eStatus;
}
     bf6:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     bf8:	7841      	ldrb	r1, [r0, #1]
     bfa:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     bfc:	7883      	ldrb	r3, [r0, #2]
     bfe:	4319      	orrs	r1, r3
        usRegAddress++;
     c00:	3101      	adds	r1, #1
     c02:	b289      	uxth	r1, r1
        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
     c04:	78c2      	ldrb	r2, [r0, #3]
     c06:	0212      	lsls	r2, r2, #8
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
     c08:	7903      	ldrb	r3, [r0, #4]
     c0a:	431a      	orrs	r2, r3
        if( ( usCoilCount >= 1 ) &&
     c0c:	1e53      	subs	r3, r2, #1
     c0e:	b29b      	uxth	r3, r3
     c10:	f240 75ce 	movw	r5, #1998	; 0x7ce
     c14:	42ab      	cmp	r3, r5
     c16:	d901      	bls.n	c1c <eMBFuncReadCoils+0x32>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     c18:	2003      	movs	r0, #3
     c1a:	e7ec      	b.n	bf6 <eMBFuncReadCoils+0xc>
            *usLen = MB_PDU_FUNC_OFF;
     c1c:	2300      	movs	r3, #0
     c1e:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_COILS;
     c20:	3301      	adds	r3, #1
     c22:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
     c24:	8823      	ldrh	r3, [r4, #0]
     c26:	3301      	adds	r3, #1
     c28:	8023      	strh	r3, [r4, #0]
            if( ( usCoilCount & 0x0007 ) != 0 )
     c2a:	0753      	lsls	r3, r2, #29
     c2c:	d015      	beq.n	c5a <eMBFuncReadCoils+0x70>
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
     c2e:	08d5      	lsrs	r5, r2, #3
     c30:	b2ed      	uxtb	r5, r5
     c32:	3501      	adds	r5, #1
     c34:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
     c36:	1c86      	adds	r6, r0, #2
     c38:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
     c3a:	8823      	ldrh	r3, [r4, #0]
     c3c:	3301      	adds	r3, #1
     c3e:	8023      	strh	r3, [r4, #0]
            eRegStatus =
     c40:	2300      	movs	r3, #0
     c42:	0030      	movs	r0, r6
     c44:	f244 16e9 	movw	r6, #16873	; 0x41e9
     c48:	f2c0 0600 	movt	r6, #0
     c4c:	47b0      	blx	r6
            if( eRegStatus != MB_ENOERR )
     c4e:	b938      	cbnz	r0, c60 <eMBFuncReadCoils+0x76>
                *usLen += ucNBytes;;
     c50:	8823      	ldrh	r3, [r4, #0]
     c52:	195d      	adds	r5, r3, r5
     c54:	8025      	strh	r5, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     c56:	2000      	movs	r0, #0
     c58:	e7cd      	b.n	bf6 <eMBFuncReadCoils+0xc>
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
     c5a:	08d5      	lsrs	r5, r2, #3
     c5c:	b2ed      	uxtb	r5, r5
     c5e:	e7ea      	b.n	c36 <eMBFuncReadCoils+0x4c>
                eStatus = prveMBError2Exception( eRegStatus );
     c60:	f241 0371 	movw	r3, #4209	; 0x1071
     c64:	f2c0 0300 	movt	r3, #0
     c68:	4798      	blx	r3
     c6a:	e7c4      	b.n	bf6 <eMBFuncReadCoils+0xc>

00000c6c <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
     c6c:	b510      	push	{r4, lr}
     c6e:	b082      	sub	sp, #8
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     c70:	880b      	ldrh	r3, [r1, #0]
     c72:	2b05      	cmp	r3, #5
     c74:	d002      	beq.n	c7c <eMBFuncWriteCoil+0x10>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     c76:	2003      	movs	r0, #3
    }
    return eStatus;
}
     c78:	b002      	add	sp, #8
     c7a:	bd10      	pop	{r4, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
     c7c:	7841      	ldrb	r1, [r0, #1]
     c7e:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
     c80:	7883      	ldrb	r3, [r0, #2]
     c82:	4319      	orrs	r1, r3
        usRegAddress++;
     c84:	3101      	adds	r1, #1
     c86:	b289      	uxth	r1, r1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
     c88:	7903      	ldrb	r3, [r0, #4]
     c8a:	b10b      	cbz	r3, c90 <eMBFuncWriteCoil+0x24>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     c8c:	2003      	movs	r0, #3
     c8e:	e7f3      	b.n	c78 <eMBFuncWriteCoil+0xc>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
     c90:	78c2      	ldrb	r2, [r0, #3]
     c92:	1e53      	subs	r3, r2, #1
     c94:	b2db      	uxtb	r3, r3
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
     c96:	2bfd      	cmp	r3, #253	; 0xfd
     c98:	d801      	bhi.n	c9e <eMBFuncWriteCoil+0x32>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     c9a:	2003      	movs	r0, #3
     c9c:	e7ec      	b.n	c78 <eMBFuncWriteCoil+0xc>
            ucBuf[1] = 0;
     c9e:	2000      	movs	r0, #0
     ca0:	ab01      	add	r3, sp, #4
     ca2:	7058      	strb	r0, [r3, #1]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
     ca4:	2aff      	cmp	r2, #255	; 0xff
     ca6:	d00d      	beq.n	cc4 <eMBFuncWriteCoil+0x58>
                ucBuf[0] = 0;
     ca8:	2200      	movs	r2, #0
     caa:	ab01      	add	r3, sp, #4
     cac:	701a      	strb	r2, [r3, #0]
            eRegStatus =
     cae:	2301      	movs	r3, #1
     cb0:	2201      	movs	r2, #1
     cb2:	a801      	add	r0, sp, #4
     cb4:	f244 14e9 	movw	r4, #16873	; 0x41e9
     cb8:	f2c0 0400 	movt	r4, #0
     cbc:	47a0      	blx	r4
            if( eRegStatus != MB_ENOERR )
     cbe:	b920      	cbnz	r0, cca <eMBFuncWriteCoil+0x5e>
    eMBException    eStatus = MB_EX_NONE;
     cc0:	2000      	movs	r0, #0
     cc2:	e7d9      	b.n	c78 <eMBFuncWriteCoil+0xc>
                ucBuf[0] = 1;
     cc4:	3afe      	subs	r2, #254	; 0xfe
     cc6:	701a      	strb	r2, [r3, #0]
     cc8:	e7f1      	b.n	cae <eMBFuncWriteCoil+0x42>
                eStatus = prveMBError2Exception( eRegStatus );
     cca:	f241 0371 	movw	r3, #4209	; 0x1071
     cce:	f2c0 0300 	movt	r3, #0
     cd2:	4798      	blx	r3
     cd4:	e7d0      	b.n	c78 <eMBFuncWriteCoil+0xc>

00000cd6 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
     cd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     cd8:	000c      	movs	r4, r1
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     cda:	880b      	ldrh	r3, [r1, #0]
     cdc:	2b05      	cmp	r3, #5
     cde:	d801      	bhi.n	ce4 <eMBFuncWriteMultipleCoils+0xe>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     ce0:	2003      	movs	r0, #3
    }
    return eStatus;
}
     ce2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     ce4:	7841      	ldrb	r1, [r0, #1]
     ce6:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     ce8:	7883      	ldrb	r3, [r0, #2]
     cea:	4319      	orrs	r1, r3
        usRegAddress++;
     cec:	3101      	adds	r1, #1
     cee:	b289      	uxth	r1, r1
        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
     cf0:	78c2      	ldrb	r2, [r0, #3]
     cf2:	0212      	lsls	r2, r2, #8
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
     cf4:	7903      	ldrb	r3, [r0, #4]
     cf6:	431a      	orrs	r2, r3
        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
     cf8:	7947      	ldrb	r7, [r0, #5]
        if( ( usCoilCnt & 0x0007 ) != 0 )
     cfa:	0753      	lsls	r3, r2, #29
     cfc:	d00b      	beq.n	d16 <eMBFuncWriteMultipleCoils+0x40>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
     cfe:	08d3      	lsrs	r3, r2, #3
     d00:	b2db      	uxtb	r3, r3
     d02:	3301      	adds	r3, #1
     d04:	b2db      	uxtb	r3, r3
        if( ( usCoilCnt >= 1 ) &&
     d06:	1e55      	subs	r5, r2, #1
     d08:	b2ad      	uxth	r5, r5
     d0a:	f240 76af 	movw	r6, #1967	; 0x7af
     d0e:	42b5      	cmp	r5, r6
     d10:	d904      	bls.n	d1c <eMBFuncWriteMultipleCoils+0x46>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d12:	2003      	movs	r0, #3
     d14:	e7e5      	b.n	ce2 <eMBFuncWriteMultipleCoils+0xc>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
     d16:	08d3      	lsrs	r3, r2, #3
     d18:	b2db      	uxtb	r3, r3
     d1a:	e7f4      	b.n	d06 <eMBFuncWriteMultipleCoils+0x30>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
     d1c:	42bb      	cmp	r3, r7
     d1e:	d001      	beq.n	d24 <eMBFuncWriteMultipleCoils+0x4e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d20:	2003      	movs	r0, #3
     d22:	e7de      	b.n	ce2 <eMBFuncWriteMultipleCoils+0xc>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
     d24:	3006      	adds	r0, #6
            eRegStatus =
     d26:	2301      	movs	r3, #1
     d28:	f244 15e9 	movw	r5, #16873	; 0x41e9
     d2c:	f2c0 0500 	movt	r5, #0
     d30:	47a8      	blx	r5
            if( eRegStatus != MB_ENOERR )
     d32:	b918      	cbnz	r0, d3c <eMBFuncWriteMultipleCoils+0x66>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
     d34:	2305      	movs	r3, #5
     d36:	8023      	strh	r3, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     d38:	2000      	movs	r0, #0
     d3a:	e7d2      	b.n	ce2 <eMBFuncWriteMultipleCoils+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
     d3c:	f241 0371 	movw	r3, #4209	; 0x1071
     d40:	f2c0 0300 	movt	r3, #0
     d44:	4798      	blx	r3
     d46:	e7cc      	b.n	ce2 <eMBFuncWriteMultipleCoils+0xc>

00000d48 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
     d48:	b570      	push	{r4, r5, r6, lr}
     d4a:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     d4c:	880b      	ldrh	r3, [r1, #0]
     d4e:	2b05      	cmp	r3, #5
     d50:	d001      	beq.n	d56 <eMBFuncReadDiscreteInputs+0xe>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d52:	2003      	movs	r0, #3
    }
    return eStatus;
}
     d54:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     d56:	7841      	ldrb	r1, [r0, #1]
     d58:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     d5a:	7883      	ldrb	r3, [r0, #2]
     d5c:	4319      	orrs	r1, r3
        usRegAddress++;
     d5e:	3101      	adds	r1, #1
     d60:	b289      	uxth	r1, r1
        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
     d62:	78c2      	ldrb	r2, [r0, #3]
     d64:	0212      	lsls	r2, r2, #8
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
     d66:	7903      	ldrb	r3, [r0, #4]
     d68:	431a      	orrs	r2, r3
        if( ( usDiscreteCnt >= 1 ) &&
     d6a:	1e53      	subs	r3, r2, #1
     d6c:	b29b      	uxth	r3, r3
     d6e:	f240 75ce 	movw	r5, #1998	; 0x7ce
     d72:	42ab      	cmp	r3, r5
     d74:	d901      	bls.n	d7a <eMBFuncReadDiscreteInputs+0x32>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     d76:	2003      	movs	r0, #3
     d78:	e7ec      	b.n	d54 <eMBFuncReadDiscreteInputs+0xc>
            *usLen = MB_PDU_FUNC_OFF;
     d7a:	2300      	movs	r3, #0
     d7c:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
     d7e:	3302      	adds	r3, #2
     d80:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
     d82:	8823      	ldrh	r3, [r4, #0]
     d84:	3301      	adds	r3, #1
     d86:	8023      	strh	r3, [r4, #0]
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
     d88:	0753      	lsls	r3, r2, #29
     d8a:	d014      	beq.n	db6 <eMBFuncReadDiscreteInputs+0x6e>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
     d8c:	08d5      	lsrs	r5, r2, #3
     d8e:	b2ed      	uxtb	r5, r5
     d90:	3501      	adds	r5, #1
     d92:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
     d94:	1c86      	adds	r6, r0, #2
     d96:	7045      	strb	r5, [r0, #1]
            *usLen += 1;
     d98:	8823      	ldrh	r3, [r4, #0]
     d9a:	3301      	adds	r3, #1
     d9c:	8023      	strh	r3, [r4, #0]
            eRegStatus =
     d9e:	0030      	movs	r0, r6
     da0:	f244 13ed 	movw	r3, #16877	; 0x41ed
     da4:	f2c0 0300 	movt	r3, #0
     da8:	4798      	blx	r3
            if( eRegStatus != MB_ENOERR )
     daa:	b938      	cbnz	r0, dbc <eMBFuncReadDiscreteInputs+0x74>
                *usLen += ucNBytes;;
     dac:	8823      	ldrh	r3, [r4, #0]
     dae:	195d      	adds	r5, r3, r5
     db0:	8025      	strh	r5, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     db2:	2000      	movs	r0, #0
     db4:	e7ce      	b.n	d54 <eMBFuncReadDiscreteInputs+0xc>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
     db6:	08d5      	lsrs	r5, r2, #3
     db8:	b2ed      	uxtb	r5, r5
     dba:	e7eb      	b.n	d94 <eMBFuncReadDiscreteInputs+0x4c>
                eStatus = prveMBError2Exception( eRegStatus );
     dbc:	f241 0371 	movw	r3, #4209	; 0x1071
     dc0:	f2c0 0300 	movt	r3, #0
     dc4:	4798      	blx	r3
     dc6:	e7c5      	b.n	d54 <eMBFuncReadDiscreteInputs+0xc>

00000dc8 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     dc8:	b510      	push	{r4, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
     dca:	880b      	ldrh	r3, [r1, #0]
     dcc:	2b05      	cmp	r3, #5
     dce:	d001      	beq.n	dd4 <eMBFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     dd0:	2003      	movs	r0, #3
    }
    return eStatus;
}
     dd2:	bd10      	pop	{r4, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
     dd4:	7841      	ldrb	r1, [r0, #1]
     dd6:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
     dd8:	7883      	ldrb	r3, [r0, #2]
     dda:	4319      	orrs	r1, r3
        usRegAddress++;
     ddc:	3101      	adds	r1, #1
     dde:	b289      	uxth	r1, r1
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
     de0:	3003      	adds	r0, #3
     de2:	2301      	movs	r3, #1
     de4:	2201      	movs	r2, #1
     de6:	f244 1405 	movw	r4, #16645	; 0x4105
     dea:	f2c0 0400 	movt	r4, #0
     dee:	47a0      	blx	r4
        if( eRegStatus != MB_ENOERR )
     df0:	b908      	cbnz	r0, df6 <eMBFuncWriteHoldingRegister+0x2e>
    eMBException    eStatus = MB_EX_NONE;
     df2:	2000      	movs	r0, #0
     df4:	e7ed      	b.n	dd2 <eMBFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
     df6:	f241 0371 	movw	r3, #4209	; 0x1071
     dfa:	f2c0 0300 	movt	r3, #0
     dfe:	4798      	blx	r3
     e00:	e7e7      	b.n	dd2 <eMBFuncWriteHoldingRegister+0xa>

00000e02 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     e02:	b570      	push	{r4, r5, r6, lr}
     e04:	000c      	movs	r4, r1
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
     e06:	880b      	ldrh	r3, [r1, #0]
     e08:	2b05      	cmp	r3, #5
     e0a:	d801      	bhi.n	e10 <eMBFuncWriteMultipleHoldingRegister+0xe>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     e0c:	2003      	movs	r0, #3
    }
    return eStatus;
}
     e0e:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
     e10:	7841      	ldrb	r1, [r0, #1]
     e12:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
     e14:	7883      	ldrb	r3, [r0, #2]
     e16:	4319      	orrs	r1, r3
        usRegAddress++;
     e18:	3101      	adds	r1, #1
     e1a:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
     e1c:	78c2      	ldrb	r2, [r0, #3]
     e1e:	0212      	lsls	r2, r2, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
     e20:	7903      	ldrb	r3, [r0, #4]
     e22:	431a      	orrs	r2, r3
        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
     e24:	7945      	ldrb	r5, [r0, #5]
        if( ( usRegCount >= 1 ) &&
     e26:	1e53      	subs	r3, r2, #1
     e28:	b29b      	uxth	r3, r3
     e2a:	2b77      	cmp	r3, #119	; 0x77
     e2c:	d901      	bls.n	e32 <eMBFuncWriteMultipleHoldingRegister+0x30>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     e2e:	2003      	movs	r0, #3
     e30:	e7ed      	b.n	e0e <eMBFuncWriteMultipleHoldingRegister+0xc>
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
     e32:	0053      	lsls	r3, r2, #1
     e34:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
     e36:	429d      	cmp	r5, r3
     e38:	d001      	beq.n	e3e <eMBFuncWriteMultipleHoldingRegister+0x3c>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     e3a:	2003      	movs	r0, #3
     e3c:	e7e7      	b.n	e0e <eMBFuncWriteMultipleHoldingRegister+0xc>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
     e3e:	3006      	adds	r0, #6
            eRegStatus =
     e40:	2301      	movs	r3, #1
     e42:	f244 1505 	movw	r5, #16645	; 0x4105
     e46:	f2c0 0500 	movt	r5, #0
     e4a:	47a8      	blx	r5
            if( eRegStatus != MB_ENOERR )
     e4c:	b918      	cbnz	r0, e56 <eMBFuncWriteMultipleHoldingRegister+0x54>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
     e4e:	2305      	movs	r3, #5
     e50:	8023      	strh	r3, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     e52:	2000      	movs	r0, #0
     e54:	e7db      	b.n	e0e <eMBFuncWriteMultipleHoldingRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
     e56:	f241 0371 	movw	r3, #4209	; 0x1071
     e5a:	f2c0 0300 	movt	r3, #0
     e5e:	4798      	blx	r3
     e60:	e7d5      	b.n	e0e <eMBFuncWriteMultipleHoldingRegister+0xc>

00000e62 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     e62:	b570      	push	{r4, r5, r6, lr}
     e64:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     e66:	880b      	ldrh	r3, [r1, #0]
     e68:	2b05      	cmp	r3, #5
     e6a:	d001      	beq.n	e70 <eMBFuncReadHoldingRegister+0xe>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     e6c:	2003      	movs	r0, #3
    }
    return eStatus;
}
     e6e:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     e70:	7841      	ldrb	r1, [r0, #1]
     e72:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     e74:	7883      	ldrb	r3, [r0, #2]
     e76:	4319      	orrs	r1, r3
        usRegAddress++;
     e78:	3101      	adds	r1, #1
     e7a:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
     e7c:	7902      	ldrb	r2, [r0, #4]
     e7e:	b295      	uxth	r5, r2
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
     e80:	1e6b      	subs	r3, r5, #1
     e82:	b29b      	uxth	r3, r3
     e84:	2b7c      	cmp	r3, #124	; 0x7c
     e86:	d901      	bls.n	e8c <eMBFuncReadHoldingRegister+0x2a>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     e88:	2003      	movs	r0, #3
     e8a:	e7f0      	b.n	e6e <eMBFuncReadHoldingRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
     e8c:	2300      	movs	r3, #0
     e8e:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
     e90:	3303      	adds	r3, #3
     e92:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
     e94:	8823      	ldrh	r3, [r4, #0]
     e96:	3301      	adds	r3, #1
     e98:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
     e9a:	1c86      	adds	r6, r0, #2
     e9c:	0052      	lsls	r2, r2, #1
     e9e:	7042      	strb	r2, [r0, #1]
            *usLen += 1;
     ea0:	8823      	ldrh	r3, [r4, #0]
     ea2:	3301      	adds	r3, #1
     ea4:	8023      	strh	r3, [r4, #0]
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
     ea6:	2300      	movs	r3, #0
     ea8:	002a      	movs	r2, r5
     eaa:	0030      	movs	r0, r6
     eac:	f244 1605 	movw	r6, #16645	; 0x4105
     eb0:	f2c0 0600 	movt	r6, #0
     eb4:	47b0      	blx	r6
            if( eRegStatus != MB_ENOERR )
     eb6:	b928      	cbnz	r0, ec4 <eMBFuncReadHoldingRegister+0x62>
                *usLen += usRegCount * 2;
     eb8:	006d      	lsls	r5, r5, #1
     eba:	8823      	ldrh	r3, [r4, #0]
     ebc:	18ed      	adds	r5, r5, r3
     ebe:	8025      	strh	r5, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     ec0:	2000      	movs	r0, #0
     ec2:	e7d4      	b.n	e6e <eMBFuncReadHoldingRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
     ec4:	f241 0371 	movw	r3, #4209	; 0x1071
     ec8:	f2c0 0300 	movt	r3, #0
     ecc:	4798      	blx	r3
     ece:	e7ce      	b.n	e6e <eMBFuncReadHoldingRegister+0xc>

00000ed0 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
     ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
     ed2:	46c6      	mov	lr, r8
     ed4:	b500      	push	{lr}
     ed6:	0004      	movs	r4, r0
     ed8:	000f      	movs	r7, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
     eda:	880b      	ldrh	r3, [r1, #0]
     edc:	2b09      	cmp	r3, #9
     ede:	d952      	bls.n	f86 <eMBFuncReadWriteMultipleHoldingRegister+0xb6>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
     ee0:	7845      	ldrb	r5, [r0, #1]
     ee2:	022d      	lsls	r5, r5, #8
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
     ee4:	7883      	ldrb	r3, [r0, #2]
     ee6:	431d      	orrs	r5, r3
        usRegReadAddress++;
     ee8:	3501      	adds	r5, #1
     eea:	b2ad      	uxth	r5, r5

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
     eec:	78c6      	ldrb	r6, [r0, #3]
     eee:	0236      	lsls	r6, r6, #8
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
     ef0:	7903      	ldrb	r3, [r0, #4]
     ef2:	431e      	orrs	r6, r3

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
     ef4:	7941      	ldrb	r1, [r0, #5]
     ef6:	0209      	lsls	r1, r1, #8
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
     ef8:	7983      	ldrb	r3, [r0, #6]
     efa:	4319      	orrs	r1, r3
        usRegWriteAddress++;
     efc:	3101      	adds	r1, #1
     efe:	b289      	uxth	r1, r1

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
     f00:	79c2      	ldrb	r2, [r0, #7]
     f02:	0212      	lsls	r2, r2, #8
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
     f04:	7a03      	ldrb	r3, [r0, #8]
     f06:	431a      	orrs	r2, r3

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
     f08:	7a40      	ldrb	r0, [r0, #9]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
     f0a:	1e73      	subs	r3, r6, #1
     f0c:	b29b      	uxth	r3, r3
     f0e:	2b7c      	cmp	r3, #124	; 0x7c
     f10:	d903      	bls.n	f1a <eMBFuncReadWriteMultipleHoldingRegister+0x4a>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     f12:	2003      	movs	r0, #3
        }
    }
    return eStatus;
}
     f14:	bc04      	pop	{r2}
     f16:	4690      	mov	r8, r2
     f18:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
     f1a:	b90a      	cbnz	r2, f20 <eMBFuncReadWriteMultipleHoldingRegister+0x50>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     f1c:	2003      	movs	r0, #3
     f1e:	e7f9      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
     f20:	2a79      	cmp	r2, #121	; 0x79
     f22:	d901      	bls.n	f28 <eMBFuncReadWriteMultipleHoldingRegister+0x58>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     f24:	2003      	movs	r0, #3
     f26:	e7f5      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
     f28:	0053      	lsls	r3, r2, #1
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
     f2a:	4283      	cmp	r3, r0
     f2c:	d001      	beq.n	f32 <eMBFuncReadWriteMultipleHoldingRegister+0x62>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     f2e:	2003      	movs	r0, #3
     f30:	e7f0      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
     f32:	2301      	movs	r3, #1
     f34:	0020      	movs	r0, r4
     f36:	300a      	adds	r0, #10
     f38:	f244 1805 	movw	r8, #16645	; 0x4105
     f3c:	f2c0 0800 	movt	r8, #0
     f40:	47c0      	blx	r8
            if( eRegStatus == MB_ENOERR )
     f42:	b110      	cbz	r0, f4a <eMBFuncReadWriteMultipleHoldingRegister+0x7a>
            if( eRegStatus != MB_ENOERR )
     f44:	b9c8      	cbnz	r0, f7a <eMBFuncReadWriteMultipleHoldingRegister+0xaa>
    eMBException    eStatus = MB_EX_NONE;
     f46:	2000      	movs	r0, #0
     f48:	e7e4      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>
                *usLen = MB_PDU_FUNC_OFF;
     f4a:	2300      	movs	r3, #0
     f4c:	803b      	strh	r3, [r7, #0]
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
     f4e:	2217      	movs	r2, #23
     f50:	7022      	strb	r2, [r4, #0]
                *usLen += 1;
     f52:	883a      	ldrh	r2, [r7, #0]
     f54:	3201      	adds	r2, #1
     f56:	803a      	strh	r2, [r7, #0]
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
     f58:	1ca0      	adds	r0, r4, #2
     f5a:	0072      	lsls	r2, r6, #1
     f5c:	7062      	strb	r2, [r4, #1]
                *usLen += 1;
     f5e:	883a      	ldrh	r2, [r7, #0]
     f60:	3201      	adds	r2, #1
     f62:	803a      	strh	r2, [r7, #0]
                eRegStatus =
     f64:	0032      	movs	r2, r6
     f66:	0029      	movs	r1, r5
     f68:	47c0      	blx	r8
                if( eRegStatus == MB_ENOERR )
     f6a:	2800      	cmp	r0, #0
     f6c:	d1ea      	bne.n	f44 <eMBFuncReadWriteMultipleHoldingRegister+0x74>
                    *usLen += 2 * usRegReadCount;
     f6e:	0073      	lsls	r3, r6, #1
     f70:	b29b      	uxth	r3, r3
     f72:	883a      	ldrh	r2, [r7, #0]
     f74:	189b      	adds	r3, r3, r2
     f76:	803b      	strh	r3, [r7, #0]
     f78:	e7e4      	b.n	f44 <eMBFuncReadWriteMultipleHoldingRegister+0x74>
                eStatus = prveMBError2Exception( eRegStatus );
     f7a:	f241 0371 	movw	r3, #4209	; 0x1071
     f7e:	f2c0 0300 	movt	r3, #0
     f82:	4798      	blx	r3
     f84:	e7c6      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>
    eMBException    eStatus = MB_EX_NONE;
     f86:	2000      	movs	r0, #0
     f88:	e7c4      	b.n	f14 <eMBFuncReadWriteMultipleHoldingRegister+0x44>

00000f8a <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
     f8a:	b570      	push	{r4, r5, r6, lr}
     f8c:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
     f8e:	880b      	ldrh	r3, [r1, #0]
     f90:	2b05      	cmp	r3, #5
     f92:	d001      	beq.n	f98 <eMBFuncReadInputRegister+0xe>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     f94:	2003      	movs	r0, #3
    }
    return eStatus;
}
     f96:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
     f98:	7841      	ldrb	r1, [r0, #1]
     f9a:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
     f9c:	7883      	ldrb	r3, [r0, #2]
     f9e:	4319      	orrs	r1, r3
        usRegAddress++;
     fa0:	3101      	adds	r1, #1
     fa2:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
     fa4:	78c5      	ldrb	r5, [r0, #3]
     fa6:	022d      	lsls	r5, r5, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
     fa8:	7903      	ldrb	r3, [r0, #4]
     faa:	431d      	orrs	r5, r3
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
     fac:	1e6b      	subs	r3, r5, #1
     fae:	b29b      	uxth	r3, r3
        if( ( usRegCount >= 1 )
     fb0:	2b7b      	cmp	r3, #123	; 0x7b
     fb2:	d901      	bls.n	fb8 <eMBFuncReadInputRegister+0x2e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
     fb4:	2003      	movs	r0, #3
     fb6:	e7ee      	b.n	f96 <eMBFuncReadInputRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
     fb8:	2300      	movs	r3, #0
     fba:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
     fbc:	3304      	adds	r3, #4
     fbe:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
     fc0:	8823      	ldrh	r3, [r4, #0]
     fc2:	3301      	adds	r3, #1
     fc4:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
     fc6:	1c86      	adds	r6, r0, #2
     fc8:	006b      	lsls	r3, r5, #1
     fca:	7043      	strb	r3, [r0, #1]
            *usLen += 1;
     fcc:	8823      	ldrh	r3, [r4, #0]
     fce:	3301      	adds	r3, #1
     fd0:	8023      	strh	r3, [r4, #0]
            eRegStatus =
     fd2:	002a      	movs	r2, r5
     fd4:	0030      	movs	r0, r6
     fd6:	f244 03c1 	movw	r3, #16577	; 0x40c1
     fda:	f2c0 0300 	movt	r3, #0
     fde:	4798      	blx	r3
            if( eRegStatus != MB_ENOERR )
     fe0:	b930      	cbnz	r0, ff0 <eMBFuncReadInputRegister+0x66>
                *usLen += usRegCount * 2;
     fe2:	006d      	lsls	r5, r5, #1
     fe4:	b2ad      	uxth	r5, r5
     fe6:	8823      	ldrh	r3, [r4, #0]
     fe8:	18ed      	adds	r5, r5, r3
     fea:	8025      	strh	r5, [r4, #0]
    eMBException    eStatus = MB_EX_NONE;
     fec:	2000      	movs	r0, #0
     fee:	e7d2      	b.n	f96 <eMBFuncReadInputRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
     ff0:	f241 0371 	movw	r3, #4209	; 0x1071
     ff4:	f2c0 0300 	movt	r3, #0
     ff8:	4798      	blx	r3
     ffa:	e7cc      	b.n	f96 <eMBFuncReadInputRegister+0xc>

00000ffc <eMBSetSlaveID>:
/* ----------------------- Start implementation -----------------------------*/

eMBErrorCode
eMBSetSlaveID( UCHAR ucSlaveID, BOOL xIsRunning,
               UCHAR const *pucAdditional, USHORT usAdditionalLen )
{
     ffc:	b570      	push	{r4, r5, r6, lr}
     ffe:	0015      	movs	r5, r2
    1000:	001c      	movs	r4, r3
    eMBErrorCode    eStatus = MB_ENOERR;

    /* the first byte and second byte in the buffer is reserved for
     * the parameter ucSlaveID and the running flag. The rest of
     * the buffer is available for additional data. */
    if( usAdditionalLen + 2 < MB_FUNC_OTHER_REP_SLAVEID_BUF )
    1002:	3302      	adds	r3, #2
    1004:	2b1f      	cmp	r3, #31
    1006:	dd01      	ble.n	100c <eMBSetSlaveID+0x10>
            usMBSlaveIDLen += usAdditionalLen;
        }
    }
    else
    {
        eStatus = MB_ENORES;
    1008:	2004      	movs	r0, #4
    }
    return eStatus;
}
    100a:	bd70      	pop	{r4, r5, r6, pc}
        ucMBSlaveID[usMBSlaveIDLen++] = ucSlaveID;
    100c:	f240 03e4 	movw	r3, #228	; 0xe4
    1010:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1014:	7018      	strb	r0, [r3, #0]
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    1016:	2202      	movs	r2, #2
    1018:	841a      	strh	r2, [r3, #32]
    101a:	b141      	cbz	r1, 102e <eMBSetSlaveID+0x32>
    101c:	32fd      	adds	r2, #253	; 0xfd
    101e:	f240 03e4 	movw	r3, #228	; 0xe4
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	705a      	strb	r2, [r3, #1]
        if( usAdditionalLen > 0 )
    1028:	b91c      	cbnz	r4, 1032 <eMBSetSlaveID+0x36>
    eMBErrorCode    eStatus = MB_ENOERR;
    102a:	2000      	movs	r0, #0
    102c:	e7ed      	b.n	100a <eMBSetSlaveID+0xe>
        ucMBSlaveID[usMBSlaveIDLen++] = ( UCHAR )( xIsRunning ? 0xFF : 0x00 );
    102e:	2200      	movs	r2, #0
    1030:	e7f5      	b.n	101e <eMBSetSlaveID+0x22>
            memcpy( &ucMBSlaveID[usMBSlaveIDLen], pucAdditional,
    1032:	001e      	movs	r6, r3
    1034:	1c98      	adds	r0, r3, #2
    1036:	0022      	movs	r2, r4
    1038:	0029      	movs	r1, r5
    103a:	f646 6341 	movw	r3, #28225	; 0x6e41
    103e:	f2c0 0300 	movt	r3, #0
    1042:	4798      	blx	r3
            usMBSlaveIDLen += usAdditionalLen;
    1044:	3402      	adds	r4, #2
    1046:	8434      	strh	r4, [r6, #32]
    eMBErrorCode    eStatus = MB_ENOERR;
    1048:	2000      	movs	r0, #0
    104a:	e7de      	b.n	100a <eMBSetSlaveID+0xe>

0000104c <eMBFuncReportSlaveID>:

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
    104c:	b570      	push	{r4, r5, r6, lr}
    104e:	000d      	movs	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
    1050:	3001      	adds	r0, #1
    1052:	f240 01e4 	movw	r1, #228	; 0xe4
    1056:	f2c2 0100 	movt	r1, #8192	; 0x2000
    105a:	8c0c      	ldrh	r4, [r1, #32]
    105c:	0022      	movs	r2, r4
    105e:	f646 6341 	movw	r3, #28225	; 0x6e41
    1062:	f2c0 0300 	movt	r3, #0
    1066:	4798      	blx	r3
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
    1068:	3401      	adds	r4, #1
    106a:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
    106c:	2000      	movs	r0, #0
    106e:	bd70      	pop	{r4, r5, r6, pc}

00001070 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
    1070:	2801      	cmp	r0, #1
    1072:	d008      	beq.n	1086 <prveMBError2Exception+0x16>
    1074:	b118      	cbz	r0, 107e <prveMBError2Exception+0xe>
    1076:	2807      	cmp	r0, #7
    1078:	d003      	beq.n	1082 <prveMBError2Exception+0x12>
        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
    107a:	2004      	movs	r0, #4
            break;
    107c:	e000      	b.n	1080 <prveMBError2Exception+0x10>
            eStatus = MB_EX_NONE;
    107e:	2000      	movs	r0, #0
    }

    return eStatus;
}
    1080:	4770      	bx	lr
            eStatus = MB_EX_SLAVE_BUSY;
    1082:	2006      	movs	r0, #6
            break;
    1084:	e7fc      	b.n	1080 <prveMBError2Exception+0x10>
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
    1086:	2002      	movs	r0, #2
    1088:	e7fa      	b.n	1080 <prveMBError2Exception+0x10>

0000108a <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity, UCHAR ucStopBits )
{
    108a:	b5f0      	push	{r4, r5, r6, r7, lr}
    108c:	b083      	sub	sp, #12
    108e:	000d      	movs	r5, r1
    1090:	0011      	movs	r1, r2
    1092:	001a      	movs	r2, r3
    1094:	ab08      	add	r3, sp, #32
    1096:	781e      	ldrb	r6, [r3, #0]
    1098:	ac09      	add	r4, sp, #36	; 0x24
    109a:	7823      	ldrb	r3, [r4, #0]
    109c:	ac0a      	add	r4, sp, #40	; 0x28
    109e:	7827      	ldrb	r7, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
    10a0:	1e6c      	subs	r4, r5, #1
    10a2:	b2e4      	uxtb	r4, r4
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
    10a4:	2cf6      	cmp	r4, #246	; 0xf6
    10a6:	d903      	bls.n	10b0 <eMBInit+0x26>
    {
        eStatus = MB_EINVAL;
    10a8:	2402      	movs	r4, #2
                eMBState = STATE_DISABLED;
            }
        }
    }
    return eStatus;
}
    10aa:	0020      	movs	r0, r4
    10ac:	b003      	add	sp, #12
    10ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ucMBAddress = ucSlaveAddress;
    10b0:	f240 1408 	movw	r4, #264	; 0x108
    10b4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    10b8:	7025      	strb	r5, [r4, #0]
        switch ( eMode )
    10ba:	b118      	cbz	r0, 10c4 <eMBInit+0x3a>
    10bc:	2801      	cmp	r0, #1
    10be:	d04a      	beq.n	1156 <eMBInit+0xcc>
            eStatus = MB_EINVAL;
    10c0:	2402      	movs	r4, #2
    10c2:	e03e      	b.n	1142 <eMBInit+0xb8>
            pvMBFrameStartCur = eMBRTUStart;
    10c4:	f240 1008 	movw	r0, #264	; 0x108
    10c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10cc:	f641 1431 	movw	r4, #6449	; 0x1931
    10d0:	f2c0 0400 	movt	r4, #0
    10d4:	6044      	str	r4, [r0, #4]
            pvMBFrameStopCur = eMBRTUStop;
    10d6:	f641 1475 	movw	r4, #6517	; 0x1975
    10da:	f2c0 0400 	movt	r4, #0
    10de:	6084      	str	r4, [r0, #8]
            peMBFrameSendCur = eMBRTUSend;
    10e0:	f641 242d 	movw	r4, #6701	; 0x1a2d
    10e4:	f2c0 0400 	movt	r4, #0
    10e8:	60c4      	str	r4, [r0, #12]
            peMBFrameReceiveCur = eMBRTUReceive;
    10ea:	f641 14ad 	movw	r4, #6573	; 0x19ad
    10ee:	f2c0 0400 	movt	r4, #0
    10f2:	6104      	str	r4, [r0, #16]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    10f4:	2400      	movs	r4, #0
    10f6:	6144      	str	r4, [r0, #20]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
    10f8:	f240 3008 	movw	r0, #776	; 0x308
    10fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1100:	f641 24c7 	movw	r4, #6855	; 0x1ac7
    1104:	f2c0 0400 	movt	r4, #0
    1108:	6004      	str	r4, [r0, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
    110a:	f240 3000 	movw	r0, #768	; 0x300
    110e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1112:	f641 348f 	movw	r4, #7055	; 0x1b8f
    1116:	f2c0 0400 	movt	r4, #0
    111a:	6004      	str	r4, [r0, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
    111c:	f240 3004 	movw	r0, #772	; 0x304
    1120:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1124:	f641 4439 	movw	r4, #7225	; 0x1c39
    1128:	f2c0 0400 	movt	r4, #0
    112c:	6004      	str	r4, [r0, #0]
            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, ucDataBits, eParity, ucStopBits );
    112e:	9701      	str	r7, [sp, #4]
    1130:	9300      	str	r3, [sp, #0]
    1132:	0033      	movs	r3, r6
    1134:	0028      	movs	r0, r5
    1136:	f641 04b5 	movw	r4, #6325	; 0x18b5
    113a:	f2c0 0400 	movt	r4, #0
    113e:	47a0      	blx	r4
    1140:	0004      	movs	r4, r0
        if( eStatus == MB_ENOERR )
    1142:	2c00      	cmp	r4, #0
    1144:	d1b1      	bne.n	10aa <eMBInit+0x20>
            if( !xMBPortEventInit(  ) )
    1146:	f241 3339 	movw	r3, #4921	; 0x1339
    114a:	f2c0 0300 	movt	r3, #0
    114e:	4798      	blx	r3
    1150:	bbf0      	cbnz	r0, 11d0 <eMBInit+0x146>
                eStatus = MB_EPORTERR;
    1152:	2403      	movs	r4, #3
    1154:	e7a9      	b.n	10aa <eMBInit+0x20>
            pvMBFrameStartCur = eMBASCIIStart;
    1156:	f240 1008 	movw	r0, #264	; 0x108
    115a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    115e:	f240 7447 	movw	r4, #1863	; 0x747
    1162:	f2c0 0400 	movt	r4, #0
    1166:	6044      	str	r4, [r0, #4]
            pvMBFrameStopCur = eMBASCIIStop;
    1168:	f240 748d 	movw	r4, #1933	; 0x78d
    116c:	f2c0 0400 	movt	r4, #0
    1170:	6084      	str	r4, [r0, #8]
            peMBFrameSendCur = eMBASCIISend;
    1172:	f640 0445 	movw	r4, #2117	; 0x845
    1176:	f2c0 0400 	movt	r4, #0
    117a:	60c4      	str	r4, [r0, #12]
            peMBFrameReceiveCur = eMBASCIIReceive;
    117c:	f240 74c5 	movw	r4, #1989	; 0x7c5
    1180:	f2c0 0400 	movt	r4, #0
    1184:	6104      	str	r4, [r0, #16]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
    1186:	2400      	movs	r4, #0
    1188:	6144      	str	r4, [r0, #20]
            pxMBFrameCBByteReceived = xMBASCIIReceiveFSM;
    118a:	f240 3008 	movw	r0, #776	; 0x308
    118e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1192:	f640 04d1 	movw	r4, #2257	; 0x8d1
    1196:	f2c0 0400 	movt	r4, #0
    119a:	6004      	str	r4, [r0, #0]
            pxMBFrameCBTransmitterEmpty = xMBASCIITransmitFSM;
    119c:	f240 3000 	movw	r0, #768	; 0x300
    11a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11a4:	f640 2475 	movw	r4, #2677	; 0xa75
    11a8:	f2c0 0400 	movt	r4, #0
    11ac:	6004      	str	r4, [r0, #0]
            pxMBPortCBTimerExpired = xMBASCIITimerT1SExpired;
    11ae:	f240 3004 	movw	r0, #772	; 0x304
    11b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b6:	f640 34bd 	movw	r4, #3005	; 0xbbd
    11ba:	f2c0 0400 	movt	r4, #0
    11be:	6004      	str	r4, [r0, #0]
            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
    11c0:	0028      	movs	r0, r5
    11c2:	f240 64dd 	movw	r4, #1757	; 0x6dd
    11c6:	f2c0 0400 	movt	r4, #0
    11ca:	47a0      	blx	r4
    11cc:	0004      	movs	r4, r0
            break;
    11ce:	e7b8      	b.n	1142 <eMBInit+0xb8>
                eMBState = STATE_DISABLED;
    11d0:	f240 0300 	movw	r3, #0
    11d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11d8:	2201      	movs	r2, #1
    11da:	701a      	strb	r2, [r3, #0]
    11dc:	e765      	b.n	10aa <eMBInit+0x20>

000011de <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
    11de:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
    11e0:	f240 0300 	movw	r3, #0
    11e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e8:	781b      	ldrb	r3, [r3, #0]
    11ea:	2b01      	cmp	r3, #1
    11ec:	d001      	beq.n	11f2 <eMBEnable+0x14>
        pvMBFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
    11ee:	2006      	movs	r0, #6
    }
    return eStatus;
}
    11f0:	bd10      	pop	{r4, pc}
        pvMBFrameStartCur(  );
    11f2:	f240 1308 	movw	r3, #264	; 0x108
    11f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11fa:	685b      	ldr	r3, [r3, #4]
    11fc:	4798      	blx	r3
        eMBState = STATE_ENABLED;
    11fe:	f240 0300 	movw	r3, #0
    1202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1206:	2200      	movs	r2, #0
    1208:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
    120a:	2000      	movs	r0, #0
    120c:	e7f0      	b.n	11f0 <eMBEnable+0x12>

0000120e <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
    120e:	b510      	push	{r4, lr}
    1210:	b082      	sub	sp, #8
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
    1212:	f240 0300 	movw	r3, #0
    1216:	f2c2 0300 	movt	r3, #8192	; 0x2000
    121a:	781b      	ldrb	r3, [r3, #0]
    121c:	b11b      	cbz	r3, 1226 <eMBPoll+0x18>
    {
        return MB_EILLSTATE;
    121e:	2406      	movs	r4, #6
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
    1220:	0020      	movs	r0, r4
    1222:	b002      	add	sp, #8
    1224:	bd10      	pop	{r4, pc}
    if( xMBPortEventGet( &eEvent ) == TRUE )
    1226:	466b      	mov	r3, sp
    1228:	1dd8      	adds	r0, r3, #7
    122a:	f241 335b 	movw	r3, #4955	; 0x135b
    122e:	f2c0 0300 	movt	r3, #0
    1232:	4798      	blx	r3
    1234:	2801      	cmp	r0, #1
    1236:	d001      	beq.n	123c <eMBPoll+0x2e>
    return MB_ENOERR;
    1238:	2400      	movs	r4, #0
    123a:	e7f1      	b.n	1220 <eMBPoll+0x12>
        switch ( eEvent )
    123c:	466b      	mov	r3, sp
    123e:	3307      	adds	r3, #7
    1240:	781b      	ldrb	r3, [r3, #0]
    1242:	2b01      	cmp	r3, #1
    1244:	d003      	beq.n	124e <eMBPoll+0x40>
    1246:	2b02      	cmp	r3, #2
    1248:	d021      	beq.n	128e <eMBPoll+0x80>
    return MB_ENOERR;
    124a:	2400      	movs	r4, #0
    124c:	e7e8      	b.n	1220 <eMBPoll+0x12>
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
    124e:	f240 1008 	movw	r0, #264	; 0x108
    1252:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1256:	6903      	ldr	r3, [r0, #16]
    1258:	0002      	movs	r2, r0
    125a:	3218      	adds	r2, #24
    125c:	0001      	movs	r1, r0
    125e:	311c      	adds	r1, #28
    1260:	3020      	adds	r0, #32
    1262:	4798      	blx	r3
    1264:	0004      	movs	r4, r0
            if( eStatus == MB_ENOERR )
    1266:	2800      	cmp	r0, #0
    1268:	d162      	bne.n	1330 <eMBPoll+0x122>
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
    126a:	f240 1308 	movw	r3, #264	; 0x108
    126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1272:	2220      	movs	r2, #32
    1274:	5c9a      	ldrb	r2, [r3, r2]
    1276:	781b      	ldrb	r3, [r3, #0]
    1278:	429a      	cmp	r2, r3
    127a:	d001      	beq.n	1280 <eMBPoll+0x72>
    127c:	2a00      	cmp	r2, #0
    127e:	d1cf      	bne.n	1220 <eMBPoll+0x12>
                    ( void )xMBPortEventPost( EV_EXECUTE );
    1280:	2002      	movs	r0, #2
    1282:	f241 3349 	movw	r3, #4937	; 0x1349
    1286:	f2c0 0300 	movt	r3, #0
    128a:	4798      	blx	r3
    128c:	e7c8      	b.n	1220 <eMBPoll+0x12>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
    128e:	f240 1308 	movw	r3, #264	; 0x108
    1292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1296:	69d8      	ldr	r0, [r3, #28]
    1298:	7801      	ldrb	r1, [r0, #0]
    129a:	2221      	movs	r2, #33	; 0x21
    129c:	5499      	strb	r1, [r3, r2]
            eException = MB_EX_ILLEGAL_FUNCTION;
    129e:	2401      	movs	r4, #1
    12a0:	3201      	adds	r2, #1
    12a2:	549c      	strb	r4, [r3, r2]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    12a4:	2300      	movs	r3, #0
    12a6:	2b0f      	cmp	r3, #15
    12a8:	dc18      	bgt.n	12dc <eMBPoll+0xce>
                if( xFuncHandlers[i].ucFunctionCode == 0 )
    12aa:	00da      	lsls	r2, r3, #3
    12ac:	f240 0400 	movw	r4, #0
    12b0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    12b4:	46a4      	mov	ip, r4
    12b6:	4462      	add	r2, ip
    12b8:	7912      	ldrb	r2, [r2, #4]
    12ba:	b17a      	cbz	r2, 12dc <eMBPoll+0xce>
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
    12bc:	4291      	cmp	r1, r2
    12be:	d001      	beq.n	12c4 <eMBPoll+0xb6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
    12c0:	3301      	adds	r3, #1
    12c2:	e7f0      	b.n	12a6 <eMBPoll+0x98>
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
    12c4:	00db      	lsls	r3, r3, #3
    12c6:	4463      	add	r3, ip
    12c8:	689b      	ldr	r3, [r3, #8]
    12ca:	f240 1408 	movw	r4, #264	; 0x108
    12ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
    12d2:	0021      	movs	r1, r4
    12d4:	3118      	adds	r1, #24
    12d6:	4798      	blx	r3
    12d8:	2322      	movs	r3, #34	; 0x22
    12da:	54e0      	strb	r0, [r4, r3]
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
    12dc:	f240 1308 	movw	r3, #264	; 0x108
    12e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e4:	2220      	movs	r2, #32
    12e6:	5c9b      	ldrb	r3, [r3, r2]
    12e8:	b323      	cbz	r3, 1334 <eMBPoll+0x126>
                if( eException != MB_EX_NONE )
    12ea:	f240 1308 	movw	r3, #264	; 0x108
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	3202      	adds	r2, #2
    12f4:	5c9a      	ldrb	r2, [r3, r2]
    12f6:	b182      	cbz	r2, 131a <eMBPoll+0x10c>
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
    12f8:	f240 1308 	movw	r3, #264	; 0x108
    12fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1300:	2101      	movs	r1, #1
    1302:	8319      	strh	r1, [r3, #24]
    1304:	3120      	adds	r1, #32
    1306:	5c58      	ldrb	r0, [r3, r1]
    1308:	39a1      	subs	r1, #161	; 0xa1
    130a:	4301      	orrs	r1, r0
    130c:	69d8      	ldr	r0, [r3, #28]
    130e:	7001      	strb	r1, [r0, #0]
                    ucMBFrame[usLength++] = eException;
    1310:	69d8      	ldr	r0, [r3, #28]
    1312:	8b19      	ldrh	r1, [r3, #24]
    1314:	1c4c      	adds	r4, r1, #1
    1316:	831c      	strh	r4, [r3, #24]
    1318:	5442      	strb	r2, [r0, r1]
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
    131a:	f240 1308 	movw	r3, #264	; 0x108
    131e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1322:	68dc      	ldr	r4, [r3, #12]
    1324:	7818      	ldrb	r0, [r3, #0]
    1326:	69d9      	ldr	r1, [r3, #28]
    1328:	8b1a      	ldrh	r2, [r3, #24]
    132a:	47a0      	blx	r4
    return MB_ENOERR;
    132c:	2400      	movs	r4, #0
    132e:	e777      	b.n	1220 <eMBPoll+0x12>
    1330:	2400      	movs	r4, #0
    1332:	e775      	b.n	1220 <eMBPoll+0x12>
    1334:	2400      	movs	r4, #0
    1336:	e773      	b.n	1220 <eMBPoll+0x12>

00001338 <xMBPortEventInit>:

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
    xEventInQueue = FALSE;
    1338:	f240 132b 	movw	r3, #299	; 0x12b
    133c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1340:	2200      	movs	r2, #0
    1342:	701a      	strb	r2, [r3, #0]
    return TRUE;
}
    1344:	2001      	movs	r0, #1
    1346:	4770      	bx	lr

00001348 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
    xEventInQueue = TRUE;
    1348:	f240 132b 	movw	r3, #299	; 0x12b
    134c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1350:	2201      	movs	r2, #1
    1352:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
    1354:	7058      	strb	r0, [r3, #1]
    return TRUE;
}
    1356:	2001      	movs	r0, #1
    1358:	4770      	bx	lr

0000135a <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
    135a:	0002      	movs	r2, r0
    BOOL            xEventHappened = FALSE;

    if( xEventInQueue )
    135c:	f240 132b 	movw	r3, #299	; 0x12b
    1360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1364:	7818      	ldrb	r0, [r3, #0]
    1366:	b140      	cbz	r0, 137a <xMBPortEventGet+0x20>
    {
        *eEvent = eQueuedEvent;
    1368:	f240 132b 	movw	r3, #299	; 0x12b
    136c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1370:	7859      	ldrb	r1, [r3, #1]
    1372:	7011      	strb	r1, [r2, #0]
        xEventInQueue = FALSE;
    1374:	2200      	movs	r2, #0
    1376:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
    1378:	2001      	movs	r0, #1
    }
    return xEventHappened;
}
    137a:	4770      	bx	lr

0000137c <SERCOM2_0_Handler>:
#include "driver_init.h"


/* ----------------------- static functions ---------------------------------*/
void SERCOM2_0_Handler(void)											// DRE (Data Register Empty: Set when DATA register is empty and ready to be written)
{	
    137c:	b510      	push	{r4, lr}
		static void prvvUARTTxReadyISR( void )
		{
			pxMBFrameCBTransmitterEmpty(  );
		}
	*/
	pxMBFrameCBTransmitterEmpty();
    137e:	f240 3300 	movw	r3, #768	; 0x300
    1382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1386:	681b      	ldr	r3, [r3, #0]
    1388:	4798      	blx	r3
};
    138a:	bd10      	pop	{r4, pc}

0000138c <SERCOM2_1_Handler>:

void SERCOM2_1_Handler(void)											// TXC (Transmit Complete: Set when the entire frame in the transmit shift register has been shifted out and there are no new data in DATA register)
{	
    138c:	b510      	push	{r4, lr}
	SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_TXC;				// Clear the interrupt flag
    138e:	f640 4300 	movw	r3, #3072	; 0xc00
    1392:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1396:	2202      	movs	r2, #2
    1398:	761a      	strb	r2, [r3, #24]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    139a:	f24e 1300 	movw	r3, #57600	; 0xe100
    139e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    13a2:	2180      	movs	r1, #128	; 0x80
    13a4:	0609      	lsls	r1, r1, #24
    13a6:	327e      	adds	r2, #126	; 0x7e
    13a8:	5099      	str	r1, [r3, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    13aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    13ae:	f3bf 8f6f 	isb	sy
	NVIC_DisableIRQ(SERCOM2_1_IRQn);				// Disable TXC interrupt in NVIC line
	delay_us(100);
    13b2:	2064      	movs	r0, #100	; 0x64
    13b4:	f641 43a3 	movw	r3, #7331	; 0x1ca3
    13b8:	f2c0 0300 	movt	r3, #0
    13bc:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13be:	23c0      	movs	r3, #192	; 0xc0
    13c0:	05db      	lsls	r3, r3, #23
    13c2:	f240 4200 	movw	r2, #1024	; 0x400
    13c6:	615a      	str	r2, [r3, #20]
    13c8:	f640 0200 	movw	r2, #2048	; 0x800
    13cc:	615a      	str	r2, [r3, #20]
	gpio_set_pin_level(DE, FALSE);					// RE & DE low means I'll listen
	gpio_set_pin_level(RE, FALSE);					// RE & DE low means I'll listen
};
    13ce:	bd10      	pop	{r4, pc}

000013d0 <SERCOM2_2_Handler>:

void SERCOM2_2_Handler(void)											// RXC (Receive Complete: Set when there are unread data in DATA register) 
{	
    13d0:	b510      	push	{r4, lr}
	if ( ((SERCOM2->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos) )//((SERCOM2->USART.STATUS.reg & SERCOM_USART_STATUS_BUFOVF) >> SERCOM_USART_STATUS_BUFOVF_Pos) )
    13d2:	f640 4300 	movw	r3, #3072	; 0xc00
    13d6:	f2c4 2300 	movt	r3, #16896	; 0x4200
    13da:	7e1b      	ldrb	r3, [r3, #24]
    13dc:	b25b      	sxtb	r3, r3
    13de:	2b00      	cmp	r3, #0
    13e0:	db06      	blt.n	13f0 <SERCOM2_2_Handler+0x20>
			static void prvvUARTRxISR( void )
			{
				pxMBFrameCBByteReceived(  );
			}
		*/
		pxMBFrameCBByteReceived();
    13e2:	f240 3308 	movw	r3, #776	; 0x308
    13e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ea:	681b      	ldr	r3, [r3, #0]
    13ec:	4798      	blx	r3
	}	
};
    13ee:	bd10      	pop	{r4, pc}
		uint8_t dummyRead = SERCOM2 -> USART.DATA.reg;					// Dummy read the DATA register to clear the flag, the only way to clear it without disabling this interrupt.
    13f0:	f640 4300 	movw	r3, #3072	; 0xc00
    13f4:	f2c4 2300 	movt	r3, #16896	; 0x4200
    13f8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;		// Clear error flag	
    13fa:	2280      	movs	r2, #128	; 0x80
    13fc:	761a      	strb	r2, [r3, #24]
		if ( ((SERCOM2->USART.STATUS.reg & SERCOM_USART_STATUS_PERR) >> SERCOM_USART_STATUS_PERR_Pos) )
    13fe:	8b5b      	ldrh	r3, [r3, #26]
    1400:	07db      	lsls	r3, r3, #31
    1402:	d5f4      	bpl.n	13ee <SERCOM2_2_Handler+0x1e>
			SERCOM2->USART.STATUS.reg = SERCOM_USART_STATUS_PERR;		// Clear parity error flag	
    1404:	f640 4300 	movw	r3, #3072	; 0xc00
    1408:	f2c4 2300 	movt	r3, #16896	; 0x4200
    140c:	3a7f      	subs	r2, #127	; 0x7f
    140e:	835a      	strh	r2, [r3, #26]
    1410:	e7ed      	b.n	13ee <SERCOM2_2_Handler+0x1e>

00001412 <SERCOM2_OTHER_Handler>:
{
	// code goes here
};
void SERCOM2_OTHER_Handler(void)	
{
	uint8_t intflag = SERCOM2->USART.INTENSET.reg & SERCOM2->USART.INTFLAG.reg;	// Only look at the flags which are actually used
    1412:	f640 4200 	movw	r2, #3072	; 0xc00
    1416:	f2c4 2200 	movt	r2, #16896	; 0x4200
    141a:	7d91      	ldrb	r1, [r2, #22]
    141c:	7e13      	ldrb	r3, [r2, #24]
    141e:	400b      	ands	r3, r1

	if (intflag & SERCOM_USART_INTFLAG_RXS)						// RXS (Receive Start)
    1420:	071a      	lsls	r2, r3, #28
    1422:	d505      	bpl.n	1430 <SERCOM2_OTHER_Handler+0x1e>
	{
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;	// Clear the interrupt flag
    1424:	f640 4200 	movw	r2, #3072	; 0xc00
    1428:	f2c4 2200 	movt	r2, #16896	; 0x4200
    142c:	2108      	movs	r1, #8
    142e:	7611      	strb	r1, [r2, #24]
		SERCOM2_USART_RXStart();								// Callback function to react to the incoming character
	}

	if (intflag & SERCOM_USART_INTFLAG_CTSIC)					// CTSIC (Clear to Send Input Change)
    1430:	06da      	lsls	r2, r3, #27
    1432:	d505      	bpl.n	1440 <SERCOM2_OTHER_Handler+0x2e>
	{
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;// Clear the interrupt flag
    1434:	f640 4200 	movw	r2, #3072	; 0xc00
    1438:	f2c4 2200 	movt	r2, #16896	; 0x4200
    143c:	2110      	movs	r1, #16
    143e:	7611      	strb	r1, [r2, #24]
		SERCOM2_USART_CTSIC();									// Callback function to react to the pin state change
	}

	if (intflag & SERCOM_USART_INTFLAG_RXBRK)					// RXBRK (Receive Break)
    1440:	069a      	lsls	r2, r3, #26
    1442:	d505      	bpl.n	1450 <SERCOM2_OTHER_Handler+0x3e>
	{
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;// Clear the interrupt flag
    1444:	f640 4200 	movw	r2, #3072	; 0xc00
    1448:	f2c4 2200 	movt	r2, #16896	; 0x4200
    144c:	2120      	movs	r1, #32
    144e:	7611      	strb	r1, [r2, #24]
		SERCOM2_USART_RXBRK();									// Callback function to react when a break character is received
	}
	
	if (intflag & SERCOM_USART_INTFLAG_ERROR)					// ERROR(Error)
    1450:	b25b      	sxtb	r3, r3
    1452:	2b00      	cmp	r3, #0
    1454:	db00      	blt.n	1458 <SERCOM2_OTHER_Handler+0x46>
	{
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;// Clear the interrupt flag
		SERCOM2_USART_Error();									// Callback function to react when an error is detected
	}
};
    1456:	4770      	bx	lr
		SERCOM2->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;// Clear the interrupt flag
    1458:	f640 4300 	movw	r3, #3072	; 0xc00
    145c:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1460:	2280      	movs	r2, #128	; 0x80
    1462:	761a      	strb	r2, [r3, #24]
};
    1464:	e7f7      	b.n	1456 <SERCOM2_OTHER_Handler+0x44>

00001466 <xMBPortSerialPutByte>:
    by the protocol stack if pxMBFrameCBTransmitterEmpty( ) has been
    called. 
	*/
	
	SERCOM_CRITICAL_SECTION_ENTER();
	SERCOM2 -> USART.DATA.reg = ucByte;
    1466:	b280      	uxth	r0, r0
    1468:	f640 4300 	movw	r3, #3072	; 0xc00
    146c:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1470:	8518      	strh	r0, [r3, #40]	; 0x28
	SERCOM_CRITICAL_SECTION_LEAVE();
	
    return TRUE;
}
    1472:	2001      	movs	r0, #1
    1474:	4770      	bx	lr

00001476 <xMBPortSerialGetByte>:
		Return the byte in the UARTs receive buffer. This function is called
    by the protocol stack after pxMBFrameCBByteReceived( ) has been called.
    */
	
	SERCOM_CRITICAL_SECTION_ENTER();
	*pucByte = SERCOM2 -> USART.DATA.reg;
    1476:	f640 4300 	movw	r3, #3072	; 0xc00
    147a:	f2c4 2300 	movt	r3, #16896	; 0x4200
    147e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1480:	7003      	strb	r3, [r0, #0]
	SERCOM_CRITICAL_SECTION_LEAVE();
	
	return TRUE;
}
    1482:	2001      	movs	r0, #1
    1484:	4770      	bx	lr
	...

00001488 <vMBPortSerialEnable>:

/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{	
    1488:	b510      	push	{r4, lr}
	if( xRxEnable )
    148a:	b1d8      	cbz	r0, 14c4 <vMBPortSerialEnable+0x3c>
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    148c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1490:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1494:	f240 3020 	movw	r0, #800	; 0x320
    1498:	581a      	ldr	r2, [r3, r0]
    149a:	24ff      	movs	r4, #255	; 0xff
    149c:	43a2      	bics	r2, r4
    149e:	3cbf      	subs	r4, #191	; 0xbf
    14a0:	4322      	orrs	r2, r4
    14a2:	501a      	str	r2, [r3, r0]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    14a4:	2201      	movs	r2, #1
    14a6:	605a      	str	r2, [r3, #4]
	{
		NVIC_DisableIRQ(SERCOM2_2_IRQn);				// Disable RXC interrupt in NVIC line
		NVIC_DisableIRQ(SERCOM2_OTHER_IRQn);			// Disable RXS, CTSIC, RXBRK and ERROR interrupt in NVIC line
	}

	if( xTxEnable )
    14a8:	b9f1      	cbnz	r1, 14e8 <vMBPortSerialEnable+0x60>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    14aa:	f24e 1300 	movw	r3, #57600	; 0xe100
    14ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14b2:	2180      	movs	r1, #128	; 0x80
    14b4:	05c9      	lsls	r1, r1, #23
    14b6:	2280      	movs	r2, #128	; 0x80
    14b8:	5099      	str	r1, [r3, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    14ba:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    14be:	f3bf 8f6f 	isb	sy
	else
	{
		NVIC_DisableIRQ(SERCOM2_0_IRQn);				// Disable DRE interrupt in NVIC line
		//NVIC_DisableIRQ(SERCOM2_1_IRQn);				// Disable TXC interrupt in NVIC line
	}
}
    14c2:	bd10      	pop	{r4, pc}
    14c4:	f24e 1300 	movw	r3, #57600	; 0xe100
    14c8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    14cc:	2284      	movs	r2, #132	; 0x84
    14ce:	2001      	movs	r0, #1
    14d0:	5098      	str	r0, [r3, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    14d2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    14d6:	f3bf 8f6f 	isb	sy
    14da:	3001      	adds	r0, #1
    14dc:	5098      	str	r0, [r3, r2]
  __ASM volatile ("dsb 0xF":::"memory");
    14de:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    14e2:	f3bf 8f6f 	isb	sy
    14e6:	e7df      	b.n	14a8 <vMBPortSerialEnable+0x20>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    14e8:	23c0      	movs	r3, #192	; 0xc0
    14ea:	05db      	lsls	r3, r3, #23
    14ec:	f240 4200 	movw	r2, #1024	; 0x400
    14f0:	619a      	str	r2, [r3, #24]
    14f2:	f640 0200 	movw	r2, #2048	; 0x800
    14f6:	619a      	str	r2, [r3, #24]
		delay_us(100);
    14f8:	2064      	movs	r0, #100	; 0x64
    14fa:	f641 43a3 	movw	r3, #7331	; 0x1ca3
    14fe:	f2c0 0300 	movt	r3, #0
    1502:	4798      	blx	r3
    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    1504:	f24e 1300 	movw	r3, #57600	; 0xe100
    1508:	f2ce 0300 	movt	r3, #57344	; 0xe000
    150c:	f240 311c 	movw	r1, #796	; 0x31c
    1510:	585a      	ldr	r2, [r3, r1]
    1512:	4809      	ldr	r0, [pc, #36]	; (1538 <vMBPortSerialEnable+0xb0>)
    1514:	4010      	ands	r0, r2
    1516:	2280      	movs	r2, #128	; 0x80
    1518:	0412      	lsls	r2, r2, #16
    151a:	4302      	orrs	r2, r0
    151c:	505a      	str	r2, [r3, r1]
    151e:	585a      	ldr	r2, [r3, r1]
    1520:	0212      	lsls	r2, r2, #8
    1522:	0a12      	lsrs	r2, r2, #8
    1524:	2080      	movs	r0, #128	; 0x80
    1526:	0600      	lsls	r0, r0, #24
    1528:	4302      	orrs	r2, r0
    152a:	505a      	str	r2, [r3, r1]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    152c:	2280      	movs	r2, #128	; 0x80
    152e:	05d2      	lsls	r2, r2, #23
    1530:	601a      	str	r2, [r3, #0]
    1532:	6018      	str	r0, [r3, #0]
    1534:	e7c5      	b.n	14c2 <vMBPortSerialEnable+0x3a>
    1536:	46c0      	nop			; (mov r8, r8)
    1538:	ff00ffff 	.word	0xff00ffff

0000153c <xMBPortSerialInit>:

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity, UCHAR ucStopBits )
{
    153c:	b5f0      	push	{r4, r5, r6, r7, lr}
    153e:	46d6      	mov	lr, sl
    1540:	464f      	mov	r7, r9
    1542:	b580      	push	{r7, lr}
    1544:	b083      	sub	sp, #12
    1546:	9101      	str	r1, [sp, #4]
    1548:	0015      	movs	r5, r2
    154a:	001e      	movs	r6, r3
    154c:	ab0a      	add	r3, sp, #40	; 0x28
    154e:	781b      	ldrb	r3, [r3, #0]
    1550:	469a      	mov	sl, r3
	USART_0_CLOCK_init();
    1552:	f240 3365 	movw	r3, #869	; 0x365
    1556:	f2c0 0300 	movt	r3, #0
    155a:	4798      	blx	r3
	uint8_t ctrlB_CHSIZE = 0;
	uint8_t ctrlA_FORM = 0;
	uint8_t ctrlB_PMODE = 0;
	uint8_t ctrlB_SBMODE = 0;
	
	switch ( eParity )
    155c:	2e01      	cmp	r6, #1
    155e:	d019      	beq.n	1594 <xMBPortSerialInit+0x58>
    1560:	b176      	cbz	r6, 1580 <xMBPortSerialInit+0x44>
    1562:	2e02      	cmp	r6, #2
    1564:	d111      	bne.n	158a <xMBPortSerialInit+0x4e>
	{
		case MB_PAR_EVEN:
		ctrlA_FORM = 1;
		ctrlB_PMODE = 0;
    1566:	2700      	movs	r7, #0
		ctrlA_FORM = 1;
    1568:	f240 0901 	movw	r9, #1
	BOOL stat = true;
    156c:	3e01      	subs	r6, #1
		default:
		stat = FALSE;
		break;
	}
	
	switch ( ucDataBits )
    156e:	2d08      	cmp	r5, #8
    1570:	d021      	beq.n	15b6 <xMBPortSerialInit+0x7a>
    1572:	2d09      	cmp	r5, #9
    1574:	d013      	beq.n	159e <xMBPortSerialInit+0x62>
    1576:	2d07      	cmp	r5, #7
    1578:	d01b      	beq.n	15b2 <xMBPortSerialInit+0x76>
	uint8_t ctrlB_CHSIZE = 0;
    157a:	2400      	movs	r4, #0
		case 7:
			ctrlB_CHSIZE = 7;
		break;
		
		default:
			stat = FALSE;
    157c:	2600      	movs	r6, #0
		break;
    157e:	e00f      	b.n	15a0 <xMBPortSerialInit+0x64>
	uint8_t ctrlB_PMODE = 0;
    1580:	2700      	movs	r7, #0
		ctrlA_FORM = 0;
    1582:	f240 0900 	movw	r9, #0
	BOOL stat = true;
    1586:	2601      	movs	r6, #1
		break;
    1588:	e7f1      	b.n	156e <xMBPortSerialInit+0x32>
	uint8_t ctrlB_PMODE = 0;
    158a:	2700      	movs	r7, #0
	uint8_t ctrlA_FORM = 0;
    158c:	f240 0900 	movw	r9, #0
		stat = FALSE;
    1590:	2600      	movs	r6, #0
		break;
    1592:	e7ec      	b.n	156e <xMBPortSerialInit+0x32>
		ctrlB_PMODE = 1;
    1594:	2701      	movs	r7, #1
		ctrlA_FORM = 1;
    1596:	f240 0901 	movw	r9, #1
	BOOL stat = true;
    159a:	2601      	movs	r6, #1
    159c:	e7e7      	b.n	156e <xMBPortSerialInit+0x32>
			ctrlB_CHSIZE = 1;
    159e:	2401      	movs	r4, #1
	}
	
	switch ( ucStopBits )
    15a0:	4653      	mov	r3, sl
    15a2:	2b01      	cmp	r3, #1
    15a4:	d009      	beq.n	15ba <xMBPortSerialInit+0x7e>
    15a6:	2b02      	cmp	r3, #2
    15a8:	d100      	bne.n	15ac <xMBPortSerialInit+0x70>
    15aa:	e0e2      	b.n	1772 <xMBPortSerialInit+0x236>
	uint8_t ctrlB_SBMODE = 0;
    15ac:	2500      	movs	r5, #0
		case 2:										// Two stop bits
			ctrlB_SBMODE = 1;
		break;
		
		default:
			stat = FALSE;
    15ae:	2600      	movs	r6, #0
		break;
    15b0:	e004      	b.n	15bc <xMBPortSerialInit+0x80>
			ctrlB_CHSIZE = 7;
    15b2:	2407      	movs	r4, #7
		break;
    15b4:	e7f4      	b.n	15a0 <xMBPortSerialInit+0x64>
			ctrlB_CHSIZE = 0;
    15b6:	2400      	movs	r4, #0
    15b8:	e7f2      	b.n	15a0 <xMBPortSerialInit+0x64>
			ctrlB_SBMODE = 0;
    15ba:	2500      	movs	r5, #0
	}
	
	USART_0_CLOCK_init();
    15bc:	f240 3365 	movw	r3, #869	; 0x365
    15c0:	f2c0 0300 	movt	r3, #0
    15c4:	4798      	blx	r3
	};
}

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    15c6:	f640 4300 	movw	r3, #3072	; 0xc00
    15ca:	f2c4 2300 	movt	r3, #16896	; 0x4200
    15ce:	69db      	ldr	r3, [r3, #28]
	
	if (!hri_sercomusart_is_syncing(SERCOM2, SERCOM_USART_SYNCBUSY_SWRST)) {
    15d0:	07db      	lsls	r3, r3, #31
    15d2:	d430      	bmi.n	1636 <xMBPortSerialInit+0xfa>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    15d4:	f640 4300 	movw	r3, #3072	; 0xc00
    15d8:	f2c4 2300 	movt	r3, #16896	; 0x4200
    15dc:	69db      	ldr	r3, [r3, #28]
    15de:	079b      	lsls	r3, r3, #30
    15e0:	d1f8      	bne.n	15d4 <xMBPortSerialInit+0x98>
static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST | SERCOM_USART_SYNCBUSY_ENABLE);
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    15e2:	f640 4300 	movw	r3, #3072	; 0xc00
    15e6:	f2c4 2300 	movt	r3, #16896	; 0x4200
    15ea:	681b      	ldr	r3, [r3, #0]
		uint32_t mode = SERCOM_USART_CTRLA_MODE(1);
		if (hri_sercomusart_get_CTRLA_reg(SERCOM2, SERCOM_USART_CTRLA_ENABLE)) {
    15ec:	079b      	lsls	r3, r3, #30
    15ee:	d515      	bpl.n	161c <xMBPortSerialInit+0xe0>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    15f0:	f640 4300 	movw	r3, #3072	; 0xc00
    15f4:	f2c4 2300 	movt	r3, #16896	; 0x4200
    15f8:	681a      	ldr	r2, [r3, #0]
    15fa:	2102      	movs	r1, #2
    15fc:	438a      	bics	r2, r1
    15fe:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1600:	f640 4300 	movw	r3, #3072	; 0xc00
    1604:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1608:	69db      	ldr	r3, [r3, #28]
    160a:	079b      	lsls	r3, r3, #30
    160c:	d1f8      	bne.n	1600 <xMBPortSerialInit+0xc4>
    160e:	f640 4300 	movw	r3, #3072	; 0xc00
    1612:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1616:	69db      	ldr	r3, [r3, #28]
    1618:	079b      	lsls	r3, r3, #30
    161a:	d4f8      	bmi.n	160e <xMBPortSerialInit+0xd2>
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
    161c:	f640 4300 	movw	r3, #3072	; 0xc00
    1620:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1624:	2205      	movs	r2, #5
    1626:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1628:	f640 4300 	movw	r3, #3072	; 0xc00
    162c:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1630:	69db      	ldr	r3, [r3, #28]
    1632:	079b      	lsls	r3, r3, #30
    1634:	d1f8      	bne.n	1628 <xMBPortSerialInit+0xec>
    1636:	f640 4300 	movw	r3, #3072	; 0xc00
    163a:	f2c4 2300 	movt	r3, #16896	; 0x4200
    163e:	69db      	ldr	r3, [r3, #28]
    1640:	07db      	lsls	r3, r3, #31
    1642:	d4f8      	bmi.n	1636 <xMBPortSerialInit+0xfa>
	hri_sercomusart_wait_for_sync(SERCOM2, SERCOM_USART_SYNCBUSY_SWRST);
	
	hri_sercomusart_write_CTRLA_reg(SERCOM2,
	1 << SERCOM_USART_CTRLA_DORD_Pos				/* Data Order: enabled */
	| 0 << SERCOM_USART_CTRLA_CMODE_Pos				/* Communication Mode: disabled */
	| ctrlA_FORM << SERCOM_USART_CTRLA_FORM_Pos				/* Frame Format: 0 */
    1644:	464b      	mov	r3, r9
    1646:	061a      	lsls	r2, r3, #24
	| 0 << SERCOM_USART_CTRLA_SAMPR_Pos				/* Sample Rate: 0 */
	| 0 << SERCOM_USART_CTRLA_RXINV_Pos				/* Receive Data Invert: disabled */
	| 0 << SERCOM_USART_CTRLA_TXINV_Pos				/* Transmit Data Invert: disabled */
	| 0 << SERCOM_USART_CTRLA_IBON_Pos				/* Immediate Buffer Overflow Notification: disabled */
	| 0 << SERCOM_USART_CTRLA_RUNSTDBY_Pos			/* Run In Standby: disabled */
	| 1 << SERCOM_USART_CTRLA_MODE_Pos				/* Operating Mode: enabled */
    1648:	2304      	movs	r3, #4
    164a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    164e:	4313      	orrs	r3, r2
	((Sercom *)hw)->USART.CTRLA.reg = data;
    1650:	f640 4200 	movw	r2, #3072	; 0xc00
    1654:	f2c4 2200 	movt	r2, #16896	; 0x4200
    1658:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    165a:	f640 4300 	movw	r3, #3072	; 0xc00
    165e:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1662:	69db      	ldr	r3, [r3, #28]
    1664:	079b      	lsls	r3, r3, #30
    1666:	d1f8      	bne.n	165a <xMBPortSerialInit+0x11e>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1668:	f640 4300 	movw	r3, #3072	; 0xc00
    166c:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1670:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_TXPO_Msk;
    1672:	4941      	ldr	r1, [pc, #260]	; (1778 <xMBPortSerialInit+0x23c>)
    1674:	400a      	ands	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    1676:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    1678:	f640 4300 	movw	r3, #3072	; 0xc00
    167c:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1680:	69db      	ldr	r3, [r3, #28]
    1682:	071b      	lsls	r3, r3, #28
    1684:	d1f8      	bne.n	1678 <xMBPortSerialInit+0x13c>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1686:	f640 4300 	movw	r3, #3072	; 0xc00
    168a:	f2c4 2300 	movt	r3, #16896	; 0x4200
    168e:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_RXPO_Msk;
    1690:	493a      	ldr	r1, [pc, #232]	; (177c <xMBPortSerialInit+0x240>)
    1692:	4011      	ands	r1, r2
	tmp |= SERCOM_USART_CTRLA_RXPO(data);
    1694:	2280      	movs	r2, #128	; 0x80
    1696:	0352      	lsls	r2, r2, #13
    1698:	430a      	orrs	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    169a:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    169c:	f640 4300 	movw	r3, #3072	; 0xc00
    16a0:	f2c4 2300 	movt	r3, #16896	; 0x4200
    16a4:	69db      	ldr	r3, [r3, #28]
    16a6:	071b      	lsls	r3, r3, #28
    16a8:	d1f8      	bne.n	169c <xMBPortSerialInit+0x160>

	hri_sercomusart_write_CTRLB_reg(SERCOM2,
	1 << SERCOM_USART_CTRLB_RXEN_Pos				/* Receiver Enable: enabled */
	| 0 << SERCOM_USART_CTRLB_LINCMD_Pos			/* LIN Command: 0 */
	| 1 << SERCOM_USART_CTRLB_TXEN_Pos				/* Transmitter Enabl: enabled */
	| ctrlB_PMODE << SERCOM_USART_CTRLB_PMODE_Pos				/* Parity Mode: disabled */
    16aa:	037f      	lsls	r7, r7, #13
	| 0 << SERCOM_USART_CTRLB_ENC_Pos				/* Encoding Format: disabled */
	| 1 << SERCOM_USART_CTRLB_SFDE_Pos				/* Start of Frame Detection Enable: enabled */
	| 0 << SERCOM_USART_CTRLB_COLDEN_Pos			/* Collision Detection Enable: disabled */
    16ac:	f240 2300 	movw	r3, #512	; 0x200
    16b0:	f2c0 0303 	movt	r3, #3
    16b4:	433b      	orrs	r3, r7
	| ctrlB_SBMODE << SERCOM_USART_CTRLB_SBMODE_Pos			/* Stop Bit Mode: disabled */
    16b6:	01ad      	lsls	r5, r5, #6
    16b8:	432b      	orrs	r3, r5
	| ctrlB_CHSIZE << SERCOM_USART_CTRLB_CHSIZE_Pos	/* Character Size: 0 */
    16ba:	4323      	orrs	r3, r4
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
    16bc:	f640 4200 	movw	r2, #3072	; 0xc00
    16c0:	f2c4 2200 	movt	r2, #16896	; 0x4200
    16c4:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    16c6:	f640 4300 	movw	r3, #3072	; 0xc00
    16ca:	f2c4 2300 	movt	r3, #16896	; 0x4200
    16ce:	69db      	ldr	r3, [r3, #28]
    16d0:	071b      	lsls	r3, r3, #28
    16d2:	d1f8      	bne.n	16c6 <xMBPortSerialInit+0x18a>
	);

	uint16_t baudReg = (uint16_t)(65536.0-((65536.0*16.0*((float)ulBaudRate))/((float)CONF_GCLK_SERCOM2_CORE_FREQUENCY)));
    16d4:	f644 73d5 	movw	r3, #20437	; 0x4fd5
    16d8:	f2c0 0300 	movt	r3, #0
    16dc:	9801      	ldr	r0, [sp, #4]
    16de:	4798      	blx	r3
    16e0:	f646 33f9 	movw	r3, #27641	; 0x6bf9
    16e4:	f2c0 0300 	movt	r3, #0
    16e8:	4798      	blx	r3
    16ea:	f645 7471 	movw	r4, #24433	; 0x5f71
    16ee:	f2c0 0400 	movt	r4, #0
    16f2:	2200      	movs	r2, #0
    16f4:	2300      	movs	r3, #0
    16f6:	f2c4 1330 	movt	r3, #16688	; 0x4130
    16fa:	47a0      	blx	r4
    16fc:	f245 7421 	movw	r4, #22305	; 0x5721
    1700:	f2c0 0400 	movt	r4, #0
    1704:	2200      	movs	r2, #0
    1706:	f248 4380 	movw	r3, #33920	; 0x8480
    170a:	f2c4 136e 	movt	r3, #16750	; 0x416e
    170e:	47a0      	blx	r4
    1710:	0002      	movs	r2, r0
    1712:	000b      	movs	r3, r1
    1714:	f246 4481 	movw	r4, #25729	; 0x6481
    1718:	f2c0 0400 	movt	r4, #0
    171c:	2000      	movs	r0, #0
    171e:	2100      	movs	r1, #0
    1720:	f2c4 01f0 	movt	r1, #16624	; 0x40f0
    1724:	47a0      	blx	r4
    1726:	f244 43f1 	movw	r3, #17649	; 0x44f1
    172a:	f2c0 0300 	movt	r3, #0
    172e:	4798      	blx	r3
    1730:	b280      	uxth	r0, r0
}

static inline void hri_sercomusart_write_BAUD_reg(const void *const hw, hri_sercomusart_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.BAUD.reg = data;
    1732:	f640 4300 	movw	r3, #3072	; 0xc00
    1736:	f2c4 2300 	movt	r3, #16896	; 0x4200
    173a:	8198      	strh	r0, [r3, #12]
	((Sercom *)hw)->USART.INTENSET.reg = data;
    173c:	228f      	movs	r2, #143	; 0x8f
    173e:	759a      	strb	r2, [r3, #22]
	((Sercom *)hw)->USART.INTENCLR.reg = ~data;
    1740:	3a1f      	subs	r2, #31
    1742:	751a      	strb	r2, [r3, #20]
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    1744:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    1746:	2102      	movs	r1, #2
    1748:	438a      	bics	r2, r1
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    174a:	430a      	orrs	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    174c:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    174e:	f640 4300 	movw	r3, #3072	; 0xc00
    1752:	f2c4 2300 	movt	r3, #16896	; 0x4200
    1756:	69db      	ldr	r3, [r3, #28]
    1758:	079b      	lsls	r3, r3, #30
    175a:	d1f8      	bne.n	174e <xMBPortSerialInit+0x212>
	| 1 << SERCOM_USART_INTENSET_DRE_Pos		/* Data Register Empty Interrupt Enable: enabled */
	);

	hri_sercomusart_write_CTRLA_ENABLE_bit(SERCOM2, 1 << SERCOM_USART_CTRLA_ENABLE_Pos); /* Enable: enabled */

	USART_0_PORT_init();
    175c:	f240 338b 	movw	r3, #907	; 0x38b
    1760:	f2c0 0300 	movt	r3, #0
    1764:	4798      	blx	r3
	
    return stat;
}
    1766:	0030      	movs	r0, r6
    1768:	b003      	add	sp, #12
    176a:	bc0c      	pop	{r2, r3}
    176c:	4691      	mov	r9, r2
    176e:	469a      	mov	sl, r3
    1770:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ctrlB_SBMODE = 1;
    1772:	2501      	movs	r5, #1
    1774:	e722      	b.n	15bc <xMBPortSerialInit+0x80>
    1776:	46c0      	nop			; (mov r8, r8)
    1778:	fffcffff 	.word	0xfffcffff
    177c:	ffcfffff 	.word	0xffcfffff

00001780 <TIMER_0_task1_cb>:
/* Create an ISR which is called whenever the timer has expired. This function
 * must then call pxMBPortCBTimerExpired( ) to notify the protocol stack that
 * the timer has expired.
 */
void TIMER_0_task1_cb(const struct timer_task *const timer_task)
{	
    1780:	b510      	push	{r4, lr}
	timer_add_task(&TIMER_0, &TIMER_0_task1);
    1782:	f240 3114 	movw	r1, #788	; 0x314
    1786:	f2c2 0100 	movt	r1, #8192	; 0x2000
    178a:	f240 2464 	movw	r4, #612	; 0x264
    178e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1792:	0020      	movs	r0, r4
    1794:	f641 73c1 	movw	r3, #8129	; 0x1fc1
    1798:	f2c0 0300 	movt	r3, #0
    179c:	4798      	blx	r3
	timer_stop(&TIMER_0);
    179e:	0020      	movs	r0, r4
    17a0:	f641 737f 	movw	r3, #8063	; 0x1f7f
    17a4:	f2c0 0300 	movt	r3, #0
    17a8:	4798      	blx	r3
	
	pxMBPortCBTimerExpired();
    17aa:	f240 3304 	movw	r3, #772	; 0x304
    17ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17b2:	681b      	ldr	r3, [r3, #0]
    17b4:	4798      	blx	r3
}
    17b6:	bd10      	pop	{r4, pc}

000017b8 <reloadTimer0>:

void reloadTimer0(void)
{
    17b8:	b510      	push	{r4, lr}
	hri_tc_clear_CTRLA_ENABLE_bit(TIMER_0.device.hw);
    17ba:	f240 2364 	movw	r3, #612	; 0x264
    17be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c2:	68da      	ldr	r2, [r3, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE_Msk;
    17c4:	6813      	ldr	r3, [r2, #0]
    17c6:	2102      	movs	r1, #2
    17c8:	438b      	bics	r3, r1
    17ca:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    17cc:	6913      	ldr	r3, [r2, #16]
    17ce:	079b      	lsls	r3, r3, #30
    17d0:	d1fc      	bne.n	17cc <reloadTimer0+0x14>
	TIMER_0_task1.time_label = TIMER_0.time;
    17d2:	f240 2364 	movw	r3, #612	; 0x264
    17d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17da:	f240 3214 	movw	r2, #788	; 0x314
    17de:	f2c2 0200 	movt	r2, #8192	; 0x2000
    17e2:	6919      	ldr	r1, [r3, #16]
    17e4:	6051      	str	r1, [r2, #4]
	hri_tc_clear_CTRLA_ENABLE_bit(TIMER_0.device.hw);
    17e6:	68da      	ldr	r2, [r3, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE_Msk;
    17e8:	6813      	ldr	r3, [r2, #0]
    17ea:	2102      	movs	r1, #2
    17ec:	438b      	bics	r3, r1
    17ee:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    17f0:	6913      	ldr	r3, [r2, #16]
    17f2:	079b      	lsls	r3, r3, #30
    17f4:	d1fc      	bne.n	17f0 <reloadTimer0+0x38>
	
	timer_stop(&TIMER_0);
    17f6:	f240 2064 	movw	r0, #612	; 0x264
    17fa:	f2c2 0000 	movt	r0, #8192	; 0x2000
    17fe:	f641 737f 	movw	r3, #8063	; 0x1f7f
    1802:	f2c0 0300 	movt	r3, #0
    1806:	4798      	blx	r3
}
    1808:	bd10      	pop	{r4, pc}

0000180a <xMBPortTimersInit>:

BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
    180a:	b510      	push	{r4, lr}
	//TIMER_0_task1.interval = ((((double)CONF_GCLK_TC0_FREQUENCY)/(2^CONF_TC0_PRESCALER))*usTim1Timerout50us)/20000.0;
	TIMER_0_task1.interval = (usTim1Timerout50us);
    180c:	f240 3114 	movw	r1, #788	; 0x314
    1810:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1814:	6088      	str	r0, [r1, #8]
	TIMER_0_task1.cb       = TIMER_0_task1_cb;
    1816:	f241 7381 	movw	r3, #6017	; 0x1781
    181a:	f2c0 0300 	movt	r3, #0
    181e:	60cb      	str	r3, [r1, #12]
	TIMER_0_task1.mode     = TIMER_TASK_ONE_SHOT;
    1820:	2300      	movs	r3, #0
    1822:	740b      	strb	r3, [r1, #16]
	timer_add_task(&TIMER_0, &TIMER_0_task1);
    1824:	f240 2464 	movw	r4, #612	; 0x264
    1828:	f2c2 0400 	movt	r4, #8192	; 0x2000
    182c:	0020      	movs	r0, r4
    182e:	f641 73c1 	movw	r3, #8129	; 0x1fc1
    1832:	f2c0 0300 	movt	r3, #0
    1836:	4798      	blx	r3
	//TIMER_0_task2.interval = 200;
	//TIMER_0_task2.cb       = TIMER_0_task2_cb;
	//TIMER_0_task2.mode     = TIMER_TASK_REPEAT;
	//timer_add_task(&TIMER_0, &TIMER_0_task2);
	
	timer_stop(&TIMER_0);
    1838:	0020      	movs	r0, r4
    183a:	f641 737f 	movw	r3, #8063	; 0x1f7f
    183e:	f2c0 0300 	movt	r3, #0
    1842:	4798      	blx	r3
	
    return TRUE;
}
    1844:	2001      	movs	r0, #1
    1846:	bd10      	pop	{r4, pc}

00001848 <vMBPortTimersEnable>:

inline void
vMBPortTimersEnable(  )
{
    1848:	b510      	push	{r4, lr}
	reloadTimer0();
    184a:	f241 73b9 	movw	r3, #6073	; 0x17b9
    184e:	f2c0 0300 	movt	r3, #0
    1852:	4798      	blx	r3
	
	timer_start(&TIMER_0);
    1854:	f240 2064 	movw	r0, #612	; 0x264
    1858:	f2c2 0000 	movt	r0, #8192	; 0x2000
    185c:	f641 733d 	movw	r3, #7997	; 0x1f3d
    1860:	f2c0 0300 	movt	r3, #0
    1864:	4798      	blx	r3
}
    1866:	bd10      	pop	{r4, pc}

00001868 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
    1868:	b510      	push	{r4, lr}
    timer_stop(&TIMER_0);
    186a:	f240 2064 	movw	r0, #612	; 0x264
    186e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1872:	f641 737f 	movw	r3, #8063	; 0x1f7f
    1876:	f2c0 0300 	movt	r3, #0
    187a:	4798      	blx	r3
}
    187c:	bd10      	pop	{r4, pc}

0000187e <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
    187e:	b530      	push	{r4, r5, lr}
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
    1880:	24ff      	movs	r4, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
    1882:	25ff      	movs	r5, #255	; 0xff
    int             iIndex;

    while( usLen-- )
    1884:	e00e      	b.n	18a4 <usMBCRC16+0x26>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
    1886:	7803      	ldrb	r3, [r0, #0]
    1888:	4063      	eors	r3, r4
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
    188a:	f646 6184 	movw	r1, #28292	; 0x6e84
    188e:	f2c0 0100 	movt	r1, #0
    1892:	5ccc      	ldrb	r4, [r1, r3]
    1894:	406c      	eors	r4, r5
        ucCRCHi = aucCRCLo[iIndex];
    1896:	f646 7184 	movw	r1, #28548	; 0x6f84
    189a:	f2c0 0100 	movt	r1, #0
    189e:	5ccd      	ldrb	r5, [r1, r3]
    while( usLen-- )
    18a0:	0011      	movs	r1, r2
        iIndex = ucCRCLo ^ *( pucFrame++ );
    18a2:	3001      	adds	r0, #1
    while( usLen-- )
    18a4:	1e4a      	subs	r2, r1, #1
    18a6:	b292      	uxth	r2, r2
    18a8:	2900      	cmp	r1, #0
    18aa:	d1ec      	bne.n	1886 <usMBCRC16+0x8>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
    18ac:	0228      	lsls	r0, r5, #8
    18ae:	4320      	orrs	r0, r4
    18b0:	b280      	uxth	r0, r0
}
    18b2:	bd30      	pop	{r4, r5, pc}

000018b4 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity, UCHAR ucStopBits )
{
    18b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    18b6:	b087      	sub	sp, #28
    18b8:	9103      	str	r1, [sp, #12]
    18ba:	0015      	movs	r5, r2
    18bc:	001e      	movs	r6, r3
    18be:	ab0c      	add	r3, sp, #48	; 0x30
    18c0:	781f      	ldrb	r7, [r3, #0]
    18c2:	ab0d      	add	r3, sp, #52	; 0x34
    18c4:	781c      	ldrb	r4, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
    18c6:	a805      	add	r0, sp, #20
    18c8:	f641 4389 	movw	r3, #7305	; 0x1c89
    18cc:	f2c0 0300 	movt	r3, #0
    18d0:	4798      	blx	r3

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, ucDataBits, eParity, ucStopBits ) != TRUE )
    18d2:	9400      	str	r4, [sp, #0]
    18d4:	003b      	movs	r3, r7
    18d6:	0032      	movs	r2, r6
    18d8:	0029      	movs	r1, r5
    18da:	9803      	ldr	r0, [sp, #12]
    18dc:	f241 543d 	movw	r4, #5437	; 0x153d
    18e0:	f2c0 0400 	movt	r4, #0
    18e4:	47a0      	blx	r4
    18e6:	2801      	cmp	r0, #1
    18e8:	d009      	beq.n	18fe <eMBRTUInit+0x4a>
    {
        eStatus = MB_EPORTERR;
    18ea:	2403      	movs	r4, #3
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
    18ec:	a805      	add	r0, sp, #20
    18ee:	f641 4397 	movw	r3, #7319	; 0x1c97
    18f2:	f2c0 0300 	movt	r3, #0
    18f6:	4798      	blx	r3

    return eStatus;
}
    18f8:	0020      	movs	r0, r4
    18fa:	b007      	add	sp, #28
    18fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if( ulBaudRate > 19200 )
    18fe:	f644 3300 	movw	r3, #19200	; 0x4b00
    1902:	429d      	cmp	r5, r3
    1904:	d810      	bhi.n	1928 <eMBRTUInit+0x74>
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
    1906:	006d      	lsls	r5, r5, #1
    1908:	f647 70a0 	movw	r0, #32672	; 0x7fa0
    190c:	f2c0 0017 	movt	r0, #23
    1910:	fbb0 f0f5 	udiv	r0, r0, r5
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
    1914:	b280      	uxth	r0, r0
    1916:	f641 030b 	movw	r3, #6155	; 0x180b
    191a:	f2c0 0300 	movt	r3, #0
    191e:	4798      	blx	r3
    1920:	2801      	cmp	r0, #1
    1922:	d003      	beq.n	192c <eMBRTUInit+0x78>
            eStatus = MB_EPORTERR;
    1924:	2403      	movs	r4, #3
    1926:	e7e1      	b.n	18ec <eMBRTUInit+0x38>
            usTimerT35_50us = 35;       /* 1800us. */
    1928:	2023      	movs	r0, #35	; 0x23
    192a:	e7f3      	b.n	1914 <eMBRTUInit+0x60>
    eMBErrorCode    eStatus = MB_ENOERR;
    192c:	2400      	movs	r4, #0
    192e:	e7dd      	b.n	18ec <eMBRTUInit+0x38>

00001930 <eMBRTUStart>:

void
eMBRTUStart( void )
{
    1930:	b500      	push	{lr}
    1932:	b083      	sub	sp, #12
    ENTER_CRITICAL_SECTION(  );
    1934:	a801      	add	r0, sp, #4
    1936:	f641 4389 	movw	r3, #7305	; 0x1c89
    193a:	f2c0 0300 	movt	r3, #0
    193e:	4798      	blx	r3
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
    1940:	f240 1330 	movw	r3, #304	; 0x130
    1944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1948:	2200      	movs	r2, #0
    194a:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
    194c:	2100      	movs	r1, #0
    194e:	2001      	movs	r0, #1
    1950:	f241 4389 	movw	r3, #5257	; 0x1489
    1954:	f2c0 0300 	movt	r3, #0
    1958:	4798      	blx	r3
    vMBPortTimersEnable(  );
    195a:	f641 0349 	movw	r3, #6217	; 0x1849
    195e:	f2c0 0300 	movt	r3, #0
    1962:	4798      	blx	r3

    EXIT_CRITICAL_SECTION(  );
    1964:	a801      	add	r0, sp, #4
    1966:	f641 4397 	movw	r3, #7319	; 0x1c97
    196a:	f2c0 0300 	movt	r3, #0
    196e:	4798      	blx	r3
}
    1970:	b003      	add	sp, #12
    1972:	bd00      	pop	{pc}

00001974 <eMBRTUStop>:

void
eMBRTUStop( void )
{
    1974:	b500      	push	{lr}
    1976:	b083      	sub	sp, #12
    ENTER_CRITICAL_SECTION(  );
    1978:	a801      	add	r0, sp, #4
    197a:	f641 4389 	movw	r3, #7305	; 0x1c89
    197e:	f2c0 0300 	movt	r3, #0
    1982:	4798      	blx	r3
    vMBPortSerialEnable( FALSE, FALSE );
    1984:	2100      	movs	r1, #0
    1986:	2000      	movs	r0, #0
    1988:	f241 4389 	movw	r3, #5257	; 0x1489
    198c:	f2c0 0300 	movt	r3, #0
    1990:	4798      	blx	r3
    vMBPortTimersDisable(  );
    1992:	f641 0369 	movw	r3, #6249	; 0x1869
    1996:	f2c0 0300 	movt	r3, #0
    199a:	4798      	blx	r3
    EXIT_CRITICAL_SECTION(  );
    199c:	a801      	add	r0, sp, #4
    199e:	f641 4397 	movw	r3, #7319	; 0x1c97
    19a2:	f2c0 0300 	movt	r3, #0
    19a6:	4798      	blx	r3
}
    19a8:	b003      	add	sp, #12
    19aa:	bd00      	pop	{pc}

000019ac <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
    19ac:	b570      	push	{r4, r5, r6, lr}
    19ae:	b082      	sub	sp, #8
    19b0:	0006      	movs	r6, r0
    19b2:	000c      	movs	r4, r1
    19b4:	0015      	movs	r5, r2
    BOOL            xFrameReceived = FALSE;
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
    19b6:	a801      	add	r0, sp, #4
    19b8:	f641 4389 	movw	r3, #7305	; 0x1c89
    19bc:	f2c0 0300 	movt	r3, #0
    19c0:	4798      	blx	r3
    //assert( (usRcvBufferPos < MB_SER_PDU_SIZE_MAX) );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
    19c2:	f240 1330 	movw	r3, #304	; 0x130
    19c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ca:	885b      	ldrh	r3, [r3, #2]
    19cc:	b29b      	uxth	r3, r3
    19ce:	2b03      	cmp	r3, #3
    19d0:	d809      	bhi.n	19e6 <eMBRTUReceive+0x3a>
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
        xFrameReceived = TRUE;
    }
    else
    {
        eStatus = MB_EIO;
    19d2:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
    19d4:	a801      	add	r0, sp, #4
    19d6:	f641 4397 	movw	r3, #7319	; 0x1c97
    19da:	f2c0 0300 	movt	r3, #0
    19de:	4798      	blx	r3
    return eStatus;
}
    19e0:	0020      	movs	r0, r4
    19e2:	b002      	add	sp, #8
    19e4:	bd70      	pop	{r4, r5, r6, pc}
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
    19e6:	f240 1330 	movw	r3, #304	; 0x130
    19ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ee:	8859      	ldrh	r1, [r3, #2]
    19f0:	b289      	uxth	r1, r1
    19f2:	f240 3028 	movw	r0, #808	; 0x328
    19f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19fa:	f641 037f 	movw	r3, #6271	; 0x187f
    19fe:	f2c0 0300 	movt	r3, #0
    1a02:	4798      	blx	r3
    1a04:	b108      	cbz	r0, 1a0a <eMBRTUReceive+0x5e>
        eStatus = MB_EIO;
    1a06:	2405      	movs	r4, #5
    1a08:	e7e4      	b.n	19d4 <eMBRTUReceive+0x28>
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
    1a0a:	f240 3328 	movw	r3, #808	; 0x328
    1a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a12:	781a      	ldrb	r2, [r3, #0]
    1a14:	7032      	strb	r2, [r6, #0]
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
    1a16:	f240 1230 	movw	r2, #304	; 0x130
    1a1a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1a1e:	8852      	ldrh	r2, [r2, #2]
    1a20:	3a03      	subs	r2, #3
    1a22:	802a      	strh	r2, [r5, #0]
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    1a24:	3301      	adds	r3, #1
    1a26:	6023      	str	r3, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
    1a28:	2400      	movs	r4, #0
        xFrameReceived = TRUE;
    1a2a:	e7d3      	b.n	19d4 <eMBRTUReceive+0x28>

00001a2c <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
    1a2c:	b570      	push	{r4, r5, r6, lr}
    1a2e:	b082      	sub	sp, #8
    1a30:	0006      	movs	r6, r0
    1a32:	000c      	movs	r4, r1
    1a34:	0015      	movs	r5, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
    1a36:	a801      	add	r0, sp, #4
    1a38:	f641 4389 	movw	r3, #7305	; 0x1c89
    1a3c:	f2c0 0300 	movt	r3, #0
    1a40:	4798      	blx	r3

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
    1a42:	f240 1330 	movw	r3, #304	; 0x130
    1a46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a4a:	781b      	ldrb	r3, [r3, #0]
    1a4c:	2b01      	cmp	r3, #1
    1a4e:	d009      	beq.n	1a64 <eMBRTUSend+0x38>
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
    1a50:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
    1a52:	a801      	add	r0, sp, #4
    1a54:	f641 4397 	movw	r3, #7319	; 0x1c97
    1a58:	f2c0 0300 	movt	r3, #0
    1a5c:	4798      	blx	r3
    return eStatus;
}
    1a5e:	0020      	movs	r0, r4
    1a60:	b002      	add	sp, #8
    1a62:	bd70      	pop	{r4, r5, r6, pc}
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
    1a64:	1e60      	subs	r0, r4, #1
    1a66:	f240 1430 	movw	r4, #304	; 0x130
    1a6a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1a6e:	6060      	str	r0, [r4, #4]
        usSndBufferCount = 1;
    1a70:	8123      	strh	r3, [r4, #8]
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
    1a72:	7006      	strb	r6, [r0, #0]
        usSndBufferCount += usLength;
    1a74:	8923      	ldrh	r3, [r4, #8]
    1a76:	195d      	adds	r5, r3, r5
    1a78:	b2ad      	uxth	r5, r5
    1a7a:	8125      	strh	r5, [r4, #8]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
    1a7c:	8921      	ldrh	r1, [r4, #8]
    1a7e:	b289      	uxth	r1, r1
    1a80:	f641 037f 	movw	r3, #6271	; 0x187f
    1a84:	f2c0 0300 	movt	r3, #0
    1a88:	4798      	blx	r3
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
    1a8a:	8923      	ldrh	r3, [r4, #8]
    1a8c:	b29b      	uxth	r3, r3
    1a8e:	1c5a      	adds	r2, r3, #1
    1a90:	b292      	uxth	r2, r2
    1a92:	8122      	strh	r2, [r4, #8]
    1a94:	b2c1      	uxtb	r1, r0
    1a96:	f240 3228 	movw	r2, #808	; 0x328
    1a9a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1a9e:	54d1      	strb	r1, [r2, r3]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
    1aa0:	8923      	ldrh	r3, [r4, #8]
    1aa2:	b29b      	uxth	r3, r3
    1aa4:	1c59      	adds	r1, r3, #1
    1aa6:	b289      	uxth	r1, r1
    1aa8:	8121      	strh	r1, [r4, #8]
    1aaa:	0a00      	lsrs	r0, r0, #8
    1aac:	b2c0      	uxtb	r0, r0
    1aae:	54d0      	strb	r0, [r2, r3]
        eSndState = STATE_TX_XMIT;
    1ab0:	2301      	movs	r3, #1
    1ab2:	72a3      	strb	r3, [r4, #10]
        vMBPortSerialEnable( FALSE, TRUE );
    1ab4:	2101      	movs	r1, #1
    1ab6:	2000      	movs	r0, #0
    1ab8:	f241 4389 	movw	r3, #5257	; 0x1489
    1abc:	f2c0 0300 	movt	r3, #0
    1ac0:	4798      	blx	r3
    eMBErrorCode    eStatus = MB_ENOERR;
    1ac2:	2400      	movs	r4, #0
    1ac4:	e7c5      	b.n	1a52 <eMBRTUSend+0x26>

00001ac6 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
    1ac6:	b500      	push	{lr}
    1ac8:	b083      	sub	sp, #12
    UCHAR           ucByte;

    //assert( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
    1aca:	466b      	mov	r3, sp
    1acc:	1dd8      	adds	r0, r3, #7
    1ace:	f241 4377 	movw	r3, #5239	; 0x1477
    1ad2:	f2c0 0300 	movt	r3, #0
    1ad6:	4798      	blx	r3

    switch ( eRcvState )
    1ad8:	f240 1330 	movw	r3, #304	; 0x130
    1adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ae0:	781b      	ldrb	r3, [r3, #0]
    1ae2:	b2db      	uxtb	r3, r3
    1ae4:	2b01      	cmp	r3, #1
    1ae6:	d013      	beq.n	1b10 <xMBRTUReceiveFSM+0x4a>
    1ae8:	b133      	cbz	r3, 1af8 <xMBRTUReceiveFSM+0x32>
    1aea:	2b02      	cmp	r3, #2
    1aec:	d02a      	beq.n	1b44 <xMBRTUReceiveFSM+0x7e>
    1aee:	2b03      	cmp	r3, #3
    1af0:	d008      	beq.n	1b04 <xMBRTUReceiveFSM+0x3e>
        }
        vMBPortTimersEnable(  );
        break;
    }
    return xTaskNeedSwitch;
}
    1af2:	2000      	movs	r0, #0
    1af4:	b003      	add	sp, #12
    1af6:	bd00      	pop	{pc}
        vMBPortTimersEnable(  );
    1af8:	f641 0349 	movw	r3, #6217	; 0x1849
    1afc:	f2c0 0300 	movt	r3, #0
    1b00:	4798      	blx	r3
        break;
    1b02:	e7f6      	b.n	1af2 <xMBRTUReceiveFSM+0x2c>
        vMBPortTimersEnable(  );
    1b04:	f641 0349 	movw	r3, #6217	; 0x1849
    1b08:	f2c0 0300 	movt	r3, #0
    1b0c:	4798      	blx	r3
        break;
    1b0e:	e7f0      	b.n	1af2 <xMBRTUReceiveFSM+0x2c>
        usRcvBufferPos = 0;
    1b10:	f240 1330 	movw	r3, #304	; 0x130
    1b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b18:	2200      	movs	r2, #0
    1b1a:	805a      	strh	r2, [r3, #2]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
    1b1c:	885a      	ldrh	r2, [r3, #2]
    1b1e:	b292      	uxth	r2, r2
    1b20:	1c51      	adds	r1, r2, #1
    1b22:	b289      	uxth	r1, r1
    1b24:	8059      	strh	r1, [r3, #2]
    1b26:	4669      	mov	r1, sp
    1b28:	79c8      	ldrb	r0, [r1, #7]
    1b2a:	f240 3128 	movw	r1, #808	; 0x328
    1b2e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1b32:	5488      	strb	r0, [r1, r2]
        eRcvState = STATE_RX_RCV;
    1b34:	2202      	movs	r2, #2
    1b36:	701a      	strb	r2, [r3, #0]
        vMBPortTimersEnable(  );
    1b38:	f641 0349 	movw	r3, #6217	; 0x1849
    1b3c:	f2c0 0300 	movt	r3, #0
    1b40:	4798      	blx	r3
        break;
    1b42:	e7d6      	b.n	1af2 <xMBRTUReceiveFSM+0x2c>
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
    1b44:	f240 1330 	movw	r3, #304	; 0x130
    1b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b4c:	885b      	ldrh	r3, [r3, #2]
    1b4e:	b29b      	uxth	r3, r3
    1b50:	2bff      	cmp	r3, #255	; 0xff
    1b52:	d815      	bhi.n	1b80 <xMBRTUReceiveFSM+0xba>
            ucRTUBuf[usRcvBufferPos++] = ucByte;
    1b54:	f240 1230 	movw	r2, #304	; 0x130
    1b58:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1b5c:	8853      	ldrh	r3, [r2, #2]
    1b5e:	b29b      	uxth	r3, r3
    1b60:	1c59      	adds	r1, r3, #1
    1b62:	b289      	uxth	r1, r1
    1b64:	8051      	strh	r1, [r2, #2]
    1b66:	466a      	mov	r2, sp
    1b68:	79d1      	ldrb	r1, [r2, #7]
    1b6a:	f240 3228 	movw	r2, #808	; 0x328
    1b6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1b72:	54d1      	strb	r1, [r2, r3]
        vMBPortTimersEnable(  );
    1b74:	f641 0349 	movw	r3, #6217	; 0x1849
    1b78:	f2c0 0300 	movt	r3, #0
    1b7c:	4798      	blx	r3
        break;
    1b7e:	e7b8      	b.n	1af2 <xMBRTUReceiveFSM+0x2c>
            eRcvState = STATE_RX_ERROR;
    1b80:	f240 1330 	movw	r3, #304	; 0x130
    1b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b88:	2203      	movs	r2, #3
    1b8a:	701a      	strb	r2, [r3, #0]
    1b8c:	e7f2      	b.n	1b74 <xMBRTUReceiveFSM+0xae>

00001b8e <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
    1b8e:	b510      	push	{r4, lr}
    1b90:	b082      	sub	sp, #8
    BOOL            xNeedPoll = FALSE;

    //assert( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
    1b92:	f240 1330 	movw	r3, #304	; 0x130
    1b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b9a:	7a9b      	ldrb	r3, [r3, #10]
    1b9c:	b2db      	uxtb	r3, r3
    1b9e:	b11b      	cbz	r3, 1ba8 <xMBRTUTransmitFSM+0x1a>
    1ba0:	2b01      	cmp	r3, #1
    1ba2:	d00c      	beq.n	1bbe <xMBRTUTransmitFSM+0x30>
    BOOL            xNeedPoll = FALSE;
    1ba4:	2400      	movs	r4, #0
    1ba6:	e007      	b.n	1bb8 <xMBRTUTransmitFSM+0x2a>
    {
        /* We should not get a transmitter event if the transmitter is in idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
    1ba8:	2100      	movs	r1, #0
    1baa:	2001      	movs	r0, #1
    1bac:	f241 4389 	movw	r3, #5257	; 0x1489
    1bb0:	f2c0 0300 	movt	r3, #0
    1bb4:	4798      	blx	r3
    BOOL            xNeedPoll = FALSE;
    1bb6:	2400      	movs	r4, #0
        }
        break;
    }

    return xNeedPoll;
}
    1bb8:	0020      	movs	r0, r4
    1bba:	b002      	add	sp, #8
    1bbc:	bd10      	pop	{r4, pc}
        if( usSndBufferCount != 0 )
    1bbe:	f240 1330 	movw	r3, #304	; 0x130
    1bc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bc6:	891b      	ldrh	r3, [r3, #8]
    1bc8:	b29b      	uxth	r3, r3
    1bca:	bb03      	cbnz	r3, 1c0e <xMBRTUTransmitFSM+0x80>
			ENTER_CRITICAL_SECTION(  );
    1bcc:	a801      	add	r0, sp, #4
    1bce:	f641 4389 	movw	r3, #7305	; 0x1c89
    1bd2:	f2c0 0300 	movt	r3, #0
    1bd6:	4798      	blx	r3
            eSndState = STATE_TX_IDLE;
    1bd8:	f240 1330 	movw	r3, #304	; 0x130
    1bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1be0:	2200      	movs	r2, #0
    1be2:	729a      	strb	r2, [r3, #10]
			xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
    1be4:	2003      	movs	r0, #3
    1be6:	f241 3349 	movw	r3, #4937	; 0x1349
    1bea:	f2c0 0300 	movt	r3, #0
    1bee:	4798      	blx	r3
    1bf0:	0004      	movs	r4, r0
            vMBPortSerialEnable( TRUE, FALSE );
    1bf2:	2100      	movs	r1, #0
    1bf4:	2001      	movs	r0, #1
    1bf6:	f241 4389 	movw	r3, #5257	; 0x1489
    1bfa:	f2c0 0300 	movt	r3, #0
    1bfe:	4798      	blx	r3
			EXIT_CRITICAL_SECTION(  );
    1c00:	a801      	add	r0, sp, #4
    1c02:	f641 4397 	movw	r3, #7319	; 0x1c97
    1c06:	f2c0 0300 	movt	r3, #0
    1c0a:	4798      	blx	r3
    1c0c:	e7d4      	b.n	1bb8 <xMBRTUTransmitFSM+0x2a>
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
    1c0e:	f240 1430 	movw	r4, #304	; 0x130
    1c12:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1c16:	6863      	ldr	r3, [r4, #4]
    1c18:	7818      	ldrb	r0, [r3, #0]
    1c1a:	b2c0      	uxtb	r0, r0
    1c1c:	f241 4367 	movw	r3, #5223	; 0x1467
    1c20:	f2c0 0300 	movt	r3, #0
    1c24:	4798      	blx	r3
            pucSndBufferCur++;  /* next byte in sendbuffer. */
    1c26:	6863      	ldr	r3, [r4, #4]
    1c28:	3301      	adds	r3, #1
    1c2a:	6063      	str	r3, [r4, #4]
            usSndBufferCount--;
    1c2c:	8923      	ldrh	r3, [r4, #8]
    1c2e:	3b01      	subs	r3, #1
    1c30:	b29b      	uxth	r3, r3
    1c32:	8123      	strh	r3, [r4, #8]
    BOOL            xNeedPoll = FALSE;
    1c34:	2400      	movs	r4, #0
    1c36:	e7bf      	b.n	1bb8 <xMBRTUTransmitFSM+0x2a>

00001c38 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
    1c38:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
    1c3a:	f240 1330 	movw	r3, #304	; 0x130
    1c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c42:	781b      	ldrb	r3, [r3, #0]
    1c44:	b2db      	uxtb	r3, r3
    1c46:	b11b      	cbz	r3, 1c50 <xMBRTUTimerT35Expired+0x18>
    1c48:	2b02      	cmp	r3, #2
    1c4a:	d015      	beq.n	1c78 <xMBRTUTimerT35Expired+0x40>
    BOOL            xNeedPoll = FALSE;
    1c4c:	2400      	movs	r4, #0
    1c4e:	e006      	b.n	1c5e <xMBRTUTimerT35Expired+0x26>
    {
			/* Timer t35 expired. Startup phase is finished. */
		case STATE_RX_INIT:
			xNeedPoll = xMBPortEventPost( EV_READY );
    1c50:	2000      	movs	r0, #0
    1c52:	f241 3349 	movw	r3, #4937	; 0x1349
    1c56:	f2c0 0300 	movt	r3, #0
    1c5a:	4798      	blx	r3
    1c5c:	0004      	movs	r4, r0
			;
			//assert( ( eRcvState == STATE_RX_INIT ) ||
					//( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }
	
    vMBPortTimersDisable();
    1c5e:	f641 0369 	movw	r3, #6249	; 0x1869
    1c62:	f2c0 0300 	movt	r3, #0
    1c66:	4798      	blx	r3
    eRcvState = STATE_RX_IDLE;
    1c68:	f240 1330 	movw	r3, #304	; 0x130
    1c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c70:	2201      	movs	r2, #1
    1c72:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
}
    1c74:	0020      	movs	r0, r4
    1c76:	bd10      	pop	{r4, pc}
			xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
    1c78:	2001      	movs	r0, #1
    1c7a:	f241 3349 	movw	r3, #4937	; 0x1349
    1c7e:	f2c0 0300 	movt	r3, #0
    1c82:	4798      	blx	r3
    1c84:	0004      	movs	r4, r0
			break;
    1c86:	e7ea      	b.n	1c5e <xMBRTUTimerT35Expired+0x26>

00001c88 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1c88:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    1c8c:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    1c8e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    1c90:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
    1c94:	4770      	bx	lr

00001c96 <atomic_leave_critical>:
    1c96:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    1c9a:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    1c9c:	f383 8810 	msr	PRIMASK, r3
}
    1ca0:	4770      	bx	lr

00001ca2 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    1ca2:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    1ca4:	f240 133c 	movw	r3, #316	; 0x13c
    1ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cac:	681c      	ldr	r4, [r3, #0]
    1cae:	f242 130d 	movw	r3, #8461	; 0x210d
    1cb2:	f2c0 0300 	movt	r3, #0
    1cb6:	4798      	blx	r3
    1cb8:	0001      	movs	r1, r0
    1cba:	0020      	movs	r0, r4
    1cbc:	f242 1331 	movw	r3, #8497	; 0x2131
    1cc0:	f2c0 0300 	movt	r3, #0
    1cc4:	4798      	blx	r3
}
    1cc6:	bd10      	pop	{r4, pc}

00001cc8 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    1cc8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    1cca:	f240 133c 	movw	r3, #316	; 0x13c
    1cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cd2:	681c      	ldr	r4, [r3, #0]
    1cd4:	f242 131d 	movw	r3, #8477	; 0x211d
    1cd8:	f2c0 0300 	movt	r3, #0
    1cdc:	4798      	blx	r3
    1cde:	0001      	movs	r1, r0
    1ce0:	0020      	movs	r0, r4
    1ce2:	f242 1331 	movw	r3, #8497	; 0x2131
    1ce6:	f2c0 0300 	movt	r3, #0
    1cea:	4798      	blx	r3
}
    1cec:	bd10      	pop	{r4, pc}
	...

00001cf0 <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
    1cf0:	b510      	push	{r4, lr}
    1cf2:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
    1cf4:	3814      	subs	r0, #20
    1cf6:	8b84      	ldrh	r4, [r0, #28]
    1cf8:	ab01      	add	r3, sp, #4
    1cfa:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
    1cfc:	0014      	movs	r4, r2
    1cfe:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    1d00:	4a07      	ldr	r2, [pc, #28]	; (1d20 <i2c_m_sync_write+0x30>)
    1d02:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
    1d04:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1d06:	0019      	movs	r1, r3
    1d08:	f642 0359 	movw	r3, #10329	; 0x2859
    1d0c:	f2c0 0300 	movt	r3, #0
    1d10:	4798      	blx	r3

	if (ret) {
    1d12:	b910      	cbnz	r0, 1d1a <i2c_m_sync_write+0x2a>
		return ret;
	}

	return n;
}
    1d14:	0020      	movs	r0, r4
    1d16:	b004      	add	sp, #16
    1d18:	bd10      	pop	{r4, pc}
		return ret;
    1d1a:	0004      	movs	r4, r0
    1d1c:	e7fa      	b.n	1d14 <i2c_m_sync_write+0x24>
    1d1e:	46c0      	nop			; (mov r8, r8)
    1d20:	ffff8000 	.word	0xffff8000

00001d24 <i2c_m_sync_read>:
{
    1d24:	b510      	push	{r4, lr}
    1d26:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
    1d28:	3814      	subs	r0, #20
    1d2a:	8b84      	ldrh	r4, [r0, #28]
    1d2c:	ab01      	add	r3, sp, #4
    1d2e:	801c      	strh	r4, [r3, #0]
	msg.len    = n;
    1d30:	0014      	movs	r4, r2
    1d32:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    1d34:	4a07      	ldr	r2, [pc, #28]	; (1d54 <i2c_m_sync_read+0x30>)
    1d36:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
    1d38:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1d3a:	0019      	movs	r1, r3
    1d3c:	f642 0359 	movw	r3, #10329	; 0x2859
    1d40:	f2c0 0300 	movt	r3, #0
    1d44:	4798      	blx	r3
	if (ret) {
    1d46:	b910      	cbnz	r0, 1d4e <i2c_m_sync_read+0x2a>
}
    1d48:	0020      	movs	r0, r4
    1d4a:	b004      	add	sp, #16
    1d4c:	bd10      	pop	{r4, pc}
		return ret;
    1d4e:	0004      	movs	r4, r0
    1d50:	e7fa      	b.n	1d48 <i2c_m_sync_read+0x24>
    1d52:	46c0      	nop			; (mov r8, r8)
    1d54:	ffff8001 	.word	0xffff8001

00001d58 <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
    1d58:	b570      	push	{r4, r5, r6, lr}
    1d5a:	0004      	movs	r4, r0
    1d5c:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    1d5e:	f247 0184 	movw	r1, #28804	; 0x7084
    1d62:	f2c0 0100 	movt	r1, #0
    1d66:	1e43      	subs	r3, r0, #1
    1d68:	4198      	sbcs	r0, r3
    1d6a:	b2c0      	uxtb	r0, r0
    1d6c:	225e      	movs	r2, #94	; 0x5e
    1d6e:	f242 0389 	movw	r3, #8329	; 0x2089
    1d72:	f2c0 0300 	movt	r3, #0
    1d76:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
    1d78:	0029      	movs	r1, r5
    1d7a:	0020      	movs	r0, r4
    1d7c:	f242 73a9 	movw	r3, #10153	; 0x27a9
    1d80:	f2c0 0300 	movt	r3, #0
    1d84:	4798      	blx	r3
	if (init_status) {
    1d86:	b948      	cbnz	r0, 1d9c <i2c_m_sync_init+0x44>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
    1d88:	f641 5325 	movw	r3, #7461	; 0x1d25
    1d8c:	f2c0 0300 	movt	r3, #0
    1d90:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
    1d92:	f641 43f1 	movw	r3, #7409	; 0x1cf1
    1d96:	f2c0 0300 	movt	r3, #0
    1d9a:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
    1d9c:	bd70      	pop	{r4, r5, r6, pc}

00001d9e <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
    1d9e:	b510      	push	{r4, lr}
	return _i2c_m_sync_enable(&i2c->device);
    1da0:	f242 73dd 	movw	r3, #10205	; 0x27dd
    1da4:	f2c0 0300 	movt	r3, #0
    1da8:	4798      	blx	r3
}
    1daa:	bd10      	pop	{r4, pc}

00001dac <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
    1dac:	f240 33ff 	movw	r3, #1023	; 0x3ff
    1db0:	4019      	ands	r1, r3
    1db2:	3301      	adds	r3, #1
    1db4:	401a      	ands	r2, r3
    1db6:	430a      	orrs	r2, r1
    1db8:	8382      	strh	r2, [r0, #28]
}
    1dba:	0010      	movs	r0, r2
    1dbc:	4770      	bx	lr

00001dbe <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
    1dbe:	3014      	adds	r0, #20
    1dc0:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
    1dc2:	2000      	movs	r0, #0
    1dc4:	4770      	bx	lr

00001dc6 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    1dc6:	b570      	push	{r4, r5, r6, lr}
    1dc8:	0004      	movs	r4, r0
    1dca:	000d      	movs	r5, r1
    1dcc:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
    1dce:	b198      	cbz	r0, 1df8 <io_write+0x32>
    1dd0:	b181      	cbz	r1, 1df4 <io_write+0x2e>
    1dd2:	2001      	movs	r0, #1
    1dd4:	f247 01a0 	movw	r1, #28832	; 0x70a0
    1dd8:	f2c0 0100 	movt	r1, #0
    1ddc:	2234      	movs	r2, #52	; 0x34
    1dde:	f242 0389 	movw	r3, #8329	; 0x2089
    1de2:	f2c0 0300 	movt	r3, #0
    1de6:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    1de8:	6823      	ldr	r3, [r4, #0]
    1dea:	0032      	movs	r2, r6
    1dec:	0029      	movs	r1, r5
    1dee:	0020      	movs	r0, r4
    1df0:	4798      	blx	r3
}
    1df2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    1df4:	2000      	movs	r0, #0
    1df6:	e7ed      	b.n	1dd4 <io_write+0xe>
    1df8:	2000      	movs	r0, #0
    1dfa:	e7eb      	b.n	1dd4 <io_write+0xe>

00001dfc <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1dfc:	b570      	push	{r4, r5, r6, lr}
    1dfe:	0004      	movs	r4, r0
    1e00:	000d      	movs	r5, r1
    1e02:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
    1e04:	b198      	cbz	r0, 1e2e <io_read+0x32>
    1e06:	b181      	cbz	r1, 1e2a <io_read+0x2e>
    1e08:	2001      	movs	r0, #1
    1e0a:	f247 01a0 	movw	r1, #28832	; 0x70a0
    1e0e:	f2c0 0100 	movt	r1, #0
    1e12:	223d      	movs	r2, #61	; 0x3d
    1e14:	f242 0389 	movw	r3, #8329	; 0x2089
    1e18:	f2c0 0300 	movt	r3, #0
    1e1c:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    1e1e:	6863      	ldr	r3, [r4, #4]
    1e20:	0032      	movs	r2, r6
    1e22:	0029      	movs	r1, r5
    1e24:	0020      	movs	r0, r4
    1e26:	4798      	blx	r3
}
    1e28:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    1e2a:	2000      	movs	r0, #0
    1e2c:	e7ed      	b.n	1e0a <io_read+0xe>
    1e2e:	2000      	movs	r0, #0
    1e30:	e7eb      	b.n	1e0a <io_read+0xe>

00001e32 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    1e34:	6806      	ldr	r6, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1e36:	b116      	cbz	r6, 1e3e <timer_add_timer_task+0xc>
    1e38:	0033      	movs	r3, r6
    1e3a:	2500      	movs	r5, #0
    1e3c:	e00f      	b.n	1e5e <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    1e3e:	f242 03a3 	movw	r3, #8355	; 0x20a3
    1e42:	f2c0 0300 	movt	r3, #0
    1e46:	4798      	blx	r3
		return;
    1e48:	e01a      	b.n	1e80 <timer_add_timer_task+0x4e>
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1e4a:	689f      	ldr	r7, [r3, #8]
    1e4c:	46bc      	mov	ip, r7
    1e4e:	4464      	add	r4, ip
    1e50:	1aa4      	subs	r4, r4, r2
    1e52:	3401      	adds	r4, #1
		}
		if (time_left >= new_task->interval)
    1e54:	688f      	ldr	r7, [r1, #8]
    1e56:	42bc      	cmp	r4, r7
    1e58:	d20a      	bcs.n	1e70 <timer_add_timer_task+0x3e>
			break;
		prev = it;
    1e5a:	001d      	movs	r5, r3
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1e5c:	681b      	ldr	r3, [r3, #0]
    1e5e:	b13b      	cbz	r3, 1e70 <timer_add_timer_task+0x3e>
		if (it->time_label <= time) {
    1e60:	685c      	ldr	r4, [r3, #4]
    1e62:	4294      	cmp	r4, r2
    1e64:	d8f1      	bhi.n	1e4a <timer_add_timer_task+0x18>
			time_left = it->interval - (time - it->time_label);
    1e66:	1aa4      	subs	r4, r4, r2
    1e68:	689f      	ldr	r7, [r3, #8]
    1e6a:	46bc      	mov	ip, r7
    1e6c:	4464      	add	r4, ip
    1e6e:	e7f1      	b.n	1e54 <timer_add_timer_task+0x22>
	}

	if (it == head) {
    1e70:	42b3      	cmp	r3, r6
    1e72:	d006      	beq.n	1e82 <timer_add_timer_task+0x50>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1e74:	0028      	movs	r0, r5
    1e76:	f242 03d5 	movw	r3, #8405	; 0x20d5
    1e7a:	f2c0 0300 	movt	r3, #0
    1e7e:	4798      	blx	r3
	}
}
    1e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1e82:	f242 03a3 	movw	r3, #8355	; 0x20a3
    1e86:	f2c0 0300 	movt	r3, #0
    1e8a:	4798      	blx	r3
    1e8c:	e7f8      	b.n	1e80 <timer_add_timer_task+0x4e>

00001e8e <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1e8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e90:	0005      	movs	r5, r0
    1e92:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1e94:	6903      	ldr	r3, [r0, #16]
    1e96:	1c5e      	adds	r6, r3, #1
    1e98:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1e9a:	7e03      	ldrb	r3, [r0, #24]
    1e9c:	07db      	lsls	r3, r3, #31
    1e9e:	d402      	bmi.n	1ea6 <timer_process_counted+0x18>
    1ea0:	7e03      	ldrb	r3, [r0, #24]
    1ea2:	079b      	lsls	r3, r3, #30
    1ea4:	d50a      	bpl.n	1ebc <timer_process_counted+0x2e>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1ea6:	7e2b      	ldrb	r3, [r5, #24]
    1ea8:	2202      	movs	r2, #2
    1eaa:	4313      	orrs	r3, r2
    1eac:	b2db      	uxtb	r3, r3
    1eae:	762b      	strb	r3, [r5, #24]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
    1eb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1eb2:	696f      	ldr	r7, [r5, #20]
		tmp->cb(tmp);
    1eb4:	68e3      	ldr	r3, [r4, #12]
    1eb6:	0020      	movs	r0, r4
    1eb8:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1eba:	003c      	movs	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    1ebc:	2c00      	cmp	r4, #0
    1ebe:	d0f7      	beq.n	1eb0 <timer_process_counted+0x22>
    1ec0:	6863      	ldr	r3, [r4, #4]
    1ec2:	1af3      	subs	r3, r6, r3
    1ec4:	68a2      	ldr	r2, [r4, #8]
    1ec6:	4293      	cmp	r3, r2
    1ec8:	d3f2      	bcc.n	1eb0 <timer_process_counted+0x22>
		list_remove_head(&timer->tasks);
    1eca:	002f      	movs	r7, r5
    1ecc:	3714      	adds	r7, #20
    1ece:	0038      	movs	r0, r7
    1ed0:	f242 03dd 	movw	r3, #8413	; 0x20dd
    1ed4:	f2c0 0300 	movt	r3, #0
    1ed8:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1eda:	7c23      	ldrb	r3, [r4, #16]
    1edc:	2b01      	cmp	r3, #1
    1ede:	d1e8      	bne.n	1eb2 <timer_process_counted+0x24>
			tmp->time_label = time;
    1ee0:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1ee2:	0032      	movs	r2, r6
    1ee4:	0021      	movs	r1, r4
    1ee6:	0038      	movs	r0, r7
    1ee8:	f641 6333 	movw	r3, #7731	; 0x1e33
    1eec:	f2c0 0300 	movt	r3, #0
    1ef0:	4798      	blx	r3
    1ef2:	e7de      	b.n	1eb2 <timer_process_counted+0x24>

00001ef4 <timer_init>:
{
    1ef4:	b570      	push	{r4, r5, r6, lr}
    1ef6:	0004      	movs	r4, r0
    1ef8:	000d      	movs	r5, r1
	ASSERT(descr && hw);
    1efa:	b1e8      	cbz	r0, 1f38 <timer_init+0x44>
    1efc:	b1d1      	cbz	r1, 1f34 <timer_init+0x40>
    1efe:	2001      	movs	r0, #1
    1f00:	f247 01b4 	movw	r1, #28852	; 0x70b4
    1f04:	f2c0 0100 	movt	r1, #0
    1f08:	223b      	movs	r2, #59	; 0x3b
    1f0a:	f242 0389 	movw	r3, #8329	; 0x2089
    1f0e:	f2c0 0300 	movt	r3, #0
    1f12:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1f14:	0029      	movs	r1, r5
    1f16:	0020      	movs	r0, r4
    1f18:	f642 3377 	movw	r3, #11127	; 0x2b77
    1f1c:	f2c0 0300 	movt	r3, #0
    1f20:	4798      	blx	r3
	descr->time                           = 0;
    1f22:	2300      	movs	r3, #0
    1f24:	6123      	str	r3, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1f26:	f641 638f 	movw	r3, #7823	; 0x1e8f
    1f2a:	f2c0 0300 	movt	r3, #0
    1f2e:	6023      	str	r3, [r4, #0]
}
    1f30:	2000      	movs	r0, #0
    1f32:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
    1f34:	2000      	movs	r0, #0
    1f36:	e7e3      	b.n	1f00 <timer_init+0xc>
    1f38:	2000      	movs	r0, #0
    1f3a:	e7e1      	b.n	1f00 <timer_init+0xc>

00001f3c <timer_start>:
{
    1f3c:	b510      	push	{r4, lr}
    1f3e:	0004      	movs	r4, r0
	ASSERT(descr);
    1f40:	f247 01b4 	movw	r1, #28852	; 0x70b4
    1f44:	f2c0 0100 	movt	r1, #0
    1f48:	1e43      	subs	r3, r0, #1
    1f4a:	4198      	sbcs	r0, r3
    1f4c:	b2c0      	uxtb	r0, r0
    1f4e:	2253      	movs	r2, #83	; 0x53
    1f50:	f242 0389 	movw	r3, #8329	; 0x2089
    1f54:	f2c0 0300 	movt	r3, #0
    1f58:	4798      	blx	r3
	if (_timer_is_started(&descr->device)) {
    1f5a:	0020      	movs	r0, r4
    1f5c:	f642 6307 	movw	r3, #11783	; 0x2e07
    1f60:	f2c0 0300 	movt	r3, #0
    1f64:	4798      	blx	r3
    1f66:	b938      	cbnz	r0, 1f78 <timer_start+0x3c>
	_timer_start(&descr->device);
    1f68:	0020      	movs	r0, r4
    1f6a:	f642 53e3 	movw	r3, #11747	; 0x2de3
    1f6e:	f2c0 0300 	movt	r3, #0
    1f72:	4798      	blx	r3
	return ERR_NONE;
    1f74:	2000      	movs	r0, #0
}
    1f76:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    1f78:	2011      	movs	r0, #17
    1f7a:	4240      	negs	r0, r0
    1f7c:	e7fb      	b.n	1f76 <timer_start+0x3a>

00001f7e <timer_stop>:
{
    1f7e:	b510      	push	{r4, lr}
    1f80:	0004      	movs	r4, r0
	ASSERT(descr);
    1f82:	f247 01b4 	movw	r1, #28852	; 0x70b4
    1f86:	f2c0 0100 	movt	r1, #0
    1f8a:	1e43      	subs	r3, r0, #1
    1f8c:	4198      	sbcs	r0, r3
    1f8e:	b2c0      	uxtb	r0, r0
    1f90:	2261      	movs	r2, #97	; 0x61
    1f92:	f242 0389 	movw	r3, #8329	; 0x2089
    1f96:	f2c0 0300 	movt	r3, #0
    1f9a:	4798      	blx	r3
	if (!_timer_is_started(&descr->device)) {
    1f9c:	0020      	movs	r0, r4
    1f9e:	f642 6307 	movw	r3, #11783	; 0x2e07
    1fa2:	f2c0 0300 	movt	r3, #0
    1fa6:	4798      	blx	r3
    1fa8:	b138      	cbz	r0, 1fba <timer_stop+0x3c>
	_timer_stop(&descr->device);
    1faa:	0020      	movs	r0, r4
    1fac:	f642 53f5 	movw	r3, #11765	; 0x2df5
    1fb0:	f2c0 0300 	movt	r3, #0
    1fb4:	4798      	blx	r3
	return ERR_NONE;
    1fb6:	2000      	movs	r0, #0
}
    1fb8:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    1fba:	2011      	movs	r0, #17
    1fbc:	4240      	negs	r0, r0
    1fbe:	e7fb      	b.n	1fb8 <timer_stop+0x3a>

00001fc0 <timer_add_task>:
{
    1fc0:	b570      	push	{r4, r5, r6, lr}
    1fc2:	b082      	sub	sp, #8
    1fc4:	0004      	movs	r4, r0
    1fc6:	000d      	movs	r5, r1
	ASSERT(descr && task);
    1fc8:	2800      	cmp	r0, #0
    1fca:	d031      	beq.n	2030 <timer_add_task+0x70>
    1fcc:	2900      	cmp	r1, #0
    1fce:	d02d      	beq.n	202c <timer_add_task+0x6c>
    1fd0:	2001      	movs	r0, #1
    1fd2:	f247 01b4 	movw	r1, #28852	; 0x70b4
    1fd6:	f2c0 0100 	movt	r1, #0
    1fda:	227a      	movs	r2, #122	; 0x7a
    1fdc:	f242 0389 	movw	r3, #8329	; 0x2089
    1fe0:	f2c0 0300 	movt	r3, #0
    1fe4:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    1fe6:	7e23      	ldrb	r3, [r4, #24]
    1fe8:	2201      	movs	r2, #1
    1fea:	4313      	orrs	r3, r2
    1fec:	b2db      	uxtb	r3, r3
    1fee:	7623      	strb	r3, [r4, #24]
	if (is_list_element(&descr->tasks, task)) {
    1ff0:	0026      	movs	r6, r4
    1ff2:	3614      	adds	r6, #20
    1ff4:	0029      	movs	r1, r5
    1ff6:	0030      	movs	r0, r6
    1ff8:	f242 038f 	movw	r3, #8335	; 0x208f
    1ffc:	f2c0 0300 	movt	r3, #0
    2000:	4798      	blx	r3
    2002:	b9b8      	cbnz	r0, 2034 <timer_add_task+0x74>
	task->time_label = descr->time;
    2004:	6923      	ldr	r3, [r4, #16]
    2006:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    2008:	6922      	ldr	r2, [r4, #16]
    200a:	0029      	movs	r1, r5
    200c:	0030      	movs	r0, r6
    200e:	f641 6333 	movw	r3, #7731	; 0x1e33
    2012:	f2c0 0300 	movt	r3, #0
    2016:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    2018:	7e23      	ldrb	r3, [r4, #24]
    201a:	2201      	movs	r2, #1
    201c:	4393      	bics	r3, r2
    201e:	7623      	strb	r3, [r4, #24]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    2020:	7e23      	ldrb	r3, [r4, #24]
    2022:	079b      	lsls	r3, r3, #30
    2024:	d418      	bmi.n	2058 <timer_add_task+0x98>
	return ERR_NONE;
    2026:	2000      	movs	r0, #0
}
    2028:	b002      	add	sp, #8
    202a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task);
    202c:	2000      	movs	r0, #0
    202e:	e7d0      	b.n	1fd2 <timer_add_task+0x12>
    2030:	2000      	movs	r0, #0
    2032:	e7ce      	b.n	1fd2 <timer_add_task+0x12>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    2034:	7e23      	ldrb	r3, [r4, #24]
    2036:	2201      	movs	r2, #1
    2038:	4393      	bics	r3, r2
    203a:	7623      	strb	r3, [r4, #24]
		ASSERT(false);
    203c:	f247 01b4 	movw	r1, #28852	; 0x70b4
    2040:	f2c0 0100 	movt	r1, #0
    2044:	327e      	adds	r2, #126	; 0x7e
    2046:	2000      	movs	r0, #0
    2048:	f242 0389 	movw	r3, #8329	; 0x2089
    204c:	f2c0 0300 	movt	r3, #0
    2050:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    2052:	2012      	movs	r0, #18
    2054:	4240      	negs	r0, r0
    2056:	e7e7      	b.n	2028 <timer_add_task+0x68>
		CRITICAL_SECTION_ENTER()
    2058:	a801      	add	r0, sp, #4
    205a:	f641 4389 	movw	r3, #7305	; 0x1c89
    205e:	f2c0 0300 	movt	r3, #0
    2062:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    2064:	7e23      	ldrb	r3, [r4, #24]
    2066:	2202      	movs	r2, #2
    2068:	4393      	bics	r3, r2
    206a:	7623      	strb	r3, [r4, #24]
		_timer_set_irq(&descr->device);
    206c:	0020      	movs	r0, r4
    206e:	f642 631d 	movw	r3, #11805	; 0x2e1d
    2072:	f2c0 0300 	movt	r3, #0
    2076:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    2078:	a801      	add	r0, sp, #4
    207a:	f641 4397 	movw	r3, #7319	; 0x1c97
    207e:	f2c0 0300 	movt	r3, #0
    2082:	4798      	blx	r3
	return ERR_NONE;
    2084:	2000      	movs	r0, #0
    2086:	e7cf      	b.n	2028 <timer_add_task+0x68>

00002088 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    2088:	b900      	cbnz	r0, 208c <assert+0x4>
		__asm("BKPT #0");
    208a:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
    208c:	4770      	bx	lr

0000208e <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    208e:	6803      	ldr	r3, [r0, #0]
    2090:	b11b      	cbz	r3, 209a <is_list_element+0xc>
		if (it == element) {
    2092:	428b      	cmp	r3, r1
    2094:	d003      	beq.n	209e <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    2096:	681b      	ldr	r3, [r3, #0]
    2098:	e7fa      	b.n	2090 <is_list_element+0x2>
			return true;
		}
	}

	return false;
    209a:	2000      	movs	r0, #0
}
    209c:	4770      	bx	lr
			return true;
    209e:	2001      	movs	r0, #1
    20a0:	e7fc      	b.n	209c <is_list_element+0xe>

000020a2 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    20a2:	b570      	push	{r4, r5, r6, lr}
    20a4:	0004      	movs	r4, r0
    20a6:	000d      	movs	r5, r1
	ASSERT(!is_list_element(list, element));
    20a8:	f242 038f 	movw	r3, #8335	; 0x208f
    20ac:	f2c0 0300 	movt	r3, #0
    20b0:	4798      	blx	r3
    20b2:	2301      	movs	r3, #1
    20b4:	4058      	eors	r0, r3
    20b6:	b2c0      	uxtb	r0, r0
    20b8:	f247 01cc 	movw	r1, #28876	; 0x70cc
    20bc:	f2c0 0100 	movt	r1, #0
    20c0:	2239      	movs	r2, #57	; 0x39
    20c2:	f242 0389 	movw	r3, #8329	; 0x2089
    20c6:	f2c0 0300 	movt	r3, #0
    20ca:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    20cc:	6823      	ldr	r3, [r4, #0]
    20ce:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    20d0:	6025      	str	r5, [r4, #0]
}
    20d2:	bd70      	pop	{r4, r5, r6, pc}

000020d4 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    20d4:	6803      	ldr	r3, [r0, #0]
    20d6:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    20d8:	6001      	str	r1, [r0, #0]
}
    20da:	4770      	bx	lr

000020dc <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    20dc:	6803      	ldr	r3, [r0, #0]
    20de:	b11b      	cbz	r3, 20e8 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    20e0:	681a      	ldr	r2, [r3, #0]
    20e2:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    20e4:	0018      	movs	r0, r3
	}

	return NULL;
}
    20e6:	4770      	bx	lr
	return NULL;
    20e8:	2000      	movs	r0, #0
    20ea:	e7fc      	b.n	20e6 <list_remove_head+0xa>

000020ec <_irq_set>:
/**
 * \brief Set the given IRQ
 */
void _irq_set(uint8_t n)
{
	NVIC_SetPendingIRQ((IRQn_Type)n);
    20ec:	b243      	sxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
    20ee:	2b00      	cmp	r3, #0
    20f0:	db0b      	blt.n	210a <_irq_set+0x1e>
    NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    20f2:	095b      	lsrs	r3, r3, #5
    20f4:	221f      	movs	r2, #31
    20f6:	4010      	ands	r0, r2
    20f8:	2101      	movs	r1, #1
    20fa:	4081      	lsls	r1, r0
    20fc:	f24e 1200 	movw	r2, #57600	; 0xe100
    2100:	f2ce 0200 	movt	r2, #57344	; 0xe000
    2104:	3340      	adds	r3, #64	; 0x40
    2106:	009b      	lsls	r3, r3, #2
    2108:	5099      	str	r1, [r3, r2]
}
    210a:	4770      	bx	lr

0000210c <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 8:
		return (us * (freq / 100000) + 29) / 30;
    210c:	0083      	lsls	r3, r0, #2
    210e:	1818      	adds	r0, r3, r0
    2110:	0143      	lsls	r3, r0, #5
    2112:	331d      	adds	r3, #29
    2114:	201e      	movs	r0, #30
    2116:	fbb3 f0f0 	udiv	r0, r3, r0
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    211a:	4770      	bx	lr

0000211c <_get_cycles_for_ms>:
 */
static inline uint32_t _get_cycles_for_ms_internal(const uint16_t ms, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000) + 2) / 3 * 100;
    211c:	0083      	lsls	r3, r0, #2
    211e:	1818      	adds	r0, r3, r0
    2120:	0143      	lsls	r3, r0, #5
    2122:	3302      	adds	r3, #2
    2124:	2003      	movs	r0, #3
    2126:	fbb3 f0f0 	udiv	r0, r3, r0
    212a:	2364      	movs	r3, #100	; 0x64
    212c:	4358      	muls	r0, r3
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    212e:	4770      	bx	lr

00002130 <_delay_cycles>:
#if defined(__GNUC__) && (__ARMCOMPILER_VERSION > 6000000) /*  Keil MDK with ARM Compiler 6 */
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#elif defined __GNUC__
	__asm(".syntax unified\n"
    2130:	3901      	subs	r1, #1
    2132:	d8fd      	bhi.n	2130 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
    2134:	4770      	bx	lr

00002136 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2136:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
    2138:	f244 0300 	movw	r3, #16384	; 0x4000
    213c:	f2c4 1300 	movt	r3, #16640	; 0x4100
    2140:	685a      	ldr	r2, [r3, #4]
    2142:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_set_performance_level(CONF_PERFORMANCE_LEVEL);
    2144:	2000      	movs	r0, #0
    2146:	f242 338d 	movw	r3, #9101	; 0x238d
    214a:	f2c0 0300 	movt	r3, #0
    214e:	4798      	blx	r3

	_osc32kctrl_init_sources();
    2150:	f242 333f 	movw	r3, #9023	; 0x233f
    2154:	f2c0 0300 	movt	r3, #0
    2158:	4798      	blx	r3
	_oscctrl_init_sources();
    215a:	f242 335b 	movw	r3, #9051	; 0x235b
    215e:	f2c0 0300 	movt	r3, #0
    2162:	4798      	blx	r3
	_mclk_init();
    2164:	f242 13d5 	movw	r3, #8661	; 0x21d5
    2168:	f2c0 0300 	movt	r3, #0
    216c:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
    216e:	f242 338b 	movw	r3, #9099	; 0x238b
    2172:	f2c0 0300 	movt	r3, #0
    2176:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2178:	201f      	movs	r0, #31
    217a:	f242 1387 	movw	r3, #8583	; 0x2187
    217e:	f2c0 0300 	movt	r3, #0
    2182:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
    2184:	bd10      	pop	{r4, pc}

00002186 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2186:	07c3      	lsls	r3, r0, #31
    2188:	d510      	bpl.n	21ac <_gclk_init_generators_by_fref+0x26>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    218a:	f641 4300 	movw	r3, #7168	; 0x1c00
    218e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2192:	f240 1205 	movw	r2, #261	; 0x105
    2196:	f2c0 0201 	movt	r2, #1
    219a:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    219c:	f641 4300 	movw	r3, #7168	; 0x1c00
    21a0:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21a4:	685b      	ldr	r3, [r3, #4]
    21a6:	227d      	movs	r2, #125	; 0x7d
    21a8:	421a      	tst	r2, r3
    21aa:	d1f7      	bne.n	219c <_gclk_init_generators_by_fref+0x16>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    21ac:	0783      	lsls	r3, r0, #30
    21ae:	d510      	bpl.n	21d2 <_gclk_init_generators_by_fref+0x4c>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    21b0:	f641 4300 	movw	r3, #7168	; 0x1c00
    21b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21b8:	f241 1205 	movw	r2, #4357	; 0x1105
    21bc:	f2c0 0204 	movt	r2, #4
    21c0:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    21c2:	f641 4300 	movw	r3, #7168	; 0x1c00
    21c6:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21ca:	685b      	ldr	r3, [r3, #4]
    21cc:	227d      	movs	r2, #125	; 0x7d
    21ce:	421a      	tst	r2, r3
    21d0:	d1f7      	bne.n	21c2 <_gclk_init_generators_by_fref+0x3c>
		        | (CONF_GCLK_GEN_4_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_4_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_4_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_4_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_4_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_4_SOURCE);
	}
#endif
}
    21d2:	4770      	bx	lr

000021d4 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    21d4:	f640 0300 	movw	r3, #2048	; 0x800
    21d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21dc:	2201      	movs	r2, #1
    21de:	711a      	strb	r2, [r3, #4]
 */
void _mclk_init(void)
{
	void *hw = (void *)MCLK;
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
    21e0:	4770      	bx	lr

000021e2 <FLASH_0_init>:
	//		 | 0 << NVMCTRL_SECCTRL_DSCEN_Pos /* Setting: disabled */
	//		 | 0 << NVMCTRL_SECCTRL_SILACC_Pos /* Setting: disabled */
	//		 | 0 << NVMCTRL_SECCTRL_TAMPEEN_Pos); /* Setting: disabled */

	return ERR_NONE;
}
    21e2:	2000      	movs	r0, #0
    21e4:	4770      	bx	lr
	...

000021e8 <FLASH_0_exec_cmd>:
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY_Msk) >> NVMCTRL_STATUS_READY_Pos;
    21e8:	f244 0300 	movw	r3, #16384	; 0x4000
    21ec:	f2c4 1300 	movt	r3, #16640	; 0x4100
    21f0:	8b1b      	ldrh	r3, [r3, #24]
 * \brief Execute a command on the NVM controller
 */
int32_t FLASH_0_exec_cmd(const enum nvm_cmd cmd, uint32_t dst_addr)
{
	/* Wait until this module isn't busy */
	while (!hri_nvmctrl_get_STATUS_READY_bit(NVMCTRL)) {
    21f2:	075b      	lsls	r3, r3, #29
    21f4:	d5f8      	bpl.n	21e8 <FLASH_0_exec_cmd>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    21f6:	f244 0300 	movw	r3, #16384	; 0x4000
    21fa:	f2c4 1300 	movt	r3, #16640	; 0x4100
    21fe:	223f      	movs	r2, #63	; 0x3f
    2200:	751a      	strb	r2, [r3, #20]

	/* Clear flags */
	hri_nvmctrl_clear_INTFLAG_reg(NVMCTRL, NVMCTRL_INTFLAG_MASK);

	/* Commands requiring address */
	if ((cmd == NVM_CMD_ERASE_ROW) || (cmd == NVM_CMD_WRITE_PAGE)) {
    2202:	2802      	cmp	r0, #2
    2204:	d01b      	beq.n	223e <FLASH_0_exec_cmd+0x56>
    2206:	2804      	cmp	r0, #4
    2208:	d019      	beq.n	223e <FLASH_0_exec_cmd+0x56>
		hri_nvmctrl_write_ADDR_reg(NVMCTRL, dst_addr);
	}

	/* Set command */
	hri_nvmctrl_write_CTRLA_reg(NVMCTRL, cmd | NVMCTRL_CTRLA_CMDEX_KEY);
    220a:	4b11      	ldr	r3, [pc, #68]	; (2250 <FLASH_0_exec_cmd+0x68>)
    220c:	4318      	orrs	r0, r3
    220e:	b280      	uxth	r0, r0
}

static inline void hri_nvmctrl_write_CTRLA_reg(const void *const hw, hri_nvmctrl_ctrla_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2210:	f244 0300 	movw	r3, #16384	; 0x4000
    2214:	f2c4 1300 	movt	r3, #16640	; 0x4100
    2218:	8018      	strh	r0, [r3, #0]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE_Msk) >> NVMCTRL_INTFLAG_DONE_Pos;
    221a:	f244 0300 	movw	r3, #16384	; 0x4000
    221e:	f2c4 1300 	movt	r3, #16640	; 0x4100
    2222:	7d1b      	ldrb	r3, [r3, #20]

	/* Wait until the command done */
	while (!hri_nvmctrl_get_interrupt_DONE_bit(NVMCTRL)) {
    2224:	07db      	lsls	r3, r3, #31
    2226:	d410      	bmi.n	224a <FLASH_0_exec_cmd+0x62>
	tmp = ((Nvmctrl *)hw)->INTFLAG.reg;
    2228:	f244 0300 	movw	r3, #16384	; 0x4000
    222c:	f2c4 1300 	movt	r3, #16640	; 0x4100
    2230:	7d1a      	ldrb	r2, [r3, #20]
	tmp &= mask;
    2232:	231e      	movs	r3, #30
		/* Check if there is error in NVM erase operation */
		if (hri_nvmctrl_get_INTFLAG_reg(
    2234:	421a      	tst	r2, r3
    2236:	d0f0      	beq.n	221a <FLASH_0_exec_cmd+0x32>
		        NVMCTRL, NVMCTRL_INTFLAG_LOCKE | NVMCTRL_INTFLAG_NVME | NVMCTRL_INTFLAG_PROGE | NVMCTRL_INTFLAG_KEYE)
		    != 0) {
			return ERR_FAILURE;
    2238:	201e      	movs	r0, #30
    223a:	4240      	negs	r0, r0
    223c:	e006      	b.n	224c <FLASH_0_exec_cmd+0x64>
	((Nvmctrl *)hw)->ADDR.reg = data;
    223e:	f244 0300 	movw	r3, #16384	; 0x4000
    2242:	f2c4 1300 	movt	r3, #16640	; 0x4100
    2246:	61d9      	str	r1, [r3, #28]
    2248:	e7df      	b.n	220a <FLASH_0_exec_cmd+0x22>
		}
	}

	return ERR_NONE;
    224a:	2000      	movs	r0, #0
}
    224c:	4770      	bx	lr
    224e:	46c0      	nop			; (mov r8, r8)
    2250:	ffffa500 	.word	0xffffa500

00002254 <FLASH_0_erase_row>:

/**
 * \brief Erase a row in NVM memory
 */
int32_t FLASH_0_erase_row(const uint32_t dst_addr)
{
    2254:	b510      	push	{r4, lr}
    2256:	0001      	movs	r1, r0
	return FLASH_0_exec_cmd(NVM_CMD_ERASE_ROW, dst_addr);
    2258:	2002      	movs	r0, #2
    225a:	f242 13e9 	movw	r3, #8681	; 0x21e9
    225e:	f2c0 0300 	movt	r3, #0
    2262:	4798      	blx	r3
}
    2264:	bd10      	pop	{r4, pc}

00002266 <FLASH_0_write_page_buffer>:

/**
 * \brief Write a page buffer in NVM memory
 */
int32_t FLASH_0_write_page_buffer(const uint32_t dst_addr, const uint8_t *buffer, const uint16_t length)
{
    2266:	b570      	push	{r4, r5, r6, lr}
    2268:	0006      	movs	r6, r0
    226a:	000d      	movs	r5, r1
    226c:	0014      	movs	r4, r2
	/* Check if the write address not aligned to the start of a page */
	if (dst_addr & (NVMCTRL_PAGE_SIZE - 1)) {
    226e:	0683      	lsls	r3, r0, #26
    2270:	d11e      	bne.n	22b0 <FLASH_0_write_page_buffer+0x4a>
		return ERR_INVALID_ARG;
	}

	/* Check if the write length is longer than an NVM page */
	if (length > NVMCTRL_PAGE_SIZE) {
    2272:	2a40      	cmp	r2, #64	; 0x40
    2274:	d81f      	bhi.n	22b6 <FLASH_0_write_page_buffer+0x50>
		return ERR_INVALID_ARG;
	}

	/* Erase the page buffer before buffering new data */
	FLASH_0_exec_cmd(NVM_CMD_PAGE_BUFFER_CLEAR, dst_addr);
    2276:	0001      	movs	r1, r0
    2278:	2044      	movs	r0, #68	; 0x44
    227a:	f242 13e9 	movw	r3, #8681	; 0x21e9
    227e:	f2c0 0300 	movt	r3, #0
    2282:	4798      	blx	r3

	uint32_t nvm_addr = dst_addr / 2;
    2284:	0870      	lsrs	r0, r6, #1
	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    2286:	2300      	movs	r3, #0
    2288:	e004      	b.n	2294 <FLASH_0_write_page_buffer+0x2e>

		data = buffer[i];
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
		}
		NVM_MEMORY[nvm_addr++] = data;
    228a:	0041      	lsls	r1, r0, #1
    228c:	800a      	strh	r2, [r1, #0]
	for (uint16_t i = 0; i < length; i += 2) {
    228e:	3302      	adds	r3, #2
    2290:	b29b      	uxth	r3, r3
		NVM_MEMORY[nvm_addr++] = data;
    2292:	3001      	adds	r0, #1
	for (uint16_t i = 0; i < length; i += 2) {
    2294:	42a3      	cmp	r3, r4
    2296:	d209      	bcs.n	22ac <FLASH_0_write_page_buffer+0x46>
		data = buffer[i];
    2298:	5ce9      	ldrb	r1, [r5, r3]
    229a:	b28a      	uxth	r2, r1
		if (i < (length - 1)) {
    229c:	1e66      	subs	r6, r4, #1
    229e:	42b3      	cmp	r3, r6
    22a0:	daf3      	bge.n	228a <FLASH_0_write_page_buffer+0x24>
			data |= (buffer[i + 1] << 8);
    22a2:	18ea      	adds	r2, r5, r3
    22a4:	7852      	ldrb	r2, [r2, #1]
    22a6:	0212      	lsls	r2, r2, #8
    22a8:	430a      	orrs	r2, r1
    22aa:	e7ee      	b.n	228a <FLASH_0_write_page_buffer+0x24>
	}

	return ERR_NONE;
    22ac:	2000      	movs	r0, #0
}
    22ae:	bd70      	pop	{r4, r5, r6, pc}
		return ERR_INVALID_ARG;
    22b0:	200d      	movs	r0, #13
    22b2:	4240      	negs	r0, r0
    22b4:	e7fb      	b.n	22ae <FLASH_0_write_page_buffer+0x48>
		return ERR_INVALID_ARG;
    22b6:	200d      	movs	r0, #13
    22b8:	4240      	negs	r0, r0
    22ba:	e7f8      	b.n	22ae <FLASH_0_write_page_buffer+0x48>

000022bc <FLASH_0_write_page>:

/**
 * \brief Write (program) a page in NVM memory
 */
int32_t FLASH_0_write_page(const uint32_t dst_addr, const uint8_t *buffer, const uint16_t length)
{
    22bc:	b570      	push	{r4, r5, r6, lr}
    22be:	0004      	movs	r4, r0
    22c0:	0015      	movs	r5, r2
	int32_t rc = ERR_NONE;

	rc = FLASH_0_write_page_buffer(dst_addr, buffer, length);
    22c2:	f242 2367 	movw	r3, #8807	; 0x2267
    22c6:	f2c0 0300 	movt	r3, #0
    22ca:	4798      	blx	r3
	if (rc != ERR_NONE) {
    22cc:	b978      	cbnz	r0, 22ee <FLASH_0_write_page+0x32>
	tmp = ((Nvmctrl *)hw)->CTRLC.reg;
    22ce:	f244 0300 	movw	r3, #16384	; 0x4000
    22d2:	f2c4 1300 	movt	r3, #16640	; 0x4100
    22d6:	7a1b      	ldrb	r3, [r3, #8]
		return rc;
	} else {
		/* Execute NVM write page command */
		if ((hri_nvmctrl_get_CTRLC_MANW_bit(NVMCTRL) == 1) || (length < NVMCTRL_PAGE_SIZE)) {
    22d8:	07db      	lsls	r3, r3, #31
    22da:	d401      	bmi.n	22e0 <FLASH_0_write_page+0x24>
    22dc:	2d3f      	cmp	r5, #63	; 0x3f
    22de:	d806      	bhi.n	22ee <FLASH_0_write_page+0x32>
			rc = FLASH_0_exec_cmd(NVM_CMD_WRITE_PAGE, dst_addr);
    22e0:	0021      	movs	r1, r4
    22e2:	2004      	movs	r0, #4
    22e4:	f242 13e9 	movw	r3, #8681	; 0x21e9
    22e8:	f2c0 0300 	movt	r3, #0
    22ec:	4798      	blx	r3
		}
	}

	return rc;
}
    22ee:	bd70      	pop	{r4, r5, r6, pc}

000022f0 <FLASH_0_read>:

/**
 * \brief Read a number of bytes from a page in the NVM memory
 */
int32_t FLASH_0_read(uint32_t src_addr, uint8_t *buffer, uint32_t length)
{
    22f0:	b530      	push	{r4, r5, lr}
	uint32_t nvm_addr = src_addr / 2;
    22f2:	0844      	lsrs	r4, r0, #1
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY_Msk) >> NVMCTRL_STATUS_READY_Pos;
    22f4:	f244 0300 	movw	r3, #16384	; 0x4000
    22f8:	f2c4 1300 	movt	r3, #16640	; 0x4100
    22fc:	8b1b      	ldrh	r3, [r3, #24]
	uint32_t i;
	uint16_t data;

	/* Wait until this module isn't busy */
	while (!hri_nvmctrl_get_STATUS_READY_bit(NVMCTRL)) {
    22fe:	075b      	lsls	r3, r3, #29
    2300:	d5f8      	bpl.n	22f4 <FLASH_0_read+0x4>
	}

	/* Check whether byte address is word-aligned*/
	if (src_addr % 2) {
    2302:	07c3      	lsls	r3, r0, #31
    2304:	d507      	bpl.n	2316 <FLASH_0_read+0x26>
		data      = NVM_MEMORY[nvm_addr++];
    2306:	3401      	adds	r4, #1
    2308:	2301      	movs	r3, #1
    230a:	4398      	bics	r0, r3
    230c:	8803      	ldrh	r3, [r0, #0]
		buffer[0] = data >> 8;
    230e:	0a1b      	lsrs	r3, r3, #8
    2310:	700b      	strb	r3, [r1, #0]
		i         = 1;
    2312:	2301      	movs	r3, #1
    2314:	e003      	b.n	231e <FLASH_0_read+0x2e>
	} else {
		i = 0;
    2316:	2300      	movs	r3, #0
    2318:	e001      	b.n	231e <FLASH_0_read+0x2e>
		data      = NVM_MEMORY[nvm_addr++];
		buffer[i] = (data & 0xFF);
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
		i += 2;
    231a:	3302      	adds	r3, #2
		data      = NVM_MEMORY[nvm_addr++];
    231c:	002c      	movs	r4, r5
	while (i < length) {
    231e:	4293      	cmp	r3, r2
    2320:	d20b      	bcs.n	233a <FLASH_0_read+0x4a>
		data      = NVM_MEMORY[nvm_addr++];
    2322:	1c65      	adds	r5, r4, #1
    2324:	0064      	lsls	r4, r4, #1
    2326:	8820      	ldrh	r0, [r4, #0]
    2328:	b280      	uxth	r0, r0
		buffer[i] = (data & 0xFF);
    232a:	54c8      	strb	r0, [r1, r3]
		if (i < (length - 1)) {
    232c:	1e54      	subs	r4, r2, #1
    232e:	42a3      	cmp	r3, r4
    2330:	d2f3      	bcs.n	231a <FLASH_0_read+0x2a>
			buffer[i + 1] = (data >> 8);
    2332:	1c5c      	adds	r4, r3, #1
    2334:	0a00      	lsrs	r0, r0, #8
    2336:	5508      	strb	r0, [r1, r4]
    2338:	e7ef      	b.n	231a <FLASH_0_read+0x2a>
	}

	return ERR_NONE;
}
    233a:	2000      	movs	r0, #0
    233c:	bd30      	pop	{r4, r5, pc}

0000233e <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    233e:	f241 4300 	movw	r3, #5120	; 0x1400
    2342:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2346:	69da      	ldr	r2, [r3, #28]
	tmp = (tmp & OSC32KCTRL_OSCULP32K_CALIB_Msk) >> OSC32KCTRL_OSCULP32K_CALIB_Pos;
    2348:	0a12      	lsrs	r2, r2, #8
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    234a:	0212      	lsls	r2, r2, #8
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
    234c:	f641 7100 	movw	r1, #7936	; 0x1f00
    2350:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2352:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2354:	2200      	movs	r2, #0
    2356:	741a      	strb	r2, [r3, #16]
#endif
#endif

	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
    2358:	4770      	bx	lr

0000235a <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC16MCTRL_reg(const void *const hw, hri_oscctrl_osc16mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC16MCTRL.reg = data;
    235a:	f241 0300 	movw	r3, #4096	; 0x1000
    235e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2362:	220e      	movs	r2, #14
    2364:	761a      	strb	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC16MRDY_Msk) >> OSCCTRL_STATUS_OSC16MRDY_Pos;
    2366:	f241 0300 	movw	r3, #4096	; 0x1000
    236a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    236e:	691b      	ldr	r3, [r3, #16]
#endif
#endif

#if CONF_OSC16M_CONFIG == 1
#if CONF_OSC16M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC16MRDY_bit(hw))
    2370:	06db      	lsls	r3, r3, #27
    2372:	d5f8      	bpl.n	2366 <_oscctrl_init_sources+0xc>
	((Oscctrl *)hw)->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND_Msk;
    2374:	f241 0200 	movw	r2, #4096	; 0x1000
    2378:	f2c4 0200 	movt	r2, #16384	; 0x4000
    237c:	7e13      	ldrb	r3, [r2, #24]
    237e:	2180      	movs	r1, #128	; 0x80
    2380:	4249      	negs	r1, r1
    2382:	430b      	orrs	r3, r1
    2384:	b2db      	uxtb	r3, r3
    2386:	7613      	strb	r3, [r2, #24]
#if CONF_OSC16M_ONDEMAND == 1
	hri_oscctrl_set_OSC16MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
    2388:	4770      	bx	lr

0000238a <_oscctrl_init_referenced_generators>:
#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
		;
#endif
	(void)hw, (void)tmp;
}
    238a:	4770      	bx	lr

0000238c <_set_performance_level>:
}

static inline hri_pm_plcfg_reg_t hri_pm_get_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Pm *)hw)->PLCFG.reg;
    238c:	f240 4300 	movw	r3, #1024	; 0x400
    2390:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2394:	789b      	ldrb	r3, [r3, #2]
	tmp = (tmp & PM_PLCFG_PLSEL(mask)) >> PM_PLCFG_PLSEL_Pos;
    2396:	2203      	movs	r2, #3
    2398:	4013      	ands	r3, r2
/**
 * \brief Set performance level
 */
void _set_performance_level(const uint8_t level)
{
	if (hri_pm_get_PLCFG_PLSEL_bf(PM, PM_PLCFG_PLSEL_Msk) != level) {
    239a:	4298      	cmp	r0, r3
    239c:	d012      	beq.n	23c4 <_set_performance_level+0x38>
	((Pm *)hw)->INTFLAG.reg = mask;
    239e:	f240 4300 	movw	r3, #1024	; 0x400
    23a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23a6:	32fc      	adds	r2, #252	; 0xfc
    23a8:	719a      	strb	r2, [r3, #6]

static inline void hri_pm_write_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->PLCFG.reg;
    23aa:	789a      	ldrb	r2, [r3, #2]
	tmp &= ~PM_PLCFG_PLSEL_Msk;
    23ac:	2103      	movs	r1, #3
    23ae:	438a      	bics	r2, r1
	tmp |= PM_PLCFG_PLSEL(data);
    23b0:	4008      	ands	r0, r1
    23b2:	4310      	orrs	r0, r2
	((Pm *)hw)->PLCFG.reg = tmp;
    23b4:	7098      	strb	r0, [r3, #2]
	return ((Pm *)hw)->INTFLAG.reg;
    23b6:	f240 4300 	movw	r3, #1024	; 0x400
    23ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
    23be:	799b      	ldrb	r3, [r3, #6]
		hri_pm_clear_INTFLAG_reg(PM, 0xFF);
		hri_pm_write_PLCFG_PLSEL_bf(PM, level);
		while (!hri_pm_read_INTFLAG_reg(PM))
    23c0:	2b00      	cmp	r3, #0
    23c2:	d0f8      	beq.n	23b6 <_set_performance_level+0x2a>
			;
	}
}
    23c4:	4770      	bx	lr

000023c6 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    23c6:	b530      	push	{r4, r5, lr}
    23c8:	b085      	sub	sp, #20
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    23ca:	aa01      	add	r2, sp, #4
    23cc:	f247 03ec 	movw	r3, #28908	; 0x70ec
    23d0:	f2c0 0300 	movt	r3, #0
    23d4:	cb32      	ldmia	r3!, {r1, r4, r5}
    23d6:	c232      	stmia	r2!, {r1, r4, r5}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    23d8:	2300      	movs	r3, #0
    23da:	2b02      	cmp	r3, #2
    23dc:	d808      	bhi.n	23f0 <_sercom_get_hardware_index+0x2a>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    23de:	009a      	lsls	r2, r3, #2
    23e0:	a901      	add	r1, sp, #4
    23e2:	5852      	ldr	r2, [r2, r1]
    23e4:	4282      	cmp	r2, r0
    23e6:	d001      	beq.n	23ec <_sercom_get_hardware_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    23e8:	3301      	adds	r3, #1
    23ea:	e7f6      	b.n	23da <_sercom_get_hardware_index+0x14>
			return i;
    23ec:	b2d8      	uxtb	r0, r3
    23ee:	e000      	b.n	23f2 <_sercom_get_hardware_index+0x2c>
		}
	}
	return 0;
    23f0:	2000      	movs	r0, #0
}
    23f2:	b005      	add	sp, #20
    23f4:	bd30      	pop	{r4, r5, pc}

000023f6 <_get_i2cm_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static int8_t _get_i2cm_index(const void *const hw)
{
    23f6:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    23f8:	f242 33c7 	movw	r3, #9159	; 0x23c7
    23fc:	f2c0 0300 	movt	r3, #0
    2400:	4798      	blx	r3
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    2402:	2300      	movs	r3, #0
    2404:	b173      	cbz	r3, 2424 <_get_i2cm_index+0x2e>
		if (_i2cms[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
    2406:	f247 114c 	movw	r1, #29004	; 0x714c
    240a:	f2c0 0100 	movt	r1, #0
    240e:	f240 32ce 	movw	r2, #974	; 0x3ce
    2412:	2000      	movs	r0, #0
    2414:	f242 0389 	movw	r3, #8329	; 0x2089
    2418:	f2c0 0300 	movt	r3, #0
    241c:	4798      	blx	r3
	return -1;
    241e:	2001      	movs	r0, #1
    2420:	4240      	negs	r0, r0
}
    2422:	bd10      	pop	{r4, pc}
		if (_i2cms[i].number == sercom_offset) {
    2424:	0059      	lsls	r1, r3, #1
    2426:	18c9      	adds	r1, r1, r3
    2428:	00ca      	lsls	r2, r1, #3
    242a:	f247 01ec 	movw	r1, #28908	; 0x70ec
    242e:	f2c0 0100 	movt	r1, #0
    2432:	468c      	mov	ip, r1
    2434:	4462      	add	r2, ip
    2436:	2124      	movs	r1, #36	; 0x24
    2438:	5c52      	ldrb	r2, [r2, r1]
    243a:	4290      	cmp	r0, r2
    243c:	d002      	beq.n	2444 <_get_i2cm_index+0x4e>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    243e:	3301      	adds	r3, #1
    2440:	b2db      	uxtb	r3, r3
    2442:	e7df      	b.n	2404 <_get_i2cm_index+0xe>
			return i;
    2444:	b258      	sxtb	r0, r3
    2446:	e7ec      	b.n	2422 <_get_i2cm_index+0x2c>

00002448 <_i2c_m_sync_init_impl>:
	}
	return ERR_NONE;
}

static int32_t _i2c_m_sync_init_impl(struct _i2c_m_service *const service, void *const hw)
{
    2448:	b570      	push	{r4, r5, r6, lr}
    244a:	0005      	movs	r5, r0
    244c:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    244e:	0008      	movs	r0, r1
    2450:	f242 33f7 	movw	r3, #9207	; 0x23f7
    2454:	f2c0 0300 	movt	r3, #0
    2458:	4798      	blx	r3
    245a:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    245c:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    245e:	07db      	lsls	r3, r3, #31
    2460:	d421      	bmi.n	24a6 <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    2462:	0042      	lsls	r2, r0, #1
    2464:	1812      	adds	r2, r2, r0
    2466:	00d3      	lsls	r3, r2, #3
    2468:	f247 02ec 	movw	r2, #28908	; 0x70ec
    246c:	f2c0 0200 	movt	r2, #0
    2470:	4694      	mov	ip, r2
    2472:	4463      	add	r3, ip
    2474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2476:	231c      	movs	r3, #28
    2478:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    247a:	69e3      	ldr	r3, [r4, #28]
    247c:	079b      	lsls	r3, r3, #30
    247e:	d1fc      	bne.n	247a <_i2c_m_sync_init_impl+0x32>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    2480:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    2482:	079b      	lsls	r3, r3, #30
    2484:	d509      	bpl.n	249a <_i2c_m_sync_init_impl+0x52>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    2486:	6823      	ldr	r3, [r4, #0]
    2488:	2102      	movs	r1, #2
    248a:	438b      	bics	r3, r1
    248c:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    248e:	69e3      	ldr	r3, [r4, #28]
    2490:	079b      	lsls	r3, r3, #30
    2492:	d1fc      	bne.n	248e <_i2c_m_sync_init_impl+0x46>
    2494:	69e3      	ldr	r3, [r4, #28]
    2496:	079b      	lsls	r3, r3, #30
    2498:	d4fc      	bmi.n	2494 <_i2c_m_sync_init_impl+0x4c>
			hri_sercomi2cm_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_ENABLE);
		}
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    249a:	2301      	movs	r3, #1
    249c:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    249e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    24a0:	69e3      	ldr	r3, [r4, #28]
    24a2:	079b      	lsls	r3, r3, #30
    24a4:	d1fc      	bne.n	24a0 <_i2c_m_sync_init_impl+0x58>
    24a6:	69e3      	ldr	r3, [r4, #28]
    24a8:	07db      	lsls	r3, r3, #31
    24aa:	d4fc      	bmi.n	24a6 <_i2c_m_sync_init_impl+0x5e>
	}
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SWRST);

	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    24ac:	0042      	lsls	r2, r0, #1
    24ae:	1812      	adds	r2, r2, r0
    24b0:	00d3      	lsls	r3, r2, #3
    24b2:	f247 02ec 	movw	r2, #28908	; 0x70ec
    24b6:	f2c0 0200 	movt	r2, #0
    24ba:	4694      	mov	ip, r2
    24bc:	4463      	add	r3, ip
    24be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    24c0:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    24c2:	69e3      	ldr	r3, [r4, #28]
    24c4:	079b      	lsls	r3, r3, #30
    24c6:	d1fc      	bne.n	24c2 <_i2c_m_sync_init_impl+0x7a>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    24c8:	0042      	lsls	r2, r0, #1
    24ca:	1812      	adds	r2, r2, r0
    24cc:	00d3      	lsls	r3, r2, #3
    24ce:	f247 02ec 	movw	r2, #28908	; 0x70ec
    24d2:	f2c0 0200 	movt	r2, #0
    24d6:	4694      	mov	ip, r2
    24d8:	4463      	add	r3, ip
    24da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    24dc:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    24de:	69e3      	ldr	r3, [r4, #28]
    24e0:	075b      	lsls	r3, r3, #29
    24e2:	d4fc      	bmi.n	24de <_i2c_m_sync_init_impl+0x96>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    24e4:	0042      	lsls	r2, r0, #1
    24e6:	1812      	adds	r2, r2, r0
    24e8:	00d3      	lsls	r3, r2, #3
    24ea:	f247 02ec 	movw	r2, #28908	; 0x70ec
    24ee:	f2c0 0200 	movt	r2, #0
    24f2:	4694      	mov	ip, r2
    24f4:	4463      	add	r3, ip
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    24f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    24f8:	60e2      	str	r2, [r4, #12]

	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    24fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    24fc:	0e12      	lsrs	r2, r2, #24
    24fe:	2303      	movs	r3, #3
    2500:	401a      	ands	r2, r3
    2502:	81aa      	strh	r2, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    2504:	3b02      	subs	r3, #2
    2506:	4293      	cmp	r3, r2
    2508:	419b      	sbcs	r3, r3
    250a:	425b      	negs	r3, r3

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    250c:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    250e:	490a      	ldr	r1, [pc, #40]	; (2538 <_i2c_m_sync_init_impl+0xf0>)
    2510:	400a      	ands	r2, r1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    2512:	039b      	lsls	r3, r3, #14
    2514:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    2516:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2518:	69e3      	ldr	r3, [r4, #28]
    251a:	075b      	lsls	r3, r3, #29
    251c:	d4fc      	bmi.n	2518 <_i2c_m_sync_init_impl+0xd0>

	service->trise = _i2cms[i].trise;
    251e:	0043      	lsls	r3, r0, #1
    2520:	1818      	adds	r0, r3, r0
    2522:	00c3      	lsls	r3, r0, #3
    2524:	f247 02ec 	movw	r2, #28908	; 0x70ec
    2528:	f2c0 0200 	movt	r2, #0
    252c:	4694      	mov	ip, r2
    252e:	4463      	add	r3, ip
    2530:	8edb      	ldrh	r3, [r3, #54]	; 0x36
    2532:	81eb      	strh	r3, [r5, #14]

	return ERR_NONE;
}
    2534:	2000      	movs	r0, #0
    2536:	bd70      	pop	{r4, r5, r6, pc}
    2538:	ffffbfff 	.word	0xffffbfff

0000253c <_sercom_i2c_sync_send_address>:
{
    253c:	b570      	push	{r4, r5, r6, lr}
    253e:	0005      	movs	r5, r0
	void *             hw    = i2c_dev->hw;
    2540:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    2542:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    2544:	0edb      	lsrs	r3, r3, #27
    2546:	2601      	movs	r6, #1
    2548:	401e      	ands	r6, r3
	ASSERT(i2c_dev);
    254a:	f247 114c 	movw	r1, #29004	; 0x714c
    254e:	f2c0 0100 	movt	r1, #0
    2552:	1e43      	subs	r3, r0, #1
    2554:	4198      	sbcs	r0, r3
    2556:	b2c0      	uxtb	r0, r0
    2558:	f240 52cd 	movw	r2, #1485	; 0x5cd
    255c:	f242 0389 	movw	r3, #8329	; 0x2089
    2560:	f2c0 0300 	movt	r3, #0
    2564:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    2566:	686b      	ldr	r3, [r5, #4]
    2568:	2b01      	cmp	r3, #1
    256a:	d050      	beq.n	260e <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    256c:	6863      	ldr	r3, [r4, #4]
    256e:	4a8b      	ldr	r2, [pc, #556]	; (279c <_sercom_i2c_sync_send_address+0x260>)
    2570:	4013      	ands	r3, r2
    2572:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2574:	69e3      	ldr	r3, [r4, #28]
    2576:	075b      	lsls	r3, r3, #29
    2578:	d4fc      	bmi.n	2574 <_sercom_i2c_sync_send_address+0x38>
	if (msg->addr & I2C_M_TEN) {
    257a:	882b      	ldrh	r3, [r5, #0]
    257c:	055a      	lsls	r2, r3, #21
    257e:	d551      	bpl.n	2624 <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    2580:	886a      	ldrh	r2, [r5, #2]
    2582:	07d2      	lsls	r2, r2, #31
    2584:	d505      	bpl.n	2592 <_sercom_i2c_sync_send_address+0x56>
			msg->flags |= I2C_M_TEN;
    2586:	886a      	ldrh	r2, [r5, #2]
    2588:	f240 4100 	movw	r1, #1024	; 0x400
    258c:	430a      	orrs	r2, r1
    258e:	b292      	uxth	r2, r2
    2590:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
    2592:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2594:	f240 72fe 	movw	r2, #2046	; 0x7fe
    2598:	401a      	ands	r2, r3
    259a:	69e3      	ldr	r3, [r4, #28]
    259c:	075b      	lsls	r3, r3, #29
    259e:	d4fc      	bmi.n	259a <_sercom_i2c_sync_send_address+0x5e>
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    25a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
    25a2:	f244 0300 	movw	r3, #16384	; 0x4000
    25a6:	400b      	ands	r3, r1
    25a8:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    25aa:	f248 0200 	movw	r2, #32768	; 0x8000
    25ae:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    25b0:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    25b2:	69e3      	ldr	r3, [r4, #28]
    25b4:	075b      	lsls	r3, r3, #29
    25b6:	d4fc      	bmi.n	25b2 <_sercom_i2c_sync_send_address+0x76>
	void *   hw      = i2c_dev->hw;
    25b8:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    25ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    25be:	7e33      	ldrb	r3, [r6, #24]
    25c0:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    25c2:	0018      	movs	r0, r3
		if (timeout-- == 0) {
    25c4:	1e51      	subs	r1, r2, #1
    25c6:	b112      	cbz	r2, 25ce <_sercom_i2c_sync_send_address+0x92>
    25c8:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    25ca:	079b      	lsls	r3, r3, #30
    25cc:	d0f7      	beq.n	25be <_sercom_i2c_sync_send_address+0x82>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    25ce:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    25d0:	0edb      	lsrs	r3, r3, #27
    25d2:	2201      	movs	r2, #1
    25d4:	401a      	ands	r2, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    25d6:	69e3      	ldr	r3, [r4, #28]
    25d8:	075b      	lsls	r3, r3, #29
    25da:	d4fc      	bmi.n	25d6 <_sercom_i2c_sync_send_address+0x9a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    25dc:	8b63      	ldrh	r3, [r4, #26]
    25de:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    25e0:	07c1      	lsls	r1, r0, #31
    25e2:	d400      	bmi.n	25e6 <_sercom_i2c_sync_send_address+0xaa>
    25e4:	e090      	b.n	2708 <_sercom_i2c_sync_send_address+0x1cc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    25e6:	079a      	lsls	r2, r3, #30
    25e8:	d530      	bpl.n	264c <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    25ea:	2201      	movs	r2, #1
    25ec:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    25ee:	886a      	ldrh	r2, [r5, #2]
    25f0:	f241 0100 	movw	r1, #4096	; 0x1000
    25f4:	430a      	orrs	r2, r1
    25f6:	b292      	uxth	r2, r2
    25f8:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    25fa:	886a      	ldrh	r2, [r5, #2]
    25fc:	4968      	ldr	r1, [pc, #416]	; (27a0 <_sercom_i2c_sync_send_address+0x264>)
    25fe:	400a      	ands	r2, r1
    2600:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    2602:	07db      	lsls	r3, r3, #31
    2604:	d400      	bmi.n	2608 <_sercom_i2c_sync_send_address+0xcc>
    2606:	e0c3      	b.n	2790 <_sercom_i2c_sync_send_address+0x254>
				return I2C_ERR_BUS;
    2608:	2005      	movs	r0, #5
    260a:	4240      	negs	r0, r0
    260c:	e09f      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
	if (msg->len == 1 && sclsm) {
    260e:	2e00      	cmp	r6, #0
    2610:	d0ac      	beq.n	256c <_sercom_i2c_sync_send_address+0x30>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    2612:	6862      	ldr	r2, [r4, #4]
    2614:	2380      	movs	r3, #128	; 0x80
    2616:	02db      	lsls	r3, r3, #11
    2618:	4313      	orrs	r3, r2
    261a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    261c:	69e3      	ldr	r3, [r4, #28]
    261e:	075b      	lsls	r3, r3, #29
    2620:	d4fc      	bmi.n	261c <_sercom_i2c_sync_send_address+0xe0>
    2622:	e7aa      	b.n	257a <_sercom_i2c_sync_send_address+0x3e>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    2624:	005b      	lsls	r3, r3, #1
    2626:	22ff      	movs	r2, #255	; 0xff
    2628:	4013      	ands	r3, r2
    262a:	886a      	ldrh	r2, [r5, #2]
    262c:	2101      	movs	r1, #1
    262e:	400a      	ands	r2, r1
    2630:	431a      	orrs	r2, r3
    2632:	69e3      	ldr	r3, [r4, #28]
    2634:	075b      	lsls	r3, r3, #29
    2636:	d4fc      	bmi.n	2632 <_sercom_i2c_sync_send_address+0xf6>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    2638:	6a61      	ldr	r1, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    263a:	f244 0300 	movw	r3, #16384	; 0x4000
    263e:	400b      	ands	r3, r1
		hri_sercomi2cm_write_ADDR_reg(hw,
    2640:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    2642:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2644:	69e3      	ldr	r3, [r4, #28]
    2646:	075b      	lsls	r3, r3, #29
    2648:	d4fc      	bmi.n	2644 <_sercom_i2c_sync_send_address+0x108>
    264a:	e7b5      	b.n	25b8 <_sercom_i2c_sync_send_address+0x7c>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    264c:	075b      	lsls	r3, r3, #29
    264e:	d41b      	bmi.n	2688 <_sercom_i2c_sync_send_address+0x14c>
			if (msg->flags & I2C_M_TEN) {
    2650:	886b      	ldrh	r3, [r5, #2]
    2652:	055b      	lsls	r3, r3, #21
    2654:	d535      	bpl.n	26c2 <_sercom_i2c_sync_send_address+0x186>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    2656:	882a      	ldrh	r2, [r5, #0]
    2658:	1212      	asrs	r2, r2, #8
    265a:	0052      	lsls	r2, r2, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    265c:	2306      	movs	r3, #6
    265e:	401a      	ands	r2, r3
    2660:	69e3      	ldr	r3, [r4, #28]
    2662:	075b      	lsls	r3, r3, #29
    2664:	d4fc      	bmi.n	2660 <_sercom_i2c_sync_send_address+0x124>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    2666:	6a61      	ldr	r1, [r4, #36]	; 0x24
    2668:	f244 0300 	movw	r3, #16384	; 0x4000
    266c:	400b      	ands	r3, r1
    266e:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    2670:	22f1      	movs	r2, #241	; 0xf1
    2672:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    2674:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2676:	69e3      	ldr	r3, [r4, #28]
    2678:	075b      	lsls	r3, r3, #29
    267a:	d4fc      	bmi.n	2676 <_sercom_i2c_sync_send_address+0x13a>
				msg->flags &= ~I2C_M_TEN;
    267c:	886b      	ldrh	r3, [r5, #2]
    267e:	4a49      	ldr	r2, [pc, #292]	; (27a4 <_sercom_i2c_sync_send_address+0x268>)
    2680:	4013      	ands	r3, r2
    2682:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    2684:	2000      	movs	r0, #0
    2686:	e062      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
				if (msg->len > 0) {
    2688:	686b      	ldr	r3, [r5, #4]
    268a:	2b00      	cmp	r3, #0
    268c:	dd05      	ble.n	269a <_sercom_i2c_sync_send_address+0x15e>
					msg->flags |= I2C_M_FAIL;
    268e:	886b      	ldrh	r3, [r5, #2]
    2690:	f241 0200 	movw	r2, #4096	; 0x1000
    2694:	4313      	orrs	r3, r2
    2696:	b29b      	uxth	r3, r3
    2698:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    269a:	886b      	ldrh	r3, [r5, #2]
    269c:	b21b      	sxth	r3, r3
    269e:	2b00      	cmp	r3, #0
    26a0:	db06      	blt.n	26b0 <_sercom_i2c_sync_send_address+0x174>
				msg->flags &= ~I2C_M_BUSY;
    26a2:	886b      	ldrh	r3, [r5, #2]
    26a4:	4a3e      	ldr	r2, [pc, #248]	; (27a0 <_sercom_i2c_sync_send_address+0x264>)
    26a6:	4013      	ands	r3, r2
    26a8:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    26aa:	2002      	movs	r0, #2
    26ac:	4240      	negs	r0, r0
    26ae:	e04e      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    26b0:	6862      	ldr	r2, [r4, #4]
    26b2:	23c0      	movs	r3, #192	; 0xc0
    26b4:	029b      	lsls	r3, r3, #10
    26b6:	4313      	orrs	r3, r2
    26b8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    26ba:	69e3      	ldr	r3, [r4, #28]
    26bc:	075b      	lsls	r3, r3, #29
    26be:	d4fc      	bmi.n	26ba <_sercom_i2c_sync_send_address+0x17e>
    26c0:	e7ef      	b.n	26a2 <_sercom_i2c_sync_send_address+0x166>
			if (msg->len == 0) {
    26c2:	6868      	ldr	r0, [r5, #4]
    26c4:	b988      	cbnz	r0, 26ea <_sercom_i2c_sync_send_address+0x1ae>
				if (msg->flags & I2C_M_STOP) {
    26c6:	886b      	ldrh	r3, [r5, #2]
    26c8:	b21b      	sxth	r3, r3
    26ca:	2b00      	cmp	r3, #0
    26cc:	db04      	blt.n	26d8 <_sercom_i2c_sync_send_address+0x19c>
				msg->flags &= ~I2C_M_BUSY;
    26ce:	886b      	ldrh	r3, [r5, #2]
    26d0:	4a33      	ldr	r2, [pc, #204]	; (27a0 <_sercom_i2c_sync_send_address+0x264>)
    26d2:	4013      	ands	r3, r2
    26d4:	806b      	strh	r3, [r5, #2]
    26d6:	e03a      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    26d8:	6862      	ldr	r2, [r4, #4]
    26da:	23c0      	movs	r3, #192	; 0xc0
    26dc:	029b      	lsls	r3, r3, #10
    26de:	4313      	orrs	r3, r2
    26e0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    26e2:	69e3      	ldr	r3, [r4, #28]
    26e4:	075b      	lsls	r3, r3, #29
    26e6:	d4fc      	bmi.n	26e2 <_sercom_i2c_sync_send_address+0x1a6>
    26e8:	e7f1      	b.n	26ce <_sercom_i2c_sync_send_address+0x192>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    26ea:	68ab      	ldr	r3, [r5, #8]
    26ec:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    26ee:	2328      	movs	r3, #40	; 0x28
    26f0:	54e2      	strb	r2, [r4, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    26f2:	69e3      	ldr	r3, [r4, #28]
    26f4:	075b      	lsls	r3, r3, #29
    26f6:	d4fc      	bmi.n	26f2 <_sercom_i2c_sync_send_address+0x1b6>
				msg->buffer++;
    26f8:	68ab      	ldr	r3, [r5, #8]
    26fa:	3301      	adds	r3, #1
    26fc:	60ab      	str	r3, [r5, #8]
				msg->len--;
    26fe:	686b      	ldr	r3, [r5, #4]
    2700:	3b01      	subs	r3, #1
    2702:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    2704:	2000      	movs	r0, #0
    2706:	e022      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
	} else if (flags & SB_FLAG) {
    2708:	0781      	lsls	r1, r0, #30
    270a:	d544      	bpl.n	2796 <_sercom_i2c_sync_send_address+0x25a>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    270c:	6869      	ldr	r1, [r5, #4]
    270e:	2900      	cmp	r1, #0
    2710:	d039      	beq.n	2786 <_sercom_i2c_sync_send_address+0x24a>
    2712:	075b      	lsls	r3, r3, #29
    2714:	d437      	bmi.n	2786 <_sercom_i2c_sync_send_address+0x24a>
			msg->len--;
    2716:	3901      	subs	r1, #1
    2718:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    271a:	b901      	cbnz	r1, 271e <_sercom_i2c_sync_send_address+0x1e2>
    271c:	b1d2      	cbz	r2, 2754 <_sercom_i2c_sync_send_address+0x218>
    271e:	2901      	cmp	r1, #1
    2720:	d016      	beq.n	2750 <_sercom_i2c_sync_send_address+0x214>
			if (msg->len == 0) {
    2722:	686b      	ldr	r3, [r5, #4]
    2724:	b93b      	cbnz	r3, 2736 <_sercom_i2c_sync_send_address+0x1fa>
				if (msg->flags & I2C_M_STOP) {
    2726:	886b      	ldrh	r3, [r5, #2]
    2728:	b21b      	sxth	r3, r3
    272a:	2b00      	cmp	r3, #0
    272c:	db1b      	blt.n	2766 <_sercom_i2c_sync_send_address+0x22a>
				msg->flags &= ~I2C_M_BUSY;
    272e:	886b      	ldrh	r3, [r5, #2]
    2730:	4a1b      	ldr	r2, [pc, #108]	; (27a0 <_sercom_i2c_sync_send_address+0x264>)
    2732:	4013      	ands	r3, r2
    2734:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    2736:	68aa      	ldr	r2, [r5, #8]
    2738:	1c53      	adds	r3, r2, #1
    273a:	60ab      	str	r3, [r5, #8]
    273c:	69e3      	ldr	r3, [r4, #28]
    273e:	075b      	lsls	r3, r3, #29
    2740:	d4fc      	bmi.n	273c <_sercom_i2c_sync_send_address+0x200>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    2742:	2328      	movs	r3, #40	; 0x28
    2744:	5ce3      	ldrb	r3, [r4, r3]
    2746:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    2748:	2302      	movs	r3, #2
    274a:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    274c:	2000      	movs	r0, #0
}
    274e:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    2750:	2a00      	cmp	r2, #0
    2752:	d0e6      	beq.n	2722 <_sercom_i2c_sync_send_address+0x1e6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    2754:	6862      	ldr	r2, [r4, #4]
    2756:	2380      	movs	r3, #128	; 0x80
    2758:	02db      	lsls	r3, r3, #11
    275a:	4313      	orrs	r3, r2
    275c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    275e:	69e3      	ldr	r3, [r4, #28]
    2760:	075b      	lsls	r3, r3, #29
    2762:	d4fc      	bmi.n	275e <_sercom_i2c_sync_send_address+0x222>
    2764:	e7dd      	b.n	2722 <_sercom_i2c_sync_send_address+0x1e6>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    2766:	6863      	ldr	r3, [r4, #4]
    2768:	4a0d      	ldr	r2, [pc, #52]	; (27a0 <_sercom_i2c_sync_send_address+0x264>)
    276a:	4013      	ands	r3, r2
    276c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    276e:	69e3      	ldr	r3, [r4, #28]
    2770:	075b      	lsls	r3, r3, #29
    2772:	d4fc      	bmi.n	276e <_sercom_i2c_sync_send_address+0x232>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    2774:	6862      	ldr	r2, [r4, #4]
    2776:	23c0      	movs	r3, #192	; 0xc0
    2778:	029b      	lsls	r3, r3, #10
    277a:	4313      	orrs	r3, r2
    277c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    277e:	69e3      	ldr	r3, [r4, #28]
    2780:	075b      	lsls	r3, r3, #29
    2782:	d4fc      	bmi.n	277e <_sercom_i2c_sync_send_address+0x242>
    2784:	e7d3      	b.n	272e <_sercom_i2c_sync_send_address+0x1f2>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    2786:	2302      	movs	r3, #2
    2788:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    278a:	2002      	movs	r0, #2
    278c:	4240      	negs	r0, r0
    278e:	e7de      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
			return I2C_ERR_BAD_ADDRESS;
    2790:	2004      	movs	r0, #4
    2792:	4240      	negs	r0, r0
    2794:	e7db      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
	return I2C_OK;
    2796:	2000      	movs	r0, #0
	return _sercom_i2c_sync_analyse_flags(hw, flags, msg);
    2798:	e7d9      	b.n	274e <_sercom_i2c_sync_send_address+0x212>
    279a:	46c0      	nop			; (mov r8, r8)
    279c:	fffbffff 	.word	0xfffbffff
    27a0:	fffffeff 	.word	0xfffffeff
    27a4:	fffffbff 	.word	0xfffffbff

000027a8 <_i2c_m_sync_init>:
{
    27a8:	b570      	push	{r4, r5, r6, lr}
    27aa:	0004      	movs	r4, r0
    27ac:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
    27ae:	f247 114c 	movw	r1, #29004	; 0x714c
    27b2:	f2c0 0100 	movt	r1, #0
    27b6:	1e43      	subs	r3, r0, #1
    27b8:	4198      	sbcs	r0, r3
    27ba:	b2c0      	uxtb	r0, r0
    27bc:	f240 5240 	movw	r2, #1344	; 0x540
    27c0:	f242 0389 	movw	r3, #8329	; 0x2089
    27c4:	f2c0 0300 	movt	r3, #0
    27c8:	4798      	blx	r3
	i2c_dev->hw = hw;
    27ca:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    27cc:	0029      	movs	r1, r5
    27ce:	0020      	movs	r0, r4
    27d0:	f242 4349 	movw	r3, #9289	; 0x2449
    27d4:	f2c0 0300 	movt	r3, #0
    27d8:	4798      	blx	r3
}
    27da:	bd70      	pop	{r4, r5, r6, pc}

000027dc <_i2c_m_sync_enable>:
{
    27dc:	b570      	push	{r4, r5, r6, lr}
    27de:	0004      	movs	r4, r0
	ASSERT(i2c_dev);
    27e0:	f247 164c 	movw	r6, #29004	; 0x714c
    27e4:	f2c0 0600 	movt	r6, #0
    27e8:	1e43      	subs	r3, r0, #1
    27ea:	4198      	sbcs	r0, r3
    27ec:	b2c0      	uxtb	r0, r0
    27ee:	f240 525d 	movw	r2, #1373	; 0x55d
    27f2:	0031      	movs	r1, r6
    27f4:	f242 0589 	movw	r5, #8329	; 0x2089
    27f8:	f2c0 0500 	movt	r5, #0
    27fc:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    27fe:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    2800:	0020      	movs	r0, r4
    2802:	1e43      	subs	r3, r0, #1
    2804:	4198      	sbcs	r0, r3
    2806:	b2c0      	uxtb	r0, r0
    2808:	f240 622d 	movw	r2, #1581	; 0x62d
    280c:	0031      	movs	r1, r6
    280e:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    2810:	6823      	ldr	r3, [r4, #0]
    2812:	2202      	movs	r2, #2
    2814:	4313      	orrs	r3, r2
    2816:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2818:	69e3      	ldr	r3, [r4, #28]
    281a:	079b      	lsls	r3, r3, #30
    281c:	d1fc      	bne.n	2818 <_i2c_m_sync_enable+0x3c>
    281e:	2004      	movs	r0, #4
    2820:	f64f 71ff 	movw	r1, #65535	; 0xffff
    2824:	69e3      	ldr	r3, [r4, #28]
    2826:	075b      	lsls	r3, r3, #29
    2828:	d4fc      	bmi.n	2824 <_i2c_m_sync_enable+0x48>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    282a:	8b62      	ldrh	r2, [r4, #26]
    282c:	0912      	lsrs	r2, r2, #4
    282e:	2303      	movs	r3, #3
    2830:	4013      	ands	r3, r2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    2832:	2b01      	cmp	r3, #1
    2834:	d00a      	beq.n	284c <_i2c_m_sync_enable+0x70>
		timeout--;
    2836:	3901      	subs	r1, #1
		if (timeout <= 0) {
    2838:	2900      	cmp	r1, #0
    283a:	dcf3      	bgt.n	2824 <_i2c_m_sync_enable+0x48>
			if (--timeout_attempt)
    283c:	3801      	subs	r0, #1
    283e:	b138      	cbz	r0, 2850 <_i2c_m_sync_enable+0x74>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    2840:	2310      	movs	r3, #16
    2842:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2844:	69e3      	ldr	r3, [r4, #28]
    2846:	075b      	lsls	r3, r3, #29
    2848:	d4fc      	bmi.n	2844 <_i2c_m_sync_enable+0x68>
    284a:	e7e9      	b.n	2820 <_i2c_m_sync_enable+0x44>
	return ERR_NONE;
    284c:	2000      	movs	r0, #0
}
    284e:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    2850:	2006      	movs	r0, #6
    2852:	4240      	negs	r0, r0
	return _i2c_m_enable_implementation(i2c_dev->hw);
    2854:	e7fb      	b.n	284e <_i2c_m_sync_enable+0x72>
	...

00002858 <_i2c_m_sync_transfer>:
{
    2858:	b5f0      	push	{r4, r5, r6, r7, lr}
    285a:	46c6      	mov	lr, r8
    285c:	b500      	push	{lr}
    285e:	0005      	movs	r5, r0
    2860:	000e      	movs	r6, r1
	void *   hw = i2c_dev->hw;
    2862:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    2864:	f247 184c 	movw	r8, #29004	; 0x714c
    2868:	f2c0 0800 	movt	r8, #0
    286c:	1e43      	subs	r3, r0, #1
    286e:	4198      	sbcs	r0, r3
    2870:	b2c0      	uxtb	r0, r0
    2872:	f240 52f8 	movw	r2, #1528	; 0x5f8
    2876:	4641      	mov	r1, r8
    2878:	f242 0789 	movw	r7, #8329	; 0x2089
    287c:	f2c0 0700 	movt	r7, #0
    2880:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    2882:	6928      	ldr	r0, [r5, #16]
    2884:	1e43      	subs	r3, r0, #1
    2886:	4198      	sbcs	r0, r3
    2888:	b2c0      	uxtb	r0, r0
    288a:	f240 52f9 	movw	r2, #1529	; 0x5f9
    288e:	4641      	mov	r1, r8
    2890:	47b8      	blx	r7
	ASSERT(msg);
    2892:	0030      	movs	r0, r6
    2894:	1e43      	subs	r3, r0, #1
    2896:	4198      	sbcs	r0, r3
    2898:	b2c0      	uxtb	r0, r0
    289a:	f240 52fa 	movw	r2, #1530	; 0x5fa
    289e:	4641      	mov	r1, r8
    28a0:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    28a2:	886b      	ldrh	r3, [r5, #2]
    28a4:	05db      	lsls	r3, r3, #23
    28a6:	d500      	bpl.n	28aa <_i2c_m_sync_transfer+0x52>
    28a8:	e111      	b.n	2ace <_i2c_m_sync_transfer+0x276>
	msg->flags |= I2C_M_BUSY;
    28aa:	8873      	ldrh	r3, [r6, #2]
    28ac:	f240 1200 	movw	r2, #256	; 0x100
    28b0:	4313      	orrs	r3, r2
    28b2:	b29b      	uxth	r3, r3
    28b4:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    28b6:	002b      	movs	r3, r5
    28b8:	0032      	movs	r2, r6
    28ba:	ca83      	ldmia	r2!, {r0, r1, r7}
    28bc:	c383      	stmia	r3!, {r0, r1, r7}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    28be:	6863      	ldr	r3, [r4, #4]
    28c0:	f240 1200 	movw	r2, #256	; 0x100
    28c4:	4313      	orrs	r3, r2
    28c6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    28c8:	69e3      	ldr	r3, [r4, #28]
    28ca:	075b      	lsls	r3, r3, #29
    28cc:	d4fc      	bmi.n	28c8 <_i2c_m_sync_transfer+0x70>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    28ce:	0028      	movs	r0, r5
    28d0:	f242 533d 	movw	r3, #9533	; 0x253d
    28d4:	f2c0 0300 	movt	r3, #0
    28d8:	4798      	blx	r3
	if (ret) {
    28da:	2800      	cmp	r0, #0
    28dc:	d100      	bne.n	28e0 <_i2c_m_sync_transfer+0x88>
    28de:	e09d      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    28e0:	886b      	ldrh	r3, [r5, #2]
    28e2:	4a7c      	ldr	r2, [pc, #496]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    28e4:	4013      	ands	r3, r2
    28e6:	806b      	strh	r3, [r5, #2]
}
    28e8:	bc04      	pop	{r2}
    28ea:	4690      	mov	r8, r2
    28ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return I2C_ERR_BUS;
    28ee:	2005      	movs	r0, #5
    28f0:	4240      	negs	r0, r0
    28f2:	e0a5      	b.n	2a40 <_i2c_m_sync_transfer+0x1e8>
			if (msg->flags & I2C_M_STOP) {
    28f4:	8873      	ldrh	r3, [r6, #2]
    28f6:	b21b      	sxth	r3, r3
    28f8:	2b00      	cmp	r3, #0
    28fa:	db04      	blt.n	2906 <_i2c_m_sync_transfer+0xae>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    28fc:	886b      	ldrh	r3, [r5, #2]
    28fe:	4a75      	ldr	r2, [pc, #468]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    2900:	4013      	ands	r3, r2
    2902:	806b      	strh	r3, [r5, #2]
			return ret;
    2904:	e7f0      	b.n	28e8 <_i2c_m_sync_transfer+0x90>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    2906:	6862      	ldr	r2, [r4, #4]
    2908:	23c0      	movs	r3, #192	; 0xc0
    290a:	029b      	lsls	r3, r3, #10
    290c:	4313      	orrs	r3, r2
    290e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2910:	69e3      	ldr	r3, [r4, #28]
    2912:	075b      	lsls	r3, r3, #29
    2914:	d4fc      	bmi.n	2910 <_i2c_m_sync_transfer+0xb8>
    2916:	e7f1      	b.n	28fc <_i2c_m_sync_transfer+0xa4>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    2918:	0753      	lsls	r3, r2, #29
    291a:	d41b      	bmi.n	2954 <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    291c:	886b      	ldrh	r3, [r5, #2]
    291e:	055b      	lsls	r3, r3, #21
    2920:	d535      	bpl.n	298e <_i2c_m_sync_transfer+0x136>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    2922:	882a      	ldrh	r2, [r5, #0]
    2924:	1212      	asrs	r2, r2, #8
    2926:	0052      	lsls	r2, r2, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    2928:	2306      	movs	r3, #6
    292a:	401a      	ands	r2, r3
    292c:	69e3      	ldr	r3, [r4, #28]
    292e:	075b      	lsls	r3, r3, #29
    2930:	d4fc      	bmi.n	292c <_i2c_m_sync_transfer+0xd4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    2932:	6a61      	ldr	r1, [r4, #36]	; 0x24
    2934:	f244 0300 	movw	r3, #16384	; 0x4000
    2938:	400b      	ands	r3, r1
    293a:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    293c:	22f1      	movs	r2, #241	; 0xf1
    293e:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    2940:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2942:	69e3      	ldr	r3, [r4, #28]
    2944:	075b      	lsls	r3, r3, #29
    2946:	d4fc      	bmi.n	2942 <_i2c_m_sync_transfer+0xea>
				msg->flags &= ~I2C_M_TEN;
    2948:	886b      	ldrh	r3, [r5, #2]
    294a:	4a63      	ldr	r2, [pc, #396]	; (2ad8 <_i2c_m_sync_transfer+0x280>)
    294c:	4013      	ands	r3, r2
    294e:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    2950:	2000      	movs	r0, #0
    2952:	e063      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
				if (msg->len > 0) {
    2954:	686b      	ldr	r3, [r5, #4]
    2956:	2b00      	cmp	r3, #0
    2958:	dd05      	ble.n	2966 <_i2c_m_sync_transfer+0x10e>
					msg->flags |= I2C_M_FAIL;
    295a:	886b      	ldrh	r3, [r5, #2]
    295c:	f241 0200 	movw	r2, #4096	; 0x1000
    2960:	4313      	orrs	r3, r2
    2962:	b29b      	uxth	r3, r3
    2964:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    2966:	886b      	ldrh	r3, [r5, #2]
    2968:	b21b      	sxth	r3, r3
    296a:	2b00      	cmp	r3, #0
    296c:	db06      	blt.n	297c <_i2c_m_sync_transfer+0x124>
				msg->flags &= ~I2C_M_BUSY;
    296e:	886b      	ldrh	r3, [r5, #2]
    2970:	4a58      	ldr	r2, [pc, #352]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    2972:	4013      	ands	r3, r2
    2974:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    2976:	2002      	movs	r0, #2
    2978:	4240      	negs	r0, r0
    297a:	e04f      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    297c:	6862      	ldr	r2, [r4, #4]
    297e:	23c0      	movs	r3, #192	; 0xc0
    2980:	029b      	lsls	r3, r3, #10
    2982:	4313      	orrs	r3, r2
    2984:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2986:	69e3      	ldr	r3, [r4, #28]
    2988:	075b      	lsls	r3, r3, #29
    298a:	d4fc      	bmi.n	2986 <_i2c_m_sync_transfer+0x12e>
    298c:	e7ef      	b.n	296e <_i2c_m_sync_transfer+0x116>
			if (msg->len == 0) {
    298e:	6868      	ldr	r0, [r5, #4]
    2990:	b988      	cbnz	r0, 29b6 <_i2c_m_sync_transfer+0x15e>
				if (msg->flags & I2C_M_STOP) {
    2992:	886b      	ldrh	r3, [r5, #2]
    2994:	b21b      	sxth	r3, r3
    2996:	2b00      	cmp	r3, #0
    2998:	db04      	blt.n	29a4 <_i2c_m_sync_transfer+0x14c>
				msg->flags &= ~I2C_M_BUSY;
    299a:	886b      	ldrh	r3, [r5, #2]
    299c:	4a4d      	ldr	r2, [pc, #308]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    299e:	4013      	ands	r3, r2
    29a0:	806b      	strh	r3, [r5, #2]
    29a2:	e03b      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    29a4:	6862      	ldr	r2, [r4, #4]
    29a6:	23c0      	movs	r3, #192	; 0xc0
    29a8:	029b      	lsls	r3, r3, #10
    29aa:	4313      	orrs	r3, r2
    29ac:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    29ae:	69e3      	ldr	r3, [r4, #28]
    29b0:	075b      	lsls	r3, r3, #29
    29b2:	d4fc      	bmi.n	29ae <_i2c_m_sync_transfer+0x156>
    29b4:	e7f1      	b.n	299a <_i2c_m_sync_transfer+0x142>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    29b6:	68ab      	ldr	r3, [r5, #8]
    29b8:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    29ba:	2328      	movs	r3, #40	; 0x28
    29bc:	54e2      	strb	r2, [r4, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    29be:	69e3      	ldr	r3, [r4, #28]
    29c0:	075b      	lsls	r3, r3, #29
    29c2:	d4fc      	bmi.n	29be <_i2c_m_sync_transfer+0x166>
				msg->buffer++;
    29c4:	68ab      	ldr	r3, [r5, #8]
    29c6:	3301      	adds	r3, #1
    29c8:	60ab      	str	r3, [r5, #8]
				msg->len--;
    29ca:	686b      	ldr	r3, [r5, #4]
    29cc:	3b01      	subs	r3, #1
    29ce:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    29d0:	2000      	movs	r0, #0
    29d2:	e023      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
	} else if (flags & SB_FLAG) {
    29d4:	07bb      	lsls	r3, r7, #30
    29d6:	d578      	bpl.n	2aca <_i2c_m_sync_transfer+0x272>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    29d8:	686b      	ldr	r3, [r5, #4]
    29da:	2b00      	cmp	r3, #0
    29dc:	d06d      	beq.n	2aba <_i2c_m_sync_transfer+0x262>
    29de:	0752      	lsls	r2, r2, #29
    29e0:	d46b      	bmi.n	2aba <_i2c_m_sync_transfer+0x262>
			msg->len--;
    29e2:	3b01      	subs	r3, #1
    29e4:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    29e6:	b90b      	cbnz	r3, 29ec <_i2c_m_sync_transfer+0x194>
    29e8:	2900      	cmp	r1, #0
    29ea:	d04d      	beq.n	2a88 <_i2c_m_sync_transfer+0x230>
    29ec:	2b01      	cmp	r3, #1
    29ee:	d049      	beq.n	2a84 <_i2c_m_sync_transfer+0x22c>
			if (msg->len == 0) {
    29f0:	686b      	ldr	r3, [r5, #4]
    29f2:	b93b      	cbnz	r3, 2a04 <_i2c_m_sync_transfer+0x1ac>
				if (msg->flags & I2C_M_STOP) {
    29f4:	886b      	ldrh	r3, [r5, #2]
    29f6:	b21b      	sxth	r3, r3
    29f8:	2b00      	cmp	r3, #0
    29fa:	db4e      	blt.n	2a9a <_i2c_m_sync_transfer+0x242>
				msg->flags &= ~I2C_M_BUSY;
    29fc:	886b      	ldrh	r3, [r5, #2]
    29fe:	4a35      	ldr	r2, [pc, #212]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    2a00:	4013      	ands	r3, r2
    2a02:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    2a04:	68aa      	ldr	r2, [r5, #8]
    2a06:	1c53      	adds	r3, r2, #1
    2a08:	60ab      	str	r3, [r5, #8]
    2a0a:	69e3      	ldr	r3, [r4, #28]
    2a0c:	075b      	lsls	r3, r3, #29
    2a0e:	d4fc      	bmi.n	2a0a <_i2c_m_sync_transfer+0x1b2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    2a10:	2328      	movs	r3, #40	; 0x28
    2a12:	5ce3      	ldrb	r3, [r4, r3]
    2a14:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    2a16:	2302      	movs	r3, #2
    2a18:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    2a1a:	2000      	movs	r0, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    2a1c:	886b      	ldrh	r3, [r5, #2]
    2a1e:	05db      	lsls	r3, r3, #23
    2a20:	d400      	bmi.n	2a24 <_i2c_m_sync_transfer+0x1cc>
    2a22:	e761      	b.n	28e8 <_i2c_m_sync_transfer+0x90>
	void *   hw      = i2c_dev->hw;
    2a24:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    2a26:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    2a2a:	7e03      	ldrb	r3, [r0, #24]
    2a2c:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    2a2e:	001f      	movs	r7, r3
		if (timeout-- == 0) {
    2a30:	1e51      	subs	r1, r2, #1
    2a32:	2a00      	cmp	r2, #0
    2a34:	d100      	bne.n	2a38 <_i2c_m_sync_transfer+0x1e0>
    2a36:	e75a      	b.n	28ee <_i2c_m_sync_transfer+0x96>
    2a38:	000a      	movs	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    2a3a:	079b      	lsls	r3, r3, #30
    2a3c:	d0f5      	beq.n	2a2a <_i2c_m_sync_transfer+0x1d2>
	return I2C_OK;
    2a3e:	2000      	movs	r0, #0
		if (ret) {
    2a40:	2800      	cmp	r0, #0
    2a42:	d000      	beq.n	2a46 <_i2c_m_sync_transfer+0x1ee>
    2a44:	e756      	b.n	28f4 <_i2c_m_sync_transfer+0x9c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    2a46:	6823      	ldr	r3, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    2a48:	0edb      	lsrs	r3, r3, #27
    2a4a:	2101      	movs	r1, #1
    2a4c:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2a4e:	69e3      	ldr	r3, [r4, #28]
    2a50:	075b      	lsls	r3, r3, #29
    2a52:	d4fc      	bmi.n	2a4e <_i2c_m_sync_transfer+0x1f6>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    2a54:	8b62      	ldrh	r2, [r4, #26]
    2a56:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
    2a58:	07fb      	lsls	r3, r7, #31
    2a5a:	d5bb      	bpl.n	29d4 <_i2c_m_sync_transfer+0x17c>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    2a5c:	0793      	lsls	r3, r2, #30
    2a5e:	d400      	bmi.n	2a62 <_i2c_m_sync_transfer+0x20a>
    2a60:	e75a      	b.n	2918 <_i2c_m_sync_transfer+0xc0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    2a62:	2301      	movs	r3, #1
    2a64:	7623      	strb	r3, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    2a66:	886b      	ldrh	r3, [r5, #2]
    2a68:	f241 0100 	movw	r1, #4096	; 0x1000
    2a6c:	430b      	orrs	r3, r1
    2a6e:	b29b      	uxth	r3, r3
    2a70:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    2a72:	886b      	ldrh	r3, [r5, #2]
    2a74:	4917      	ldr	r1, [pc, #92]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    2a76:	400b      	ands	r3, r1
    2a78:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    2a7a:	07d3      	lsls	r3, r2, #31
    2a7c:	d522      	bpl.n	2ac4 <_i2c_m_sync_transfer+0x26c>
				return I2C_ERR_BUS;
    2a7e:	2005      	movs	r0, #5
    2a80:	4240      	negs	r0, r0
    2a82:	e7cb      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    2a84:	2900      	cmp	r1, #0
    2a86:	d0b3      	beq.n	29f0 <_i2c_m_sync_transfer+0x198>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    2a88:	6862      	ldr	r2, [r4, #4]
    2a8a:	2380      	movs	r3, #128	; 0x80
    2a8c:	02db      	lsls	r3, r3, #11
    2a8e:	4313      	orrs	r3, r2
    2a90:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2a92:	69e3      	ldr	r3, [r4, #28]
    2a94:	075b      	lsls	r3, r3, #29
    2a96:	d4fc      	bmi.n	2a92 <_i2c_m_sync_transfer+0x23a>
    2a98:	e7aa      	b.n	29f0 <_i2c_m_sync_transfer+0x198>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    2a9a:	6863      	ldr	r3, [r4, #4]
    2a9c:	4a0d      	ldr	r2, [pc, #52]	; (2ad4 <_i2c_m_sync_transfer+0x27c>)
    2a9e:	4013      	ands	r3, r2
    2aa0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2aa2:	69e3      	ldr	r3, [r4, #28]
    2aa4:	075b      	lsls	r3, r3, #29
    2aa6:	d4fc      	bmi.n	2aa2 <_i2c_m_sync_transfer+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    2aa8:	6862      	ldr	r2, [r4, #4]
    2aaa:	23c0      	movs	r3, #192	; 0xc0
    2aac:	029b      	lsls	r3, r3, #10
    2aae:	4313      	orrs	r3, r2
    2ab0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    2ab2:	69e3      	ldr	r3, [r4, #28]
    2ab4:	075b      	lsls	r3, r3, #29
    2ab6:	d4fc      	bmi.n	2ab2 <_i2c_m_sync_transfer+0x25a>
    2ab8:	e7a0      	b.n	29fc <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    2aba:	2302      	movs	r3, #2
    2abc:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    2abe:	2002      	movs	r0, #2
    2ac0:	4240      	negs	r0, r0
    2ac2:	e7ab      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
			return I2C_ERR_BAD_ADDRESS;
    2ac4:	2004      	movs	r0, #4
    2ac6:	4240      	negs	r0, r0
    2ac8:	e7a8      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
	return I2C_OK;
    2aca:	2000      	movs	r0, #0
    2acc:	e7a6      	b.n	2a1c <_i2c_m_sync_transfer+0x1c4>
		return I2C_ERR_BUSY;
    2ace:	2006      	movs	r0, #6
    2ad0:	4240      	negs	r0, r0
    2ad2:	e709      	b.n	28e8 <_i2c_m_sync_transfer+0x90>
    2ad4:	fffffeff 	.word	0xfffffeff
    2ad8:	fffffbff 	.word	0xfffffbff

00002adc <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    2adc:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    2ade:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF_Msk) >> TC_INTFLAG_OVF_Pos;
    2ae0:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    2ae2:	07d2      	lsls	r2, r2, #31
    2ae4:	d400      	bmi.n	2ae8 <tc_interrupt_handler+0xc>
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
	}
}
    2ae6:	bd10      	pop	{r4, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF_Msk;
    2ae8:	2201      	movs	r2, #1
    2aea:	729a      	strb	r2, [r3, #10]
		device->timer_cb.period_expired(device);
    2aec:	6803      	ldr	r3, [r0, #0]
    2aee:	4798      	blx	r3
}
    2af0:	e7f9      	b.n	2ae6 <tc_interrupt_handler+0xa>

00002af2 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    2af2:	f241 0300 	movw	r3, #4096	; 0x1000
    2af6:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2afa:	4298      	cmp	r0, r3
    2afc:	d006      	beq.n	2b0c <_tc_init_irq_param+0x1a>
		_tc0_dev = (struct _timer_device *)dev;
	}
	if (hw == TC2) {
    2afe:	f641 0300 	movw	r3, #6144	; 0x1800
    2b02:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2b06:	4298      	cmp	r0, r3
    2b08:	d006      	beq.n	2b18 <_tc_init_irq_param+0x26>
		_tc2_dev = (struct _timer_device *)dev;
	}
}
    2b0a:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
    2b0c:	f240 1340 	movw	r3, #320	; 0x140
    2b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b14:	6019      	str	r1, [r3, #0]
    2b16:	e7f2      	b.n	2afe <_tc_init_irq_param+0xc>
		_tc2_dev = (struct _timer_device *)dev;
    2b18:	f240 1340 	movw	r3, #320	; 0x140
    2b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b20:	6059      	str	r1, [r3, #4]
}
    2b22:	e7f2      	b.n	2b0a <_tc_init_irq_param+0x18>

00002b24 <get_tc_index>:
{
    2b24:	b510      	push	{r4, lr}
 *
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	return (((uint32_t)hw - (uint32_t)TC0) >> 10);
    2b26:	f24f 0300 	movw	r3, #61440	; 0xf000
    2b2a:	f6cb 53ff 	movt	r3, #48639	; 0xbdff
    2b2e:	18c2      	adds	r2, r0, r3
    2b30:	0a92      	lsrs	r2, r2, #10
    2b32:	b2d2      	uxtb	r2, r2
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2b34:	2000      	movs	r0, #0
    2b36:	2801      	cmp	r0, #1
    2b38:	d80e      	bhi.n	2b58 <get_tc_index+0x34>
		if (_tcs[i].number == index) {
    2b3a:	f247 1168 	movw	r1, #29032	; 0x7168
    2b3e:	f2c0 0100 	movt	r1, #0
    2b42:	0043      	lsls	r3, r0, #1
    2b44:	181b      	adds	r3, r3, r0
    2b46:	00dc      	lsls	r4, r3, #3
    2b48:	5c63      	ldrb	r3, [r4, r1]
    2b4a:	4293      	cmp	r3, r2
    2b4c:	d002      	beq.n	2b54 <get_tc_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    2b4e:	3001      	adds	r0, #1
    2b50:	b2c0      	uxtb	r0, r0
    2b52:	e7f0      	b.n	2b36 <get_tc_index+0x12>
			return i;
    2b54:	b240      	sxtb	r0, r0
    2b56:	e00d      	b.n	2b74 <get_tc_index+0x50>
	ASSERT(false);
    2b58:	f247 1198 	movw	r1, #29080	; 0x7198
    2b5c:	f2c0 0100 	movt	r1, #0
    2b60:	f240 1246 	movw	r2, #326	; 0x146
    2b64:	2000      	movs	r0, #0
    2b66:	f242 0389 	movw	r3, #8329	; 0x2089
    2b6a:	f2c0 0300 	movt	r3, #0
    2b6e:	4798      	blx	r3
	return -1;
    2b70:	2001      	movs	r0, #1
    2b72:	4240      	negs	r0, r0
}
    2b74:	bd10      	pop	{r4, pc}

00002b76 <_timer_init>:
{
    2b76:	b570      	push	{r4, r5, r6, lr}
    2b78:	0006      	movs	r6, r0
    2b7a:	000c      	movs	r4, r1
	int8_t i = get_tc_index(hw);
    2b7c:	0008      	movs	r0, r1
    2b7e:	f642 3325 	movw	r3, #11045	; 0x2b25
    2b82:	f2c0 0300 	movt	r3, #0
    2b86:	4798      	blx	r3
    2b88:	0005      	movs	r5, r0
	device->hw = hw;
    2b8a:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    2b8c:	f247 1198 	movw	r1, #29080	; 0x7198
    2b90:	f2c0 0100 	movt	r1, #0
    2b94:	228f      	movs	r2, #143	; 0x8f
    2b96:	2001      	movs	r0, #1
    2b98:	f242 0389 	movw	r3, #8329	; 0x2089
    2b9c:	f2c0 0300 	movt	r3, #0
    2ba0:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    2ba2:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    2ba4:	07db      	lsls	r3, r3, #31
    2ba6:	d414      	bmi.n	2bd2 <_timer_init+0x5c>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2ba8:	6923      	ldr	r3, [r4, #16]
    2baa:	079b      	lsls	r3, r3, #30
    2bac:	d1fc      	bne.n	2ba8 <_timer_init+0x32>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    2bae:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    2bb0:	079b      	lsls	r3, r3, #30
    2bb2:	d509      	bpl.n	2bc8 <_timer_init+0x52>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE_Msk;
    2bb4:	6823      	ldr	r3, [r4, #0]
    2bb6:	2202      	movs	r2, #2
    2bb8:	4393      	bics	r3, r2
    2bba:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2bbc:	6923      	ldr	r3, [r4, #16]
    2bbe:	079b      	lsls	r3, r3, #30
    2bc0:	d1fc      	bne.n	2bbc <_timer_init+0x46>
    2bc2:	6923      	ldr	r3, [r4, #16]
    2bc4:	079b      	lsls	r3, r3, #30
    2bc6:	d4fc      	bmi.n	2bc2 <_timer_init+0x4c>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2bc8:	2301      	movs	r3, #1
    2bca:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2bcc:	6923      	ldr	r3, [r4, #16]
    2bce:	079b      	lsls	r3, r3, #30
    2bd0:	d1fc      	bne.n	2bcc <_timer_init+0x56>
    2bd2:	6923      	ldr	r3, [r4, #16]
    2bd4:	07db      	lsls	r3, r3, #31
    2bd6:	d4fc      	bmi.n	2bd2 <_timer_init+0x5c>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    2bd8:	006a      	lsls	r2, r5, #1
    2bda:	1952      	adds	r2, r2, r5
    2bdc:	00d3      	lsls	r3, r2, #3
    2bde:	f247 1268 	movw	r2, #29032	; 0x7168
    2be2:	f2c0 0200 	movt	r2, #0
    2be6:	4694      	mov	ip, r2
    2be8:	4463      	add	r3, ip
    2bea:	685b      	ldr	r3, [r3, #4]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    2bec:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2bee:	6923      	ldr	r3, [r4, #16]
    2bf0:	079b      	lsls	r3, r3, #30
    2bf2:	d1fc      	bne.n	2bee <_timer_init+0x78>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    2bf4:	006a      	lsls	r2, r5, #1
    2bf6:	1952      	adds	r2, r2, r5
    2bf8:	00d3      	lsls	r3, r2, #3
    2bfa:	f247 1268 	movw	r2, #29032	; 0x7168
    2bfe:	f2c0 0200 	movt	r2, #0
    2c02:	4694      	mov	ip, r2
    2c04:	4463      	add	r3, ip
    2c06:	7a9a      	ldrb	r2, [r3, #10]
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    2c08:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    2c0a:	891a      	ldrh	r2, [r3, #8]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    2c0c:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    2c0e:	2201      	movs	r2, #1
    2c10:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    2c12:	685a      	ldr	r2, [r3, #4]
    2c14:	230c      	movs	r3, #12
    2c16:	4013      	ands	r3, r2
    2c18:	2b08      	cmp	r3, #8
    2c1a:	d100      	bne.n	2c1e <_timer_init+0xa8>
    2c1c:	e089      	b.n	2d32 <_timer_init+0x1bc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    2c1e:	2b00      	cmp	r3, #0
    2c20:	d000      	beq.n	2c24 <_timer_init+0xae>
    2c22:	e0ae      	b.n	2d82 <_timer_init+0x20c>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    2c24:	006a      	lsls	r2, r5, #1
    2c26:	1952      	adds	r2, r2, r5
    2c28:	00d3      	lsls	r3, r2, #3
    2c2a:	f247 1268 	movw	r2, #29032	; 0x7168
    2c2e:	f2c0 0200 	movt	r2, #0
    2c32:	4694      	mov	ip, r2
    2c34:	4463      	add	r3, ip
    2c36:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2c38:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2c3a:	6923      	ldr	r3, [r4, #16]
    2c3c:	22c0      	movs	r2, #192	; 0xc0
    2c3e:	421a      	tst	r2, r3
    2c40:	d1fb      	bne.n	2c3a <_timer_init+0xc4>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    2c42:	006a      	lsls	r2, r5, #1
    2c44:	1952      	adds	r2, r2, r5
    2c46:	00d3      	lsls	r3, r2, #3
    2c48:	f247 1268 	movw	r2, #29032	; 0x7168
    2c4c:	f2c0 0200 	movt	r2, #0
    2c50:	4694      	mov	ip, r2
    2c52:	4463      	add	r3, ip
    2c54:	8a9b      	ldrh	r3, [r3, #20]
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    2c56:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2c58:	6923      	ldr	r3, [r4, #16]
    2c5a:	22c0      	movs	r2, #192	; 0xc0
    2c5c:	421a      	tst	r2, r3
    2c5e:	d1fb      	bne.n	2c58 <_timer_init+0xe2>
		hri_tccount16_write_PER_reg(hw, _tcs[i].per);
    2c60:	006a      	lsls	r2, r5, #1
    2c62:	1952      	adds	r2, r2, r5
    2c64:	00d3      	lsls	r3, r2, #3
    2c66:	f247 1268 	movw	r2, #29032	; 0x7168
    2c6a:	f2c0 0200 	movt	r2, #0
    2c6e:	4694      	mov	ip, r2
    2c70:	4463      	add	r3, ip
    2c72:	899b      	ldrh	r3, [r3, #12]
	((Tc *)hw)->COUNT16.PER.reg = data;
    2c74:	8363      	strh	r3, [r4, #26]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2c76:	6923      	ldr	r3, [r4, #16]
    2c78:	069b      	lsls	r3, r3, #26
    2c7a:	d4fc      	bmi.n	2c76 <_timer_init+0x100>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF_Msk;
    2c7c:	2301      	movs	r3, #1
    2c7e:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    2c80:	0031      	movs	r1, r6
    2c82:	0020      	movs	r0, r4
    2c84:	f642 23f3 	movw	r3, #10995	; 0x2af3
    2c88:	f2c0 0300 	movt	r3, #0
    2c8c:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    2c8e:	006a      	lsls	r2, r5, #1
    2c90:	1952      	adds	r2, r2, r5
    2c92:	00d3      	lsls	r3, r2, #3
    2c94:	f247 1268 	movw	r2, #29032	; 0x7168
    2c98:	f2c0 0200 	movt	r2, #0
    2c9c:	4694      	mov	ip, r2
    2c9e:	4463      	add	r3, ip
    2ca0:	785b      	ldrb	r3, [r3, #1]
    2ca2:	b25b      	sxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
    2ca4:	2b00      	cmp	r3, #0
    2ca6:	db10      	blt.n	2cca <_timer_init+0x154>
    NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2ca8:	095a      	lsrs	r2, r3, #5
    2caa:	211f      	movs	r1, #31
    2cac:	400b      	ands	r3, r1
    2cae:	2001      	movs	r0, #1
    2cb0:	4098      	lsls	r0, r3
    2cb2:	f24e 1100 	movw	r1, #57600	; 0xe100
    2cb6:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2cba:	0013      	movs	r3, r2
    2cbc:	3320      	adds	r3, #32
    2cbe:	009b      	lsls	r3, r3, #2
    2cc0:	5058      	str	r0, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
    2cc2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2cc6:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    2cca:	006a      	lsls	r2, r5, #1
    2ccc:	1952      	adds	r2, r2, r5
    2cce:	00d3      	lsls	r3, r2, #3
    2cd0:	f247 1268 	movw	r2, #29032	; 0x7168
    2cd4:	f2c0 0200 	movt	r2, #0
    2cd8:	4694      	mov	ip, r2
    2cda:	4463      	add	r3, ip
    2cdc:	785b      	ldrb	r3, [r3, #1]
    2cde:	b25b      	sxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
    2ce0:	2b00      	cmp	r3, #0
    2ce2:	db0c      	blt.n	2cfe <_timer_init+0x188>
    NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2ce4:	095a      	lsrs	r2, r3, #5
    2ce6:	211f      	movs	r1, #31
    2ce8:	400b      	ands	r3, r1
    2cea:	2001      	movs	r0, #1
    2cec:	4098      	lsls	r0, r3
    2cee:	f24e 1100 	movw	r1, #57600	; 0xe100
    2cf2:	f2ce 0100 	movt	r1, #57344	; 0xe000
    2cf6:	0013      	movs	r3, r2
    2cf8:	3360      	adds	r3, #96	; 0x60
    2cfa:	009b      	lsls	r3, r3, #2
    2cfc:	5058      	str	r0, [r3, r1]
	NVIC_EnableIRQ(_tcs[i].irq);
    2cfe:	006b      	lsls	r3, r5, #1
    2d00:	195d      	adds	r5, r3, r5
    2d02:	00eb      	lsls	r3, r5, #3
    2d04:	f247 1268 	movw	r2, #29032	; 0x7168
    2d08:	f2c0 0200 	movt	r2, #0
    2d0c:	4694      	mov	ip, r2
    2d0e:	4463      	add	r3, ip
    2d10:	785b      	ldrb	r3, [r3, #1]
    2d12:	b25b      	sxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
    2d14:	2b00      	cmp	r3, #0
    2d16:	db0a      	blt.n	2d2e <_timer_init+0x1b8>
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    2d18:	095a      	lsrs	r2, r3, #5
    2d1a:	211f      	movs	r1, #31
    2d1c:	400b      	ands	r3, r1
    2d1e:	391e      	subs	r1, #30
    2d20:	4099      	lsls	r1, r3
    2d22:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d2a:	0092      	lsls	r2, r2, #2
    2d2c:	50d1      	str	r1, [r2, r3]
}
    2d2e:	2000      	movs	r0, #0
    2d30:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    2d32:	006a      	lsls	r2, r5, #1
    2d34:	1952      	adds	r2, r2, r5
    2d36:	00d3      	lsls	r3, r2, #3
    2d38:	4463      	add	r3, ip
    2d3a:	691b      	ldr	r3, [r3, #16]
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2d3c:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2d3e:	6923      	ldr	r3, [r4, #16]
    2d40:	22c0      	movs	r2, #192	; 0xc0
    2d42:	421a      	tst	r2, r3
    2d44:	d1fb      	bne.n	2d3e <_timer_init+0x1c8>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    2d46:	006a      	lsls	r2, r5, #1
    2d48:	1952      	adds	r2, r2, r5
    2d4a:	00d3      	lsls	r3, r2, #3
    2d4c:	f247 1268 	movw	r2, #29032	; 0x7168
    2d50:	f2c0 0200 	movt	r2, #0
    2d54:	4694      	mov	ip, r2
    2d56:	4463      	add	r3, ip
    2d58:	695b      	ldr	r3, [r3, #20]
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    2d5a:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2d5c:	6923      	ldr	r3, [r4, #16]
    2d5e:	22c0      	movs	r2, #192	; 0xc0
    2d60:	421a      	tst	r2, r3
    2d62:	d1fb      	bne.n	2d5c <_timer_init+0x1e6>
		hri_tccount32_write_PER_reg(hw, _tcs[i].per);
    2d64:	006a      	lsls	r2, r5, #1
    2d66:	1952      	adds	r2, r2, r5
    2d68:	00d3      	lsls	r3, r2, #3
    2d6a:	f247 1268 	movw	r2, #29032	; 0x7168
    2d6e:	f2c0 0200 	movt	r2, #0
    2d72:	4694      	mov	ip, r2
    2d74:	4463      	add	r3, ip
    2d76:	68db      	ldr	r3, [r3, #12]
	((Tc *)hw)->COUNT32.PER.reg = data;
    2d78:	61a3      	str	r3, [r4, #24]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2d7a:	6923      	ldr	r3, [r4, #16]
    2d7c:	069b      	lsls	r3, r3, #26
    2d7e:	d4fc      	bmi.n	2d7a <_timer_init+0x204>
    2d80:	e77c      	b.n	2c7c <_timer_init+0x106>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    2d82:	2b04      	cmp	r3, #4
    2d84:	d000      	beq.n	2d88 <_timer_init+0x212>
    2d86:	e779      	b.n	2c7c <_timer_init+0x106>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    2d88:	006a      	lsls	r2, r5, #1
    2d8a:	1952      	adds	r2, r2, r5
    2d8c:	00d3      	lsls	r3, r2, #3
    2d8e:	f247 1268 	movw	r2, #29032	; 0x7168
    2d92:	f2c0 0200 	movt	r2, #0
    2d96:	4694      	mov	ip, r2
    2d98:	4463      	add	r3, ip
    2d9a:	7c1b      	ldrb	r3, [r3, #16]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2d9c:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2d9e:	6923      	ldr	r3, [r4, #16]
    2da0:	22c0      	movs	r2, #192	; 0xc0
    2da2:	421a      	tst	r2, r3
    2da4:	d1fb      	bne.n	2d9e <_timer_init+0x228>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    2da6:	006a      	lsls	r2, r5, #1
    2da8:	1952      	adds	r2, r2, r5
    2daa:	00d3      	lsls	r3, r2, #3
    2dac:	f247 1268 	movw	r2, #29032	; 0x7168
    2db0:	f2c0 0200 	movt	r2, #0
    2db4:	4694      	mov	ip, r2
    2db6:	4463      	add	r3, ip
    2db8:	7d1b      	ldrb	r3, [r3, #20]
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    2dba:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2dbc:	6923      	ldr	r3, [r4, #16]
    2dbe:	22c0      	movs	r2, #192	; 0xc0
    2dc0:	421a      	tst	r2, r3
    2dc2:	d1fb      	bne.n	2dbc <_timer_init+0x246>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    2dc4:	006a      	lsls	r2, r5, #1
    2dc6:	1952      	adds	r2, r2, r5
    2dc8:	00d3      	lsls	r3, r2, #3
    2dca:	f247 1268 	movw	r2, #29032	; 0x7168
    2dce:	f2c0 0200 	movt	r2, #0
    2dd2:	4694      	mov	ip, r2
    2dd4:	4463      	add	r3, ip
    2dd6:	7b1b      	ldrb	r3, [r3, #12]
	((Tc *)hw)->COUNT8.PER.reg = data;
    2dd8:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2dda:	6923      	ldr	r3, [r4, #16]
    2ddc:	069b      	lsls	r3, r3, #26
    2dde:	d4fc      	bmi.n	2dda <_timer_init+0x264>
    2de0:	e74c      	b.n	2c7c <_timer_init+0x106>

00002de2 <_timer_start>:
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    2de2:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE_Msk;
    2de4:	6813      	ldr	r3, [r2, #0]
    2de6:	2102      	movs	r1, #2
    2de8:	430b      	orrs	r3, r1
    2dea:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2dec:	6913      	ldr	r3, [r2, #16]
    2dee:	079b      	lsls	r3, r3, #30
    2df0:	d1fc      	bne.n	2dec <_timer_start+0xa>
}
    2df2:	4770      	bx	lr

00002df4 <_timer_stop>:
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    2df4:	68c2      	ldr	r2, [r0, #12]
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE_Msk;
    2df6:	6813      	ldr	r3, [r2, #0]
    2df8:	2102      	movs	r1, #2
    2dfa:	438b      	bics	r3, r1
    2dfc:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    2dfe:	6913      	ldr	r3, [r2, #16]
    2e00:	079b      	lsls	r3, r3, #30
    2e02:	d1fc      	bne.n	2dfe <_timer_stop+0xa>
}
    2e04:	4770      	bx	lr

00002e06 <_timer_is_started>:
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    2e06:	68c2      	ldr	r2, [r0, #12]
    2e08:	6913      	ldr	r3, [r2, #16]
    2e0a:	079b      	lsls	r3, r3, #30
    2e0c:	d1fc      	bne.n	2e08 <_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    2e0e:	6813      	ldr	r3, [r2, #0]
	tmp = (tmp & TC_CTRLA_ENABLE_Msk) >> TC_CTRLA_ENABLE_Pos;
    2e10:	085b      	lsrs	r3, r3, #1
	return (bool)tmp;
    2e12:	2001      	movs	r0, #1
    2e14:	4018      	ands	r0, r3
}
    2e16:	4770      	bx	lr

00002e18 <_tc_get_timer>:
}
    2e18:	2000      	movs	r0, #0
    2e1a:	4770      	bx	lr

00002e1c <_timer_set_irq>:
{
    2e1c:	b510      	push	{r4, lr}
	void *const hw = device->hw;
    2e1e:	68c0      	ldr	r0, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    2e20:	f642 3325 	movw	r3, #11045	; 0x2b25
    2e24:	f2c0 0300 	movt	r3, #0
    2e28:	4798      	blx	r3
    2e2a:	0004      	movs	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    2e2c:	f247 1198 	movw	r1, #29080	; 0x7198
    2e30:	f2c0 0100 	movt	r1, #0
    2e34:	f240 1211 	movw	r2, #273	; 0x111
    2e38:	2001      	movs	r0, #1
    2e3a:	f242 0389 	movw	r3, #8329	; 0x2089
    2e3e:	f2c0 0300 	movt	r3, #0
    2e42:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    2e44:	0060      	lsls	r0, r4, #1
    2e46:	1900      	adds	r0, r0, r4
    2e48:	00c3      	lsls	r3, r0, #3
    2e4a:	f247 1268 	movw	r2, #29032	; 0x7168
    2e4e:	f2c0 0200 	movt	r2, #0
    2e52:	4694      	mov	ip, r2
    2e54:	4463      	add	r3, ip
    2e56:	7858      	ldrb	r0, [r3, #1]
    2e58:	f242 03ed 	movw	r3, #8429	; 0x20ed
    2e5c:	f2c0 0300 	movt	r3, #0
    2e60:	4798      	blx	r3
}
    2e62:	bd10      	pop	{r4, pc}

00002e64 <TC0_Handler>:
{
    2e64:	b510      	push	{r4, lr}
	tc_interrupt_handler(_tc0_dev);
    2e66:	f240 1340 	movw	r3, #320	; 0x140
    2e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e6e:	6818      	ldr	r0, [r3, #0]
    2e70:	f642 23dd 	movw	r3, #10973	; 0x2add
    2e74:	f2c0 0300 	movt	r3, #0
    2e78:	4798      	blx	r3
}
    2e7a:	bd10      	pop	{r4, pc}

00002e7c <TC2_Handler>:
{
    2e7c:	b510      	push	{r4, lr}
	tc_interrupt_handler(_tc2_dev);
    2e7e:	f240 1340 	movw	r3, #320	; 0x140
    2e82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e86:	6858      	ldr	r0, [r3, #4]
    2e88:	f642 23dd 	movw	r3, #10973	; 0x2add
    2e8c:	f2c0 0300 	movt	r3, #0
    2e90:	4798      	blx	r3
}
    2e92:	bd10      	pop	{r4, pc}

00002e94 <USART_0_init>:
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    2e94:	f640 4300 	movw	r3, #3072	; 0xc00
    2e98:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2e9c:	69db      	ldr	r3, [r3, #28]
 * \brief Initialize USART interface
 */
int8_t USART_0_init()
{

	if (!hri_sercomusart_is_syncing(SERCOM2, SERCOM_USART_SYNCBUSY_SWRST)) {
    2e9e:	07db      	lsls	r3, r3, #31
    2ea0:	d430      	bmi.n	2f04 <USART_0_init+0x70>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2ea2:	f640 4300 	movw	r3, #3072	; 0xc00
    2ea6:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2eaa:	69db      	ldr	r3, [r3, #28]
    2eac:	079b      	lsls	r3, r3, #30
    2eae:	d1f8      	bne.n	2ea2 <USART_0_init+0xe>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2eb0:	f640 4300 	movw	r3, #3072	; 0xc00
    2eb4:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2eb8:	681b      	ldr	r3, [r3, #0]
		uint32_t mode = SERCOM_USART_CTRLA_MODE(1);
		if (hri_sercomusart_get_CTRLA_reg(SERCOM2, SERCOM_USART_CTRLA_ENABLE)) {
    2eba:	079b      	lsls	r3, r3, #30
    2ebc:	d515      	bpl.n	2eea <USART_0_init+0x56>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    2ebe:	f640 4300 	movw	r3, #3072	; 0xc00
    2ec2:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2ec6:	681a      	ldr	r2, [r3, #0]
    2ec8:	2102      	movs	r1, #2
    2eca:	438a      	bics	r2, r1
    2ecc:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2ece:	f640 4300 	movw	r3, #3072	; 0xc00
    2ed2:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2ed6:	69db      	ldr	r3, [r3, #28]
    2ed8:	079b      	lsls	r3, r3, #30
    2eda:	d1f8      	bne.n	2ece <USART_0_init+0x3a>
    2edc:	f640 4300 	movw	r3, #3072	; 0xc00
    2ee0:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2ee4:	69db      	ldr	r3, [r3, #28]
    2ee6:	079b      	lsls	r3, r3, #30
    2ee8:	d4f8      	bmi.n	2edc <USART_0_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2eea:	f640 4300 	movw	r3, #3072	; 0xc00
    2eee:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2ef2:	2205      	movs	r2, #5
    2ef4:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2ef6:	f640 4300 	movw	r3, #3072	; 0xc00
    2efa:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2efe:	69db      	ldr	r3, [r3, #28]
    2f00:	079b      	lsls	r3, r3, #30
    2f02:	d1f8      	bne.n	2ef6 <USART_0_init+0x62>
    2f04:	f640 4300 	movw	r3, #3072	; 0xc00
    2f08:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f0c:	69db      	ldr	r3, [r3, #28]
    2f0e:	07db      	lsls	r3, r3, #31
    2f10:	d4f8      	bmi.n	2f04 <USART_0_init+0x70>
	((Sercom *)hw)->USART.CTRLA.reg = data;
    2f12:	f640 4300 	movw	r3, #3072	; 0xc00
    2f16:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f1a:	2204      	movs	r2, #4
    2f1c:	f2c4 0200 	movt	r2, #16384	; 0x4000
    2f20:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2f22:	f640 4300 	movw	r3, #3072	; 0xc00
    2f26:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f2a:	69db      	ldr	r3, [r3, #28]
    2f2c:	079b      	lsls	r3, r3, #30
    2f2e:	d1f8      	bne.n	2f22 <USART_0_init+0x8e>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2f30:	f640 4300 	movw	r3, #3072	; 0xc00
    2f34:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f38:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_TXPO_Msk;
    2f3a:	4922      	ldr	r1, [pc, #136]	; (2fc4 <USART_0_init+0x130>)
    2f3c:	400a      	ands	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    2f3e:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2f40:	f640 4300 	movw	r3, #3072	; 0xc00
    2f44:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f48:	69db      	ldr	r3, [r3, #28]
    2f4a:	071b      	lsls	r3, r3, #28
    2f4c:	d1f8      	bne.n	2f40 <USART_0_init+0xac>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2f4e:	f640 4300 	movw	r3, #3072	; 0xc00
    2f52:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f56:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_RXPO_Msk;
    2f58:	491b      	ldr	r1, [pc, #108]	; (2fc8 <USART_0_init+0x134>)
    2f5a:	4011      	ands	r1, r2
	tmp |= SERCOM_USART_CTRLA_RXPO(data);
    2f5c:	2280      	movs	r2, #128	; 0x80
    2f5e:	0352      	lsls	r2, r2, #13
    2f60:	430a      	orrs	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    2f62:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2f64:	f640 4300 	movw	r3, #3072	; 0xc00
    2f68:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f6c:	69db      	ldr	r3, [r3, #28]
    2f6e:	071b      	lsls	r3, r3, #28
    2f70:	d1f8      	bne.n	2f64 <USART_0_init+0xd0>
	((Sercom *)hw)->USART.CTRLB.reg = data;
    2f72:	f640 4300 	movw	r3, #3072	; 0xc00
    2f76:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f7a:	f240 2200 	movw	r2, #512	; 0x200
    2f7e:	f2c0 0203 	movt	r2, #3
    2f82:	605a      	str	r2, [r3, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2f84:	f640 4300 	movw	r3, #3072	; 0xc00
    2f88:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f8c:	69db      	ldr	r3, [r3, #28]
    2f8e:	071b      	lsls	r3, r3, #28
    2f90:	d1f8      	bne.n	2f84 <USART_0_init+0xf0>
	((Sercom *)hw)->USART.BAUD.reg = data;
    2f92:	f640 4300 	movw	r3, #3072	; 0xc00
    2f96:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2f9a:	4a0c      	ldr	r2, [pc, #48]	; (2fcc <USART_0_init+0x138>)
    2f9c:	819a      	strh	r2, [r3, #12]
	((Sercom *)hw)->USART.INTENSET.reg = data;
    2f9e:	220f      	movs	r2, #15
    2fa0:	759a      	strb	r2, [r3, #22]
	((Sercom *)hw)->USART.INTENCLR.reg = ~data;
    2fa2:	32e1      	adds	r2, #225	; 0xe1
    2fa4:	751a      	strb	r2, [r3, #20]
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    2fa6:	681a      	ldr	r2, [r3, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    2fa8:	2102      	movs	r1, #2
    2faa:	438a      	bics	r2, r1
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    2fac:	430a      	orrs	r2, r1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    2fae:	601a      	str	r2, [r3, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    2fb0:	f640 4300 	movw	r3, #3072	; 0xc00
    2fb4:	f2c4 2300 	movt	r3, #16896	; 0x4200
    2fb8:	69db      	ldr	r3, [r3, #28]
    2fba:	079b      	lsls	r3, r3, #30
    2fbc:	d1f8      	bne.n	2fb0 <USART_0_init+0x11c>
	        | 1 << SERCOM_USART_INTENSET_DRE_Pos); /* Data Register Empty Interrupt Enable: enabled */

	hri_sercomusart_write_CTRLA_ENABLE_bit(SERCOM2, 1 << SERCOM_USART_CTRLA_ENABLE_Pos); /* Enable: enabled */

	return 0;
}
    2fbe:	2000      	movs	r0, #0
    2fc0:	4770      	bx	lr
    2fc2:	46c0      	nop			; (mov r8, r8)
    2fc4:	fffcffff 	.word	0xfffcffff
    2fc8:	ffcfffff 	.word	0xffcfffff
    2fcc:	fffffd8a 	.word	0xfffffd8a

00002fd0 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    2fd0:	b510      	push	{r4, lr}
    2fd2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    2fd4:	2800      	cmp	r0, #0
    2fd6:	d030      	beq.n	303a <_wdt_init+0x6a>
    2fd8:	6803      	ldr	r3, [r0, #0]
    2fda:	2b00      	cmp	r3, #0
    2fdc:	d02b      	beq.n	3036 <_wdt_init+0x66>
    2fde:	2001      	movs	r0, #1
    2fe0:	f247 11ac 	movw	r1, #29100	; 0x71ac
    2fe4:	f2c0 0100 	movt	r1, #0
    2fe8:	2250      	movs	r2, #80	; 0x50
    2fea:	f242 0389 	movw	r3, #8329	; 0x2089
    2fee:	f2c0 0300 	movt	r3, #0
    2ff2:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    2ff4:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    2ff6:	689a      	ldr	r2, [r3, #8]
    2ff8:	211e      	movs	r1, #30
    2ffa:	4211      	tst	r1, r2
    2ffc:	d1fb      	bne.n	2ff6 <_wdt_init+0x26>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_RUNSTDBY | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    2ffe:	781a      	ldrb	r2, [r3, #0]
	tmp = (tmp & WDT_CTRLA_ALWAYSON_Msk) >> WDT_CTRLA_ALWAYSON_Pos;
    3000:	09d2      	lsrs	r2, r2, #7
    3002:	b9e2      	cbnz	r2, 303e <_wdt_init+0x6e>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3004:	689a      	ldr	r2, [r3, #8]
    3006:	211e      	movs	r1, #30
    3008:	4211      	tst	r1, r2
    300a:	d1fb      	bne.n	3004 <_wdt_init+0x34>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    300c:	781a      	ldrb	r2, [r3, #0]
    300e:	0792      	lsls	r2, r2, #30
    3010:	d418      	bmi.n	3044 <_wdt_init+0x74>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN_Msk;
    3012:	781a      	ldrb	r2, [r3, #0]
    3014:	391a      	subs	r1, #26
    3016:	438a      	bics	r2, r1
    3018:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    301a:	689a      	ldr	r2, [r3, #8]
    301c:	211e      	movs	r1, #30
    301e:	4211      	tst	r1, r2
    3020:	d1fb      	bne.n	301a <_wdt_init+0x4a>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    3022:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    3024:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    3026:	390f      	subs	r1, #15
    3028:	438b      	bics	r3, r1
	tmp |= WDT_CONFIG_PER(data);
    302a:	2108      	movs	r1, #8
    302c:	430b      	orrs	r3, r1
    302e:	b2db      	uxtb	r3, r3
	((Wdt *)hw)->CONFIG.reg = tmp;
    3030:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    3032:	2000      	movs	r0, #0
}
    3034:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    3036:	2000      	movs	r0, #0
    3038:	e7d2      	b.n	2fe0 <_wdt_init+0x10>
    303a:	2000      	movs	r0, #0
    303c:	e7d0      	b.n	2fe0 <_wdt_init+0x10>
		return ERR_DENIED;
    303e:	2011      	movs	r0, #17
    3040:	4240      	negs	r0, r0
    3042:	e7f7      	b.n	3034 <_wdt_init+0x64>
    3044:	2011      	movs	r0, #17
    3046:	4240      	negs	r0, r0
    3048:	e7f4      	b.n	3034 <_wdt_init+0x64>

0000304a <_wdt_set_timeout_period>:

/**
 * \brief set timeout period for WDT instance
 */
int32_t _wdt_set_timeout_period(struct wdt_dev *const dev, const uint32_t clk_rate, const uint16_t timeout_period)
{
    304a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    304c:	0004      	movs	r4, r0
    304e:	000e      	movs	r6, r1
    3050:	0015      	movs	r5, r2
	uint64_t            tmp;
	uint32_t            period_cycles;
	enum wdt_period_reg timeout_period_reg;
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3052:	2800      	cmp	r0, #0
    3054:	d044      	beq.n	30e0 <_wdt_set_timeout_period+0x96>
    3056:	6803      	ldr	r3, [r0, #0]
    3058:	2b00      	cmp	r3, #0
    305a:	d03f      	beq.n	30dc <_wdt_set_timeout_period+0x92>
    305c:	2001      	movs	r0, #1
    305e:	f247 11ac 	movw	r1, #29100	; 0x71ac
    3062:	f2c0 0100 	movt	r1, #0
    3066:	227a      	movs	r2, #122	; 0x7a
    3068:	f242 0389 	movw	r3, #8329	; 0x2089
    306c:	f2c0 0300 	movt	r3, #0
    3070:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    3072:	6824      	ldr	r4, [r4, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3074:	68a3      	ldr	r3, [r4, #8]
    3076:	221e      	movs	r2, #30
    3078:	421a      	tst	r2, r3
    307a:	d1fb      	bne.n	3074 <_wdt_set_timeout_period+0x2a>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    307c:	7823      	ldrb	r3, [r4, #0]
	tmp = (tmp & WDT_CTRLA_ALWAYSON_Msk) >> WDT_CTRLA_ALWAYSON_Pos;
    307e:	09db      	lsrs	r3, r3, #7
    3080:	2b00      	cmp	r3, #0
    3082:	d000      	beq.n	3086 <_wdt_set_timeout_period+0x3c>
    3084:	e069      	b.n	315a <_wdt_set_timeout_period+0x110>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3086:	68a3      	ldr	r3, [r4, #8]
    3088:	221e      	movs	r2, #30
    308a:	421a      	tst	r2, r3
    308c:	d1fb      	bne.n	3086 <_wdt_set_timeout_period+0x3c>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    308e:	7823      	ldrb	r3, [r4, #0]
    3090:	079b      	lsls	r3, r3, #30
    3092:	d465      	bmi.n	3160 <_wdt_set_timeout_period+0x116>
		return ERR_DENIED;
	} else {
		/* calc the period cycles corresponding to timeout period */
		tmp = (uint64_t)timeout_period * clk_rate;
    3094:	f244 4765 	movw	r7, #17509	; 0x4465
    3098:	f2c0 0700 	movt	r7, #0
    309c:	0032      	movs	r2, r6
    309e:	2300      	movs	r3, #0
    30a0:	0028      	movs	r0, r5
    30a2:	2100      	movs	r1, #0
    30a4:	47b8      	blx	r7

		/* check whether overflow*/
		if (tmp >> 32) {
    30a6:	2900      	cmp	r1, #0
    30a8:	d15d      	bne.n	3166 <_wdt_set_timeout_period+0x11c>
			return ERR_INVALID_ARG;
		}

		period_cycles = (uint32_t)tmp;
		/* calc the register value corresponding to period cysles */
		switch (period_cycles) {
    30aa:	23fa      	movs	r3, #250	; 0xfa
    30ac:	029b      	lsls	r3, r3, #10
    30ae:	4298      	cmp	r0, r3
    30b0:	d047      	beq.n	3142 <_wdt_set_timeout_period+0xf8>
    30b2:	d917      	bls.n	30e4 <_wdt_set_timeout_period+0x9a>
    30b4:	23fa      	movs	r3, #250	; 0xfa
    30b6:	035b      	lsls	r3, r3, #13
    30b8:	4298      	cmp	r0, r3
    30ba:	d046      	beq.n	314a <_wdt_set_timeout_period+0x100>
    30bc:	d92b      	bls.n	3116 <_wdt_set_timeout_period+0xcc>
    30be:	23fa      	movs	r3, #250	; 0xfa
    30c0:	03db      	lsls	r3, r3, #15
    30c2:	4298      	cmp	r0, r3
    30c4:	d045      	beq.n	3152 <_wdt_set_timeout_period+0x108>
    30c6:	23fa      	movs	r3, #250	; 0xfa
    30c8:	041b      	lsls	r3, r3, #16
    30ca:	4298      	cmp	r0, r3
    30cc:	d043      	beq.n	3156 <_wdt_set_timeout_period+0x10c>
    30ce:	23fa      	movs	r3, #250	; 0xfa
    30d0:	039b      	lsls	r3, r3, #14
    30d2:	4298      	cmp	r0, r3
    30d4:	d03b      	beq.n	314e <_wdt_set_timeout_period+0x104>
			break;
		case WDT_CLK_16384CYCLE *WDT_PERIOD_RATE:
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
			break;
		default:
			return ERR_INVALID_ARG;
    30d6:	200d      	movs	r0, #13
    30d8:	4240      	negs	r0, r0
    30da:	e02d      	b.n	3138 <_wdt_set_timeout_period+0xee>
	ASSERT(dev && dev->hw);
    30dc:	2000      	movs	r0, #0
    30de:	e7be      	b.n	305e <_wdt_set_timeout_period+0x14>
    30e0:	2000      	movs	r0, #0
    30e2:	e7bc      	b.n	305e <_wdt_set_timeout_period+0x14>
		switch (period_cycles) {
    30e4:	f647 5300 	movw	r3, #32000	; 0x7d00
    30e8:	4298      	cmp	r0, r3
    30ea:	d026      	beq.n	313a <_wdt_set_timeout_period+0xf0>
    30ec:	d809      	bhi.n	3102 <_wdt_set_timeout_period+0xb8>
    30ee:	f641 7340 	movw	r3, #8000	; 0x1f40
    30f2:	4298      	cmp	r0, r3
    30f4:	d019      	beq.n	312a <_wdt_set_timeout_period+0xe0>
    30f6:	f643 6380 	movw	r3, #16000	; 0x3e80
    30fa:	4298      	cmp	r0, r3
    30fc:	d1eb      	bne.n	30d6 <_wdt_set_timeout_period+0x8c>
			timeout_period_reg = WDT_PERIOD_16CYCLE;
    30fe:	2101      	movs	r1, #1
    3100:	e014      	b.n	312c <_wdt_set_timeout_period+0xe2>
		switch (period_cycles) {
    3102:	f64f 2300 	movw	r3, #64000	; 0xfa00
    3106:	4298      	cmp	r0, r3
    3108:	d019      	beq.n	313e <_wdt_set_timeout_period+0xf4>
    310a:	23fa      	movs	r3, #250	; 0xfa
    310c:	025b      	lsls	r3, r3, #9
    310e:	4298      	cmp	r0, r3
    3110:	d1e1      	bne.n	30d6 <_wdt_set_timeout_period+0x8c>
			timeout_period_reg = WDT_PERIOD_128CYCLE;
    3112:	2104      	movs	r1, #4
			break;
    3114:	e00a      	b.n	312c <_wdt_set_timeout_period+0xe2>
		switch (period_cycles) {
    3116:	23fa      	movs	r3, #250	; 0xfa
    3118:	02db      	lsls	r3, r3, #11
    311a:	4298      	cmp	r0, r3
    311c:	d013      	beq.n	3146 <_wdt_set_timeout_period+0xfc>
    311e:	23fa      	movs	r3, #250	; 0xfa
    3120:	031b      	lsls	r3, r3, #12
    3122:	4298      	cmp	r0, r3
    3124:	d1d7      	bne.n	30d6 <_wdt_set_timeout_period+0x8c>
			timeout_period_reg = WDT_PERIOD_1024CYCLE;
    3126:	2107      	movs	r1, #7
			break;
    3128:	e000      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_8CYCLE;
    312a:	2100      	movs	r1, #0
	tmp = ((Wdt *)hw)->CONFIG.reg;
    312c:	7863      	ldrb	r3, [r4, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    312e:	220f      	movs	r2, #15
    3130:	4393      	bics	r3, r2
	tmp |= WDT_CONFIG_PER(data);
    3132:	430b      	orrs	r3, r1
	((Wdt *)hw)->CONFIG.reg = tmp;
    3134:	7063      	strb	r3, [r4, #1]
		}
	}

	hri_wdt_write_CONFIG_PER_bf(dev->hw, (uint8_t)timeout_period_reg);

	return ERR_NONE;
    3136:	2000      	movs	r0, #0
}
    3138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			timeout_period_reg = WDT_PERIOD_32CYCLE;
    313a:	2102      	movs	r1, #2
			break;
    313c:	e7f6      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_64CYCLE;
    313e:	2103      	movs	r1, #3
			break;
    3140:	e7f4      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_256CYCLE;
    3142:	2105      	movs	r1, #5
			break;
    3144:	e7f2      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_512CYCLE;
    3146:	2106      	movs	r1, #6
			break;
    3148:	e7f0      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_2048CYCLE;
    314a:	2108      	movs	r1, #8
			break;
    314c:	e7ee      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_4096CYCLE;
    314e:	2109      	movs	r1, #9
			break;
    3150:	e7ec      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_8192CYCLE;
    3152:	210a      	movs	r1, #10
			break;
    3154:	e7ea      	b.n	312c <_wdt_set_timeout_period+0xe2>
			timeout_period_reg = WDT_PERIOD_16384CYCLE;
    3156:	210b      	movs	r1, #11
			break;
    3158:	e7e8      	b.n	312c <_wdt_set_timeout_period+0xe2>
		return ERR_DENIED;
    315a:	2011      	movs	r0, #17
    315c:	4240      	negs	r0, r0
    315e:	e7eb      	b.n	3138 <_wdt_set_timeout_period+0xee>
    3160:	2011      	movs	r0, #17
    3162:	4240      	negs	r0, r0
    3164:	e7e8      	b.n	3138 <_wdt_set_timeout_period+0xee>
			return ERR_INVALID_ARG;
    3166:	200d      	movs	r0, #13
    3168:	4240      	negs	r0, r0
    316a:	e7e5      	b.n	3138 <_wdt_set_timeout_period+0xee>

0000316c <_wdt_enable>:

/**
 * \brief enbale watchdog timer
 */
int32_t _wdt_enable(struct wdt_dev *const dev)
{
    316c:	b510      	push	{r4, lr}
    316e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    3170:	b1d0      	cbz	r0, 31a8 <_wdt_enable+0x3c>
    3172:	6803      	ldr	r3, [r0, #0]
    3174:	b1b3      	cbz	r3, 31a4 <_wdt_enable+0x38>
    3176:	2001      	movs	r0, #1
    3178:	f247 11ac 	movw	r1, #29100	; 0x71ac
    317c:	f2c0 0100 	movt	r1, #0
    3180:	22fb      	movs	r2, #251	; 0xfb
    3182:	f242 0389 	movw	r3, #8329	; 0x2089
    3186:	f2c0 0300 	movt	r3, #0
    318a:	4798      	blx	r3

	hri_wdt_set_CTRLA_ENABLE_bit(dev->hw);
    318c:	6821      	ldr	r1, [r4, #0]
	((Wdt *)hw)->CTRLA.reg |= WDT_CTRLA_ENABLE_Msk;
    318e:	780b      	ldrb	r3, [r1, #0]
    3190:	2202      	movs	r2, #2
    3192:	4313      	orrs	r3, r2
    3194:	b2db      	uxtb	r3, r3
    3196:	700b      	strb	r3, [r1, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    3198:	688b      	ldr	r3, [r1, #8]
    319a:	221e      	movs	r2, #30
    319c:	421a      	tst	r2, r3
    319e:	d1fb      	bne.n	3198 <_wdt_enable+0x2c>

	return ERR_NONE;
}
    31a0:	2000      	movs	r0, #0
    31a2:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    31a4:	2000      	movs	r0, #0
    31a6:	e7e7      	b.n	3178 <_wdt_enable+0xc>
    31a8:	2000      	movs	r0, #0
    31aa:	e7e5      	b.n	3178 <_wdt_enable+0xc>

000031ac <_wdt_feed>:

/**
 * \brief reset watchdog timer to make wdt work from start
 */
int32_t _wdt_feed(struct wdt_dev *const dev)
{
    31ac:	b510      	push	{r4, lr}
    31ae:	0004      	movs	r4, r0
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    31b0:	b1b8      	cbz	r0, 31e2 <_wdt_feed+0x36>
    31b2:	6803      	ldr	r3, [r0, #0]
    31b4:	b19b      	cbz	r3, 31de <_wdt_feed+0x32>
    31b6:	2001      	movs	r0, #1
    31b8:	f247 11ac 	movw	r1, #29100	; 0x71ac
    31bc:	f2c0 0100 	movt	r1, #0
    31c0:	f240 1219 	movw	r2, #281	; 0x119
    31c4:	f242 0389 	movw	r3, #8329	; 0x2089
    31c8:	f2c0 0300 	movt	r3, #0
    31cc:	4798      	blx	r3

	hri_wdt_write_CLEAR_reg(dev->hw, WDT_CLEAR_CLEAR_KEY);
    31ce:	6822      	ldr	r2, [r4, #0]
}

static inline void hri_wdt_write_CLEAR_reg(const void *const hw, hri_wdt_clear_reg_t data)
{
	WDT_CRITICAL_SECTION_ENTER();
	((Wdt *)hw)->CLEAR.reg = data;
    31d0:	23a5      	movs	r3, #165	; 0xa5
    31d2:	7313      	strb	r3, [r2, #12]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    31d4:	6893      	ldr	r3, [r2, #8]
    31d6:	069b      	lsls	r3, r3, #26
    31d8:	d4fc      	bmi.n	31d4 <_wdt_feed+0x28>

	return ERR_NONE;
}
    31da:	2000      	movs	r0, #0
    31dc:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    31de:	2000      	movs	r0, #0
    31e0:	e7ea      	b.n	31b8 <_wdt_feed+0xc>
    31e2:	2000      	movs	r0, #0
    31e4:	e7e8      	b.n	31b8 <_wdt_feed+0xc>

000031e6 <TIMER_2_task1_cb>:

static struct timer_task TIMER_2_task1;  // TIMER_2_task2;

static void TIMER_2_task1_cb(const struct timer_task *const timer_task) 
{
	take_measurement = 1; 
    31e6:	f240 1348 	movw	r3, #328	; 0x148
    31ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31ee:	2201      	movs	r2, #1
    31f0:	701a      	strb	r2, [r3, #0]
}
    31f2:	4770      	bx	lr

000031f4 <wdt_feed>:
 * \param[in] wdt The pointer to the HAL WDT instance.
 * \return Operation status of init
 * \retval 0 Completed sucessfully.
 */
static inline int32_t wdt_feed(struct wdt_descriptor *const wdt)
{
    31f4:	b510      	push	{r4, lr}
    31f6:	0004      	movs	r4, r0
	ASSERT(wdt && wdt->dev.hw);
    31f8:	b1a8      	cbz	r0, 3226 <wdt_feed+0x32>
    31fa:	6803      	ldr	r3, [r0, #0]
    31fc:	b18b      	cbz	r3, 3222 <wdt_feed+0x2e>
    31fe:	2001      	movs	r0, #1
    3200:	f646 6154 	movw	r1, #28244	; 0x6e54
    3204:	f2c0 0100 	movt	r1, #0
    3208:	22a9      	movs	r2, #169	; 0xa9
    320a:	f242 0389 	movw	r3, #8329	; 0x2089
    320e:	f2c0 0300 	movt	r3, #0
    3212:	4798      	blx	r3

	return _wdt_feed(&wdt->dev);
    3214:	0020      	movs	r0, r4
    3216:	f243 13ad 	movw	r3, #12717	; 0x31ad
    321a:	f2c0 0300 	movt	r3, #0
    321e:	4798      	blx	r3
}
    3220:	bd10      	pop	{r4, pc}
	ASSERT(wdt && wdt->dev.hw);
    3222:	2000      	movs	r0, #0
    3224:	e7ec      	b.n	3200 <wdt_feed+0xc>
    3226:	2000      	movs	r0, #0
    3228:	e7ea      	b.n	3200 <wdt_feed+0xc>

0000322a <WDT_config>:
{	
    322a:	b510      	push	{r4, lr}
    322c:	e018      	b.n	3260 <WDT_config+0x36>
	ASSERT(wdt && wdt->dev.hw);
    322e:	2000      	movs	r0, #0
    3230:	f646 6154 	movw	r1, #28244	; 0x6e54
    3234:	f2c0 0100 	movt	r1, #0
    3238:	226f      	movs	r2, #111	; 0x6f
    323a:	f242 0389 	movw	r3, #8329	; 0x2089
    323e:	f2c0 0300 	movt	r3, #0
    3242:	4798      	blx	r3
	return _wdt_set_timeout_period(&wdt->dev, clk_rate, timeout_period);
    3244:	f240 2028 	movw	r0, #552	; 0x228
    3248:	f2c2 0000 	movt	r0, #8192	; 0x2000
    324c:	f640 0200 	movw	r2, #2048	; 0x800
    3250:	f240 31e8 	movw	r1, #1000	; 0x3e8
    3254:	f243 034b 	movw	r3, #12363	; 0x304b
    3258:	f2c0 0300 	movt	r3, #0
    325c:	4798      	blx	r3
	while ( wdt_set_timeout_period(&WDT_0, 1000, 2048) != 0 ){;}			//  Wacth Dog configurado para 2 segundos. Essa linha espera o retorno da funo que  zero, assim se vier zero ela sai do while
    325e:	b1e8      	cbz	r0, 329c <WDT_config+0x72>
	ASSERT(wdt && wdt->dev.hw);
    3260:	f240 2328 	movw	r3, #552	; 0x228
    3264:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3268:	681b      	ldr	r3, [r3, #0]
    326a:	2b00      	cmp	r3, #0
    326c:	d0df      	beq.n	322e <WDT_config+0x4>
    326e:	2001      	movs	r0, #1
    3270:	e7de      	b.n	3230 <WDT_config+0x6>
	ASSERT(wdt && wdt->dev.hw);
    3272:	2000      	movs	r0, #0
    3274:	f646 6154 	movw	r1, #28244	; 0x6e54
    3278:	f2c0 0100 	movt	r1, #0
    327c:	228c      	movs	r2, #140	; 0x8c
    327e:	f242 0389 	movw	r3, #8329	; 0x2089
    3282:	f2c0 0300 	movt	r3, #0
    3286:	4798      	blx	r3
	return _wdt_enable(&wdt->dev);
    3288:	f240 2028 	movw	r0, #552	; 0x228
    328c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3290:	f243 136d 	movw	r3, #12653	; 0x316d
    3294:	f2c0 0300 	movt	r3, #0
    3298:	4798      	blx	r3
	while ( wdt_enable(&WDT_0) != 0 ){;}									//	0 : Completed successfully. Essa linha espera o retorno da funo que  zero, assim se vier zero ela sai do while
    329a:	b140      	cbz	r0, 32ae <WDT_config+0x84>
	ASSERT(wdt && wdt->dev.hw);
    329c:	f240 2328 	movw	r3, #552	; 0x228
    32a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32a4:	681b      	ldr	r3, [r3, #0]
    32a6:	2b00      	cmp	r3, #0
    32a8:	d0e3      	beq.n	3272 <WDT_config+0x48>
    32aa:	2001      	movs	r0, #1
    32ac:	e7e2      	b.n	3274 <WDT_config+0x4a>
}
    32ae:	bd10      	pop	{r4, pc}

000032b0 <TIMER_2_init>:

void TIMER_2_init(void)
{
    32b0:	b510      	push	{r4, lr}
	TIMER_2_task1.interval = 1;
    32b2:	f240 1148 	movw	r1, #328	; 0x148
    32b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    32ba:	2301      	movs	r3, #1
    32bc:	60cb      	str	r3, [r1, #12]
	TIMER_2_task1.cb       = TIMER_2_task1_cb;
    32be:	f243 13e7 	movw	r3, #12775	; 0x31e7
    32c2:	f2c0 0300 	movt	r3, #0
    32c6:	610b      	str	r3, [r1, #16]
	TIMER_2_task1.mode     = TIMER_TASK_ONE_SHOT;
    32c8:	2300      	movs	r3, #0
    32ca:	750b      	strb	r3, [r1, #20]
	timer_add_task(&TIMER_2, &TIMER_2_task1);
    32cc:	3104      	adds	r1, #4
    32ce:	f240 240c 	movw	r4, #524	; 0x20c
    32d2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    32d6:	0020      	movs	r0, r4
    32d8:	f641 73c1 	movw	r3, #8129	; 0x1fc1
    32dc:	f2c0 0300 	movt	r3, #0
    32e0:	4798      	blx	r3
	timer_start(&TIMER_2);
    32e2:	0020      	movs	r0, r4
    32e4:	f641 733d 	movw	r3, #7997	; 0x1f3d
    32e8:	f2c0 0300 	movt	r3, #0
    32ec:	4798      	blx	r3
}
    32ee:	bd10      	pop	{r4, pc}

000032f0 <main>:

eMBErrorCode mb_status;

//----------------------------------------------------------// int main(void)
int main(void)
{
    32f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    32f2:	46d6      	mov	lr, sl
    32f4:	464f      	mov	r7, r9
    32f6:	4646      	mov	r6, r8
    32f8:	b5c0      	push	{r6, r7, lr}
    32fa:	b086      	sub	sp, #24
		
	//----------------------------------------------------------// Initializes MCU, drivers and middleware
	atmel_start_init();
    32fc:	f240 1361 	movw	r3, #353	; 0x161
    3300:	f2c0 0300 	movt	r3, #0
    3304:	4798      	blx	r3
	
	//----------------------------------------------------------// WDT
	WDT_config();
    3306:	f243 232b 	movw	r3, #12843	; 0x322b
    330a:	f2c0 0300 	movt	r3, #0
    330e:	4798      	blx	r3
	
	//----------------------------------------------------------// Configuring I2C bus
	i2c_m_sync_enable(&I2C_0);
    3310:	f240 2544 	movw	r5, #580	; 0x244
    3314:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3318:	0028      	movs	r0, r5
    331a:	f641 539f 	movw	r3, #7583	; 0x1d9f
    331e:	f2c0 0300 	movt	r3, #0
    3322:	4798      	blx	r3
	i2c_m_sync_get_io_descriptor(&I2C_0, &I2C_io);
    3324:	f240 44b0 	movw	r4, #1200	; 0x4b0
    3328:	f2c2 0400 	movt	r4, #8192	; 0x2000
    332c:	0021      	movs	r1, r4
    332e:	0028      	movs	r0, r5
    3330:	f641 53bf 	movw	r3, #7615	; 0x1dbf
    3334:	f2c0 0300 	movt	r3, #0
    3338:	4798      	blx	r3
	
	io_write(I2C_io, 0x0006, 2);  // Esta funo reseta o I2C no chip sensiriun toda vez que passa por aqui quando acontece o WatchDog
    333a:	2202      	movs	r2, #2
    333c:	2106      	movs	r1, #6
    333e:	6820      	ldr	r0, [r4, #0]
    3340:	f641 55c7 	movw	r5, #7623	; 0x1dc7
    3344:	f2c0 0500 	movt	r5, #0
    3348:	47a8      	blx	r5
	io_write(I2C_io, 0x30A2, 2);  // Reseta o CHIP 
    334a:	6820      	ldr	r0, [r4, #0]
    334c:	2202      	movs	r2, #2
    334e:	f243 01a2 	movw	r1, #12450	; 0x30a2
    3352:	47a8      	blx	r5
	
	wdt_feed(&WDT_0);
    3354:	f240 2528 	movw	r5, #552	; 0x228
    3358:	f2c2 0500 	movt	r5, #8192	; 0x2000
    335c:	0028      	movs	r0, r5
    335e:	f243 14f5 	movw	r4, #12789	; 0x31f5
    3362:	f2c0 0400 	movt	r4, #0
    3366:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3368:	26c0      	movs	r6, #192	; 0xc0
    336a:	05f6      	lsls	r6, r6, #23
    336c:	2780      	movs	r7, #128	; 0x80
    336e:	6177      	str	r7, [r6, #20]
	
	//-------------------  Aqui resetamos o CHIP SHT35 fisicamente, um pulso, de alto para baixo e volta para alto ---------------
	
	gpio_set_pin_level(ResetSensorPin, FALSE);
	delay_ms(10);
    3370:	200a      	movs	r0, #10
    3372:	f641 43c9 	movw	r3, #7369	; 0x1cc9
    3376:	f2c0 0300 	movt	r3, #0
    337a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    337c:	61b7      	str	r7, [r6, #24]
	gpio_set_pin_level(ResetSensorPin, TRUE);

	
	//----------------------------------------------------------// sensor configuration.
	config_sensor();
    337e:	2044      	movs	r0, #68	; 0x44
    3380:	f244 2629 	movw	r6, #16937	; 0x4229
    3384:	f2c0 0600 	movt	r6, #0
    3388:	47b0      	blx	r6
	
	wdt_feed(&WDT_0);
    338a:	0028      	movs	r0, r5
    338c:	47a0      	blx	r4
	
	//----------------------------------------------------------// Inicializa flash Interna
	FLASH_0_init();
    338e:	f242 13e3 	movw	r3, #8675	; 0x21e3
    3392:	f2c0 0300 	movt	r3, #0
    3396:	4798      	blx	r3
	
	wdt_feed(&WDT_0);
    3398:	0028      	movs	r0, r5
    339a:	47a0      	blx	r4
	
	//----------------------------------------------------------// Configura ModBus
	config_MB();
    339c:	f643 4381 	movw	r3, #15489	; 0x3c81
    33a0:	f2c0 0300 	movt	r3, #0
    33a4:	4798      	blx	r3
	
	wdt_feed(&WDT_0);
    33a6:	0028      	movs	r0, r5
    33a8:	47a0      	blx	r4

	//----------------------------------------------------------// Calibration , aqui recebemos do Modbus os valores de calibrao U16 e depois transformamos em float
	temperatureA.half.ms = usRegHoldingBuf[5];	//	Temperature A	:	Float 2/2 ?C
    33aa:	f240 0388 	movw	r3, #136	; 0x88
    33ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33b2:	8959      	ldrh	r1, [r3, #10]
    33b4:	f240 42e0 	movw	r2, #1248	; 0x4e0
    33b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33bc:	8051      	strh	r1, [r2, #2]
	temperatureA.half.ls = usRegHoldingBuf[6];	//	Temperature A	:	Float 1/2 ?C
    33be:	8999      	ldrh	r1, [r3, #12]
    33c0:	8011      	strh	r1, [r2, #0]
	
	temperatureB.half.ms = usRegHoldingBuf[7];	//	Temperature B	:	Float 2/2 ?C
    33c2:	89d9      	ldrh	r1, [r3, #14]
    33c4:	f240 42c0 	movw	r2, #1216	; 0x4c0
    33c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33cc:	8051      	strh	r1, [r2, #2]
	temperatureB.half.ls = usRegHoldingBuf[8];	//	Temperature B	:	Float 1/2 ?C
    33ce:	8a19      	ldrh	r1, [r3, #16]
    33d0:	8011      	strh	r1, [r2, #0]
	
	humidityA.half.ms = usRegHoldingBuf[9];		//	Humidity A		:	Float 2/2 %
    33d2:	8a59      	ldrh	r1, [r3, #18]
    33d4:	f240 4240 	movw	r2, #1088	; 0x440
    33d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33dc:	8051      	strh	r1, [r2, #2]
	humidityA.half.ls = usRegHoldingBuf[10];	//	Humidity A		:	Float 1/2 %
    33de:	8a99      	ldrh	r1, [r3, #20]
    33e0:	8011      	strh	r1, [r2, #0]
	
	humidityB.half.ms = usRegHoldingBuf[11];	//	Humidity A		:	Float 2/2 %
    33e2:	8ad9      	ldrh	r1, [r3, #22]
    33e4:	f240 42c4 	movw	r2, #1220	; 0x4c4
    33e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33ec:	8051      	strh	r1, [r2, #2]
	humidityB.half.ls = usRegHoldingBuf[12];	//	Humidity A		:	Float 1/2 %
    33ee:	8b1b      	ldrh	r3, [r3, #24]
    33f0:	8013      	strh	r3, [r2, #0]
	
		
	wdt_feed(&WDT_0);
    33f2:	0028      	movs	r0, r5
    33f4:	47a0      	blx	r4

	//----------------------------------------------------------// 1 second timer , iniciando o timer
	TIMER_2_init();
    33f6:	f243 23b1 	movw	r3, #12977	; 0x32b1
    33fa:	f2c0 0300 	movt	r3, #0
    33fe:	4798      	blx	r3
	
	wdt_feed(&WDT_0);
    3400:	0028      	movs	r0, r5
    3402:	47a0      	blx	r4
	
	// Configurando sensor Sensiriun para modo continuo ( 2Hz )
	sht3x_order_measurement(SHT3X_ADDRESS);
    3404:	2044      	movs	r0, #68	; 0x44
    3406:	47b0      	blx	r6
	#endif
		
	
	// Le os dados salvo na memoria do processador, para carregar os mesmos no Modbus, antes de iniciar a resposta as perguntas que o sensor ira receber. 
		
	FLASH_0_read_mbConfig();
    3408:	f240 538f 	movw	r3, #1423	; 0x58f
    340c:	f2c0 0300 	movt	r3, #0
    3410:	4798      	blx	r3
	FLASH_0_read_mbConfig_RecoveryData();
    3412:	f240 6347 	movw	r3, #1607	; 0x647
    3416:	f2c0 0300 	movt	r3, #0
    341a:	4798      	blx	r3
	
	usRegInputBuf[32] = ( ((uint16_t)mbConfig2[56]<<8) | (uint16_t)mbConfig2[57] );	//	Temperature Float 1/2 
    341c:	f240 2380 	movw	r3, #640	; 0x280
    3420:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3424:	2238      	movs	r2, #56	; 0x38
    3426:	5c9a      	ldrb	r2, [r3, r2]
    3428:	0212      	lsls	r2, r2, #8
    342a:	2139      	movs	r1, #57	; 0x39
    342c:	5c59      	ldrb	r1, [r3, r1]
    342e:	4311      	orrs	r1, r2
    3430:	f240 129c 	movw	r2, #412	; 0x19c
    3434:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3438:	2040      	movs	r0, #64	; 0x40
    343a:	5211      	strh	r1, [r2, r0]
	usRegInputBuf[33] = ( ((uint16_t)mbConfig2[58]<<8) | (uint16_t)mbConfig2[59] );	//	Temperature Float 2/2 
    343c:	213a      	movs	r1, #58	; 0x3a
    343e:	5c58      	ldrb	r0, [r3, r1]
    3440:	0200      	lsls	r0, r0, #8
    3442:	3101      	adds	r1, #1
    3444:	5c59      	ldrb	r1, [r3, r1]
    3446:	4301      	orrs	r1, r0
    3448:	2042      	movs	r0, #66	; 0x42
    344a:	5211      	strh	r1, [r2, r0]
	
	usRegInputBuf[36] = ( ((uint16_t)mbConfig2[60]<<8) | (uint16_t)mbConfig2[61] );	//	Humidade	Float 1/2 
    344c:	213c      	movs	r1, #60	; 0x3c
    344e:	5c58      	ldrb	r0, [r3, r1]
    3450:	0200      	lsls	r0, r0, #8
    3452:	3101      	adds	r1, #1
    3454:	5c59      	ldrb	r1, [r3, r1]
    3456:	4301      	orrs	r1, r0
    3458:	2048      	movs	r0, #72	; 0x48
    345a:	5211      	strh	r1, [r2, r0]
	usRegInputBuf[37] = ( ((uint16_t)mbConfig2[62]<<8) | (uint16_t)mbConfig2[63] );	//	Humidade	Float 2/2 
    345c:	213e      	movs	r1, #62	; 0x3e
    345e:	5c59      	ldrb	r1, [r3, r1]
    3460:	0209      	lsls	r1, r1, #8
    3462:	3809      	subs	r0, #9
    3464:	5c1b      	ldrb	r3, [r3, r0]
    3466:	430b      	orrs	r3, r1
    3468:	214a      	movs	r1, #74	; 0x4a
    346a:	5253      	strh	r3, [r2, r1]
    346c:	e00d      	b.n	348a <main+0x19a>
		
		
		switch(mb_status)
		{
			case MB_ENOERR:  /*!< no error. */
			MB_ENOERR_counter += 1;
    346e:	f240 1348 	movw	r3, #328	; 0x148
    3472:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3476:	8b1a      	ldrh	r2, [r3, #24]
    3478:	3201      	adds	r2, #1
    347a:	831a      	strh	r2, [r3, #24]
		
					
				
				
		//----------------------------------------------------------// Measurement
		if ( take_measurement >= 1 ) 
    347c:	f240 1348 	movw	r3, #328	; 0x148
    3480:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3484:	781b      	ldrb	r3, [r3, #0]
    3486:	2b00      	cmp	r3, #0
    3488:	d147      	bne.n	351a <main+0x22a>
		mb_status = eMBPoll();     // aqui entramos no Modbus para verificar se tem alguma mensagem
    348a:	f241 230f 	movw	r3, #4623	; 0x120f
    348e:	f2c0 0300 	movt	r3, #0
    3492:	4798      	blx	r3
    3494:	f240 4360 	movw	r3, #1120	; 0x460
    3498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    349c:	7018      	strb	r0, [r3, #0]
		switch(mb_status)
    349e:	2807      	cmp	r0, #7
    34a0:	d8ec      	bhi.n	347c <main+0x18c>
    34a2:	0080      	lsls	r0, r0, #2
    34a4:	4ba8      	ldr	r3, [pc, #672]	; (3748 <main+0x458>)
    34a6:	581b      	ldr	r3, [r3, r0]
    34a8:	469f      	mov	pc, r3
			MB_ENOREG_counter += 1;
    34aa:	f240 1348 	movw	r3, #328	; 0x148
    34ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34b2:	8b5a      	ldrh	r2, [r3, #26]
    34b4:	3201      	adds	r2, #1
    34b6:	835a      	strh	r2, [r3, #26]
			break;
    34b8:	e7e0      	b.n	347c <main+0x18c>
			MB_EINVAL_counter += 1;
    34ba:	f240 1348 	movw	r3, #328	; 0x148
    34be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34c2:	8b9a      	ldrh	r2, [r3, #28]
    34c4:	3201      	adds	r2, #1
    34c6:	839a      	strh	r2, [r3, #28]
			break;
    34c8:	e7d8      	b.n	347c <main+0x18c>
			MB_EPORTERR_counter += 1;
    34ca:	f240 1348 	movw	r3, #328	; 0x148
    34ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34d2:	8bda      	ldrh	r2, [r3, #30]
    34d4:	3201      	adds	r2, #1
    34d6:	83da      	strh	r2, [r3, #30]
			break;
    34d8:	e7d0      	b.n	347c <main+0x18c>
			MB_ENORES_counter += 1;
    34da:	f240 1348 	movw	r3, #328	; 0x148
    34de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34e2:	8c1a      	ldrh	r2, [r3, #32]
    34e4:	3201      	adds	r2, #1
    34e6:	841a      	strh	r2, [r3, #32]
			break;
    34e8:	e7c8      	b.n	347c <main+0x18c>
			MB_EIO_counter += 1;
    34ea:	f240 1348 	movw	r3, #328	; 0x148
    34ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34f2:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
    34f4:	3201      	adds	r2, #1
    34f6:	845a      	strh	r2, [r3, #34]	; 0x22
			break;
    34f8:	e7c0      	b.n	347c <main+0x18c>
			MB_EILLSTATE_counter += 1;
    34fa:	f240 1348 	movw	r3, #328	; 0x148
    34fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3502:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    3504:	3201      	adds	r2, #1
    3506:	849a      	strh	r2, [r3, #36]	; 0x24
			break;
    3508:	e7b8      	b.n	347c <main+0x18c>
			MB_ETIMEDOUT_counter += 1;
    350a:	f240 1348 	movw	r3, #328	; 0x148
    350e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3512:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    3514:	3201      	adds	r2, #1
    3516:	84da      	strh	r2, [r3, #38]	; 0x26
			break;
    3518:	e7b0      	b.n	347c <main+0x18c>
		{			
									
			Contador_Modbus =  MB_ETIMEDOUT_counter
			+ MB_EILLSTATE_counter
    351a:	f240 1448 	movw	r4, #328	; 0x148
    351e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3522:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    3524:	8ca2      	ldrh	r2, [r4, #36]	; 0x24
    3526:	189b      	adds	r3, r3, r2
    3528:	b29b      	uxth	r3, r3
			+ MB_EIO_counter
    352a:	8c62      	ldrh	r2, [r4, #34]	; 0x22
    352c:	189b      	adds	r3, r3, r2
    352e:	b29b      	uxth	r3, r3
			+ MB_ENORES_counter
    3530:	8c22      	ldrh	r2, [r4, #32]
    3532:	189b      	adds	r3, r3, r2
    3534:	b29b      	uxth	r3, r3
			+ MB_EPORTERR_counter
    3536:	8be2      	ldrh	r2, [r4, #30]
    3538:	189b      	adds	r3, r3, r2
    353a:	b29b      	uxth	r3, r3
			+ MB_EINVAL_counter
    353c:	8ba2      	ldrh	r2, [r4, #28]
    353e:	189b      	adds	r3, r3, r2
    3540:	b29b      	uxth	r3, r3
			+ MB_ENOREG_counter;		
    3542:	8b62      	ldrh	r2, [r4, #26]
    3544:	189b      	adds	r3, r3, r2
			Contador_Modbus =  MB_ETIMEDOUT_counter
    3546:	f240 0284 	movw	r2, #132	; 0x84
    354a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    354e:	8013      	strh	r3, [r2, #0]
				sht4x_order_measurement(SHT4X_ADDRESS);
			#endif
			
			#ifdef SHT3X_UTILIZED
								
				sensorStatus = sht3x_read_measurement(SHT3X_ADDRESS, &measured_temperature, &measured_humidity);
    3550:	f240 4288 	movw	r2, #1160	; 0x488
    3554:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3558:	f240 4168 	movw	r1, #1128	; 0x468
    355c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3560:	2044      	movs	r0, #68	; 0x44
    3562:	f244 236b 	movw	r3, #17003	; 0x426b
    3566:	f2c0 0300 	movt	r3, #0
    356a:	4798      	blx	r3
    356c:	2328      	movs	r3, #40	; 0x28
    356e:	54e0      	strb	r0, [r4, r3]
									
			
			// Analisa se o Status do Sensor SHT35 esta em um estado de erro, ou seja no  igual a zero. Se for diferente contamos quantas vezes esse erro aconteceu continumanete.
			// Se este erro aconteceu mais que 5 vezes, nos nao resetamos o Watch Dog e ele vai exploidir e resetar tudo inclusive o sensor SHT35.
			
			if (sensorStatus == 0)
    3570:	2800      	cmp	r0, #0
    3572:	d177      	bne.n	3664 <main+0x374>
			{
				Cont_Status_SHt35 = 0;
    3574:	2100      	movs	r1, #0
    3576:	2229      	movs	r2, #41	; 0x29
    3578:	54a1      	strb	r1, [r4, r2]
			} else
			{
				Cont_Status_SHt35 = Cont_Status_SHt35 + 1;				
			}
			
			if ( Cont_Status_SHt35 > 5)
    357a:	f240 1348 	movw	r3, #328	; 0x148
    357e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3582:	2229      	movs	r2, #41	; 0x29
    3584:	5c9b      	ldrb	r3, [r3, r2]
    3586:	2b05      	cmp	r3, #5
    3588:	d908      	bls.n	359c <main+0x2ac>
			{
				Flag_Sht35 = 1;
    358a:	f240 1348 	movw	r3, #328	; 0x148
    358e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3592:	3a28      	subs	r2, #40	; 0x28
    3594:	212a      	movs	r1, #42	; 0x2a
    3596:	545a      	strb	r2, [r3, r1]
				Flag_Rec = 1;
    3598:	3101      	adds	r1, #1
    359a:	545a      	strb	r2, [r3, r1]
			}
			
									
			
			// Analisa se o valor da Umidade esta se repetindo.			
			if (measured_humidity == Umidade_Compara) 
    359c:	f240 4388 	movw	r3, #1160	; 0x488
    35a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35a4:	681e      	ldr	r6, [r3, #0]
    35a6:	685f      	ldr	r7, [r3, #4]
    35a8:	f240 1348 	movw	r3, #328	; 0x148
    35ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    35b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    35b4:	f244 3495 	movw	r4, #17301	; 0x4395
    35b8:	f2c0 0400 	movt	r4, #0
    35bc:	0030      	movs	r0, r6
    35be:	0039      	movs	r1, r7
    35c0:	47a0      	blx	r4
    35c2:	2800      	cmp	r0, #0
    35c4:	d057      	beq.n	3676 <main+0x386>
			{ 
				Umidade_Contador = Umidade_Contador + 1;
    35c6:	f240 1348 	movw	r3, #328	; 0x148
    35ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ce:	2138      	movs	r1, #56	; 0x38
    35d0:	5c5a      	ldrb	r2, [r3, r1]
    35d2:	3201      	adds	r2, #1
    35d4:	545a      	strb	r2, [r3, r1]
			}
				
				
			//measured_temperature = 25; // Adicionado para testar o valor travado
			// Analisa se o valor da Temperatura esta se repetindo.
			if (measured_temperature == Temperatura_Compara)
    35d6:	f240 4368 	movw	r3, #1128	; 0x468
    35da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35de:	681e      	ldr	r6, [r3, #0]
    35e0:	685f      	ldr	r7, [r3, #4]
    35e2:	f240 1348 	movw	r3, #328	; 0x148
    35e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    35ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    35ee:	f244 3495 	movw	r4, #17301	; 0x4395
    35f2:	f2c0 0400 	movt	r4, #0
    35f6:	0030      	movs	r0, r6
    35f8:	0039      	movs	r1, r7
    35fa:	47a0      	blx	r4
    35fc:	2800      	cmp	r0, #0
    35fe:	d044      	beq.n	368a <main+0x39a>
			{
				Temperatura_Contador = Temperatura_Contador + 1;
    3600:	f240 1348 	movw	r3, #328	; 0x148
    3604:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3608:	2148      	movs	r1, #72	; 0x48
    360a:	5c5a      	ldrb	r2, [r3, r1]
    360c:	3201      	adds	r2, #1
    360e:	545a      	strb	r2, [r3, r1]
				Temperatura_Compara = measured_temperature;
			}
				
								
			
			if (measurementNumber >= MOVING_AVERAGE_SIZE)
    3610:	f240 1348 	movw	r3, #328	; 0x148
    3614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3618:	2249      	movs	r2, #73	; 0x49
    361a:	5c9b      	ldrb	r3, [r3, r2]
    361c:	2b02      	cmp	r3, #2
    361e:	d905      	bls.n	362c <main+0x33c>
			{
				measurementNumber = 0;
    3620:	f240 1348 	movw	r3, #328	; 0x148
    3624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3628:	2100      	movs	r1, #0
    362a:	5499      	strb	r1, [r3, r2]
			}
			
			
			// Media movel da Temperature
			temperatureMovingAverage[measurementNumber] = measured_temperature;
    362c:	f240 1348 	movw	r3, #328	; 0x148
    3630:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3634:	2249      	movs	r2, #73	; 0x49
    3636:	5c9b      	ldrb	r3, [r3, r2]
    3638:	4699      	mov	r9, r3
    363a:	00da      	lsls	r2, r3, #3
    363c:	f240 4328 	movw	r3, #1064	; 0x428
    3640:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3644:	469c      	mov	ip, r3
    3646:	4462      	add	r2, ip
    3648:	f240 4368 	movw	r3, #1128	; 0x468
    364c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3650:	6818      	ldr	r0, [r3, #0]
    3652:	6859      	ldr	r1, [r3, #4]
    3654:	6010      	str	r0, [r2, #0]
    3656:	6051      	str	r1, [r2, #4]
			measured_temperature = 0;
    3658:	2000      	movs	r0, #0
    365a:	2100      	movs	r1, #0
    365c:	6018      	str	r0, [r3, #0]
    365e:	6059      	str	r1, [r3, #4]
			for (uint8_t i = 0; i<(MOVING_AVERAGE_SIZE-measurementNumberBeginingOffset); i++)
    3660:	2500      	movs	r5, #0
    3662:	e034      	b.n	36ce <main+0x3de>
				Cont_Status_SHt35 = Cont_Status_SHt35 + 1;				
    3664:	f240 1348 	movw	r3, #328	; 0x148
    3668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    366c:	2129      	movs	r1, #41	; 0x29
    366e:	5c5a      	ldrb	r2, [r3, r1]
    3670:	3201      	adds	r2, #1
    3672:	545a      	strb	r2, [r3, r1]
    3674:	e781      	b.n	357a <main+0x28a>
				Umidade_Contador = 0; 
    3676:	f240 1348 	movw	r3, #328	; 0x148
    367a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    367e:	2100      	movs	r1, #0
    3680:	2238      	movs	r2, #56	; 0x38
    3682:	5499      	strb	r1, [r3, r2]
				Umidade_Compara = measured_humidity;
    3684:	631e      	str	r6, [r3, #48]	; 0x30
    3686:	635f      	str	r7, [r3, #52]	; 0x34
    3688:	e7a5      	b.n	35d6 <main+0x2e6>
				Temperatura_Contador = 0;
    368a:	f240 1348 	movw	r3, #328	; 0x148
    368e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3692:	2100      	movs	r1, #0
    3694:	2248      	movs	r2, #72	; 0x48
    3696:	5499      	strb	r1, [r3, r2]
				Temperatura_Compara = measured_temperature;
    3698:	641e      	str	r6, [r3, #64]	; 0x40
    369a:	645f      	str	r7, [r3, #68]	; 0x44
    369c:	e7b8      	b.n	3610 <main+0x320>
			{
				measured_temperature += temperatureMovingAverage[i];
    369e:	00eb      	lsls	r3, r5, #3
    36a0:	f240 4228 	movw	r2, #1064	; 0x428
    36a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    36a8:	4694      	mov	ip, r2
    36aa:	4463      	add	r3, ip
    36ac:	681a      	ldr	r2, [r3, #0]
    36ae:	685b      	ldr	r3, [r3, #4]
    36b0:	f240 4468 	movw	r4, #1128	; 0x468
    36b4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    36b8:	f245 0661 	movw	r6, #20577	; 0x5061
    36bc:	f2c0 0600 	movt	r6, #0
    36c0:	6820      	ldr	r0, [r4, #0]
    36c2:	6861      	ldr	r1, [r4, #4]
    36c4:	47b0      	blx	r6
    36c6:	6020      	str	r0, [r4, #0]
    36c8:	6061      	str	r1, [r4, #4]
			for (uint8_t i = 0; i<(MOVING_AVERAGE_SIZE-measurementNumberBeginingOffset); i++)
    36ca:	3501      	adds	r5, #1
    36cc:	b2ed      	uxtb	r5, r5
    36ce:	f240 0384 	movw	r3, #132	; 0x84
    36d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    36d6:	789f      	ldrb	r7, [r3, #2]
    36d8:	2403      	movs	r4, #3
    36da:	1be4      	subs	r4, r4, r7
    36dc:	42a5      	cmp	r5, r4
    36de:	dbde      	blt.n	369e <main+0x3ae>
			}
			measured_temperature = ( measured_temperature/((double)(MOVING_AVERAGE_SIZE - measurementNumberBeginingOffset)) );
    36e0:	f646 3375 	movw	r3, #27509	; 0x6b75
    36e4:	f2c0 0300 	movt	r3, #0
    36e8:	0020      	movs	r0, r4
    36ea:	4798      	blx	r3
    36ec:	0002      	movs	r2, r0
    36ee:	000b      	movs	r3, r1
    36f0:	9200      	str	r2, [sp, #0]
    36f2:	9301      	str	r3, [sp, #4]
    36f4:	f240 4568 	movw	r5, #1128	; 0x468
    36f8:	f2c2 0500 	movt	r5, #8192	; 0x2000
    36fc:	f245 7621 	movw	r6, #22305	; 0x5721
    3700:	f2c0 0600 	movt	r6, #0
    3704:	6828      	ldr	r0, [r5, #0]
    3706:	6869      	ldr	r1, [r5, #4]
    3708:	47b0      	blx	r6
    370a:	0002      	movs	r2, r0
    370c:	000b      	movs	r3, r1
    370e:	9202      	str	r2, [sp, #8]
    3710:	9303      	str	r3, [sp, #12]
    3712:	602a      	str	r2, [r5, #0]
    3714:	606b      	str	r3, [r5, #4]
			
			
			// Media movel da Humidity
			humidityMovingAverage[measurementNumber] = measured_humidity;
    3716:	464b      	mov	r3, r9
    3718:	00da      	lsls	r2, r3, #3
    371a:	f240 4370 	movw	r3, #1136	; 0x470
    371e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3722:	469c      	mov	ip, r3
    3724:	4462      	add	r2, ip
    3726:	f240 4388 	movw	r3, #1160	; 0x488
    372a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    372e:	6818      	ldr	r0, [r3, #0]
    3730:	6859      	ldr	r1, [r3, #4]
    3732:	6010      	str	r0, [r2, #0]
    3734:	6051      	str	r1, [r2, #4]
			measured_humidity = 0;
    3736:	2000      	movs	r0, #0
    3738:	2100      	movs	r1, #0
    373a:	6018      	str	r0, [r3, #0]
    373c:	6059      	str	r1, [r3, #4]
			for (uint8_t i = 0; i<(MOVING_AVERAGE_SIZE-measurementNumberBeginingOffset); i++)
    373e:	2500      	movs	r5, #0
    3740:	46b8      	mov	r8, r7
    3742:	0027      	movs	r7, r4
    3744:	e01a      	b.n	377c <main+0x48c>
    3746:	46c0      	nop			; (mov r8, r8)
    3748:	000071c4 	.word	0x000071c4
			{
				measured_humidity += humidityMovingAverage[i];
    374c:	00eb      	lsls	r3, r5, #3
    374e:	f240 4270 	movw	r2, #1136	; 0x470
    3752:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3756:	4694      	mov	ip, r2
    3758:	4463      	add	r3, ip
    375a:	681a      	ldr	r2, [r3, #0]
    375c:	685b      	ldr	r3, [r3, #4]
    375e:	f240 4688 	movw	r6, #1160	; 0x488
    3762:	f2c2 0600 	movt	r6, #8192	; 0x2000
    3766:	f245 0461 	movw	r4, #20577	; 0x5061
    376a:	f2c0 0400 	movt	r4, #0
    376e:	6830      	ldr	r0, [r6, #0]
    3770:	6871      	ldr	r1, [r6, #4]
    3772:	47a0      	blx	r4
    3774:	6030      	str	r0, [r6, #0]
    3776:	6071      	str	r1, [r6, #4]
			for (uint8_t i = 0; i<(MOVING_AVERAGE_SIZE-measurementNumberBeginingOffset); i++)
    3778:	3501      	adds	r5, #1
    377a:	b2ed      	uxtb	r5, r5
    377c:	42af      	cmp	r7, r5
    377e:	dce5      	bgt.n	374c <main+0x45c>
    3780:	4647      	mov	r7, r8
			}
			measured_humidity = ( measured_humidity/((double)(MOVING_AVERAGE_SIZE - measurementNumberBeginingOffset)) );
    3782:	f240 4688 	movw	r6, #1160	; 0x488
    3786:	f2c2 0600 	movt	r6, #8192	; 0x2000
    378a:	f245 7421 	movw	r4, #22305	; 0x5721
    378e:	f2c0 0400 	movt	r4, #0
    3792:	9a00      	ldr	r2, [sp, #0]
    3794:	9b01      	ldr	r3, [sp, #4]
    3796:	6830      	ldr	r0, [r6, #0]
    3798:	6871      	ldr	r1, [r6, #4]
    379a:	47a0      	blx	r4
    379c:	0004      	movs	r4, r0
    379e:	000d      	movs	r5, r1
    37a0:	6034      	str	r4, [r6, #0]
    37a2:	6075      	str	r5, [r6, #4]
			
			
			measurementNumber++;
    37a4:	f240 1248 	movw	r2, #328	; 0x148
    37a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37ac:	464b      	mov	r3, r9
    37ae:	3301      	adds	r3, #1
    37b0:	2149      	movs	r1, #73	; 0x49
    37b2:	5453      	strb	r3, [r2, r1]
			
			
			
			if (measurementNumberBeginingOffset>0)
    37b4:	b12f      	cbz	r7, 37c2 <main+0x4d2>
			{
				measurementNumberBeginingOffset--;
    37b6:	f240 0284 	movw	r2, #132	; 0x84
    37ba:	f2c2 0200 	movt	r2, #8192	; 0x2000
    37be:	1e7b      	subs	r3, r7, #1
    37c0:	7093      	strb	r3, [r2, #2]
			}
			
						
			// Ajuste das Variaveis de Calibrao da Temperature ( B ganho float ) e ( A offset float )	
			
			temperatureC.f = ( ( ((float)measured_temperature)*temperatureB.f ) + temperatureA.f );   //  equao ... Temperatura Ajustada  = Temperatura * Ganho ( B )  - Offset ( A ) 
    37c2:	f646 439d 	movw	r3, #27805	; 0x6c9d
    37c6:	f2c0 0300 	movt	r3, #0
    37ca:	9802      	ldr	r0, [sp, #8]
    37cc:	9903      	ldr	r1, [sp, #12]
    37ce:	4798      	blx	r3
    37d0:	f240 43c0 	movw	r3, #1216	; 0x4c0
    37d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37d8:	6819      	ldr	r1, [r3, #0]
    37da:	f644 1381 	movw	r3, #18817	; 0x4981
    37de:	f2c0 0300 	movt	r3, #0
    37e2:	4798      	blx	r3
    37e4:	f240 43e0 	movw	r3, #1248	; 0x4e0
    37e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    37ec:	6819      	ldr	r1, [r3, #0]
    37ee:	f244 532d 	movw	r3, #17709	; 0x452d
    37f2:	f2c0 0300 	movt	r3, #0
    37f6:	4798      	blx	r3
    37f8:	1c06      	adds	r6, r0, #0
    37fa:	f240 4364 	movw	r3, #1124	; 0x464
    37fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3802:	6018      	str	r0, [r3, #0]

			if (temperatureC.f < MINIMUM_TEMPERATURE)
    3804:	f244 4315 	movw	r3, #17429	; 0x4415
    3808:	f2c0 0300 	movt	r3, #0
    380c:	2100      	movs	r1, #0
    380e:	f2cc 2120 	movt	r1, #49696	; 0xc220
    3812:	4798      	blx	r3
    3814:	2800      	cmp	r0, #0
    3816:	d100      	bne.n	381a <main+0x52a>
    3818:	e19a      	b.n	3b50 <main+0x860>
			{
				temperatureC.f = MINIMUM_TEMPERATURE;
    381a:	f240 4364 	movw	r3, #1124	; 0x464
    381e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3822:	2200      	movs	r2, #0
    3824:	f2cc 2220 	movt	r2, #49696	; 0xc220
    3828:	601a      	str	r2, [r3, #0]
			
								
			
			// Ajuste das Variaveis de Calibrao da Umidade ( B ganho float ) e ( A offset float )	
			
			humidity.f = ( ( ((float)measured_humidity)*humidityB.f ) + humidityA.f ); //  equao ... Umidade Ajustada  = Umidade * Ganho ( B )  + Offset ( A ) 
    382a:	f646 439d 	movw	r3, #27805	; 0x6c9d
    382e:	f2c0 0300 	movt	r3, #0
    3832:	0020      	movs	r0, r4
    3834:	0029      	movs	r1, r5
    3836:	4798      	blx	r3
    3838:	f240 43c4 	movw	r3, #1220	; 0x4c4
    383c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3840:	6819      	ldr	r1, [r3, #0]
    3842:	f644 1381 	movw	r3, #18817	; 0x4981
    3846:	f2c0 0300 	movt	r3, #0
    384a:	4798      	blx	r3
    384c:	f240 4340 	movw	r3, #1088	; 0x440
    3850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3854:	6819      	ldr	r1, [r3, #0]
    3856:	f244 532d 	movw	r3, #17709	; 0x452d
    385a:	f2c0 0300 	movt	r3, #0
    385e:	4798      	blx	r3
    3860:	1c04      	adds	r4, r0, #0
    3862:	f240 4390 	movw	r3, #1168	; 0x490
    3866:	f2c2 0300 	movt	r3, #8192	; 0x2000
    386a:	6018      	str	r0, [r3, #0]

			if (humidity.f < MINIMUM_HUMIDITY)
    386c:	f244 4315 	movw	r3, #17429	; 0x4415
    3870:	f2c0 0300 	movt	r3, #0
    3874:	2100      	movs	r1, #0
    3876:	4798      	blx	r3
    3878:	2800      	cmp	r0, #0
    387a:	d000      	beq.n	387e <main+0x58e>
    387c:	e17d      	b.n	3b7a <main+0x88a>
			{
				humidity.f = MINIMUM_HUMIDITY;
			}
			else if (humidity.f > MAXIMUM_HUMIDITY)
    387e:	f244 433d 	movw	r3, #17469	; 0x443d
    3882:	f2c0 0300 	movt	r3, #0
    3886:	2100      	movs	r1, #0
    3888:	f2c4 21c8 	movt	r1, #17096	; 0x42c8
    388c:	1c20      	adds	r0, r4, #0
    388e:	4798      	blx	r3
    3890:	b138      	cbz	r0, 38a2 <main+0x5b2>
			{
				humidity.f = MAXIMUM_HUMIDITY;
    3892:	f240 4390 	movw	r3, #1168	; 0x490
    3896:	f2c2 0300 	movt	r3, #8192	; 0x2000
    389a:	2200      	movs	r2, #0
    389c:	f2c4 22c8 	movt	r2, #17096	; 0x42c8
    38a0:	601a      	str	r2, [r3, #0]
			};
			
			
			// --- Aqui calcula a temperatura em Kelvin e Farenhigt
			
			temperatureK.f = temperatureC.f + 273.15;
    38a2:	f240 4364 	movw	r3, #1124	; 0x464
    38a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38aa:	681b      	ldr	r3, [r3, #0]
    38ac:	1c1a      	adds	r2, r3, #0
    38ae:	f646 33f9 	movw	r3, #27641	; 0x6bf9
    38b2:	f2c0 0300 	movt	r3, #0
    38b6:	9205      	str	r2, [sp, #20]
    38b8:	1c10      	adds	r0, r2, #0
    38ba:	4798      	blx	r3
    38bc:	f245 0561 	movw	r5, #20577	; 0x5061
    38c0:	f2c0 0500 	movt	r5, #0
    38c4:	f246 6266 	movw	r2, #26214	; 0x6666
    38c8:	f2c6 6266 	movt	r2, #26214	; 0x6666
    38cc:	f241 2366 	movw	r3, #4710	; 0x1266
    38d0:	f2c4 0371 	movt	r3, #16497	; 0x4071
    38d4:	9000      	str	r0, [sp, #0]
    38d6:	9101      	str	r1, [sp, #4]
    38d8:	47a8      	blx	r5
    38da:	f646 449d 	movw	r4, #27805	; 0x6c9d
    38de:	f2c0 0400 	movt	r4, #0
    38e2:	47a0      	blx	r4
    38e4:	1c06      	adds	r6, r0, #0
    38e6:	f240 43dc 	movw	r3, #1244	; 0x4dc
    38ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38ee:	6018      	str	r0, [r3, #0]
			temperatureF.f = ( (temperatureC.f * 1.8) + 32.0);
    38f0:	f645 7771 	movw	r7, #24433	; 0x5f71
    38f4:	f2c0 0700 	movt	r7, #0
    38f8:	f64c 42cd 	movw	r2, #52429	; 0xcccd
    38fc:	f6cc 42cc 	movt	r2, #52428	; 0xcccc
    3900:	f64c 43cc 	movw	r3, #52428	; 0xcccc
    3904:	f6c3 73fc 	movt	r3, #16380	; 0x3ffc
    3908:	9800      	ldr	r0, [sp, #0]
    390a:	9901      	ldr	r1, [sp, #4]
    390c:	47b8      	blx	r7
    390e:	2200      	movs	r2, #0
    3910:	2300      	movs	r3, #0
    3912:	f2c4 0340 	movt	r3, #16448	; 0x4040
    3916:	47a8      	blx	r5
    3918:	47a0      	blx	r4
    391a:	f240 43cc 	movw	r3, #1228	; 0x4cc
    391e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3922:	9002      	str	r0, [sp, #8]
    3924:	6018      	str	r0, [r3, #0]
									
			
			// --- Se o sensor esta OK, os valores no endereo Modbus RTU podem ser atualizados, caso contrario se mantem o valor que ja estava la, antes do sensor apresentar um erro.
			
			if ( sensorStatus == 0)
    3926:	f240 1348 	movw	r3, #328	; 0x148
    392a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    392e:	2228      	movs	r2, #40	; 0x28
    3930:	5c9b      	ldrb	r3, [r3, r2]
    3932:	2b00      	cmp	r3, #0
    3934:	d000      	beq.n	3938 <main+0x648>
    3936:	e0ba      	b.n	3aae <main+0x7be>
			
			{
				
				// Passando os Valores para a tabela Modbus
				// Abaixo valores em Float
				usRegInputBuf[30] =	temperatureK.half.ms;					// Kelvin		 K
    3938:	f240 43dc 	movw	r3, #1244	; 0x4dc
    393c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3940:	885a      	ldrh	r2, [r3, #2]
    3942:	f240 149c 	movw	r4, #412	; 0x19c
    3946:	f2c2 0400 	movt	r4, #8192	; 0x2000
    394a:	87a2      	strh	r2, [r4, #60]	; 0x3c
				usRegInputBuf[31] =	temperatureK.half.ls;					// Kelvin		 K
    394c:	881b      	ldrh	r3, [r3, #0]
    394e:	87e3      	strh	r3, [r4, #62]	; 0x3e
				usRegInputBuf[32] =	temperatureC.half.ms;					// Celsius		 C
    3950:	f240 4364 	movw	r3, #1124	; 0x464
    3954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3958:	8859      	ldrh	r1, [r3, #2]
    395a:	2240      	movs	r2, #64	; 0x40
    395c:	52a1      	strh	r1, [r4, r2]
				usRegInputBuf[33] =	temperatureC.half.ls;					// Celsius		 C
    395e:	881a      	ldrh	r2, [r3, #0]
    3960:	2342      	movs	r3, #66	; 0x42
    3962:	52e2      	strh	r2, [r4, r3]
				usRegInputBuf[34] =	temperatureF.half.ms;					// Fahrenheit	 F
    3964:	f240 43cc 	movw	r3, #1228	; 0x4cc
    3968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    396c:	8859      	ldrh	r1, [r3, #2]
    396e:	2244      	movs	r2, #68	; 0x44
    3970:	52a1      	strh	r1, [r4, r2]
				usRegInputBuf[35] =	temperatureF.half.ls;					// Fahrenheit	 F
    3972:	881a      	ldrh	r2, [r3, #0]
    3974:	2346      	movs	r3, #70	; 0x46
    3976:	52e2      	strh	r2, [r4, r3]
				usRegInputBuf[36] =	humidity.half.ms;						// humidity		 %
    3978:	f240 4790 	movw	r7, #1168	; 0x490
    397c:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3980:	887a      	ldrh	r2, [r7, #2]
    3982:	3302      	adds	r3, #2
    3984:	52e2      	strh	r2, [r4, r3]
				usRegInputBuf[37] =	humidity.half.ls;						// humidity		 %
    3986:	883b      	ldrh	r3, [r7, #0]
    3988:	254a      	movs	r5, #74	; 0x4a
    398a:	5363      	strh	r3, [r4, r5]
				
				//Abaixo valores em Inteiros
				usRegInputBuf[38] = temperatureK.f * 50.0;					// Kelvin		 K
    398c:	f646 3af9 	movw	sl, #27641	; 0x6bf9
    3990:	f2c0 0a00 	movt	sl, #0
    3994:	1c30      	adds	r0, r6, #0
    3996:	47d0      	blx	sl
    3998:	f645 7971 	movw	r9, #24433	; 0x5f71
    399c:	f2c0 0900 	movt	r9, #0
    39a0:	2200      	movs	r2, #0
    39a2:	2300      	movs	r3, #0
    39a4:	f2c4 0349 	movt	r3, #16457	; 0x4049
    39a8:	47c8      	blx	r9
    39aa:	f244 48f1 	movw	r8, #17649	; 0x44f1
    39ae:	f2c0 0800 	movt	r8, #0
    39b2:	47c0      	blx	r8
    39b4:	234c      	movs	r3, #76	; 0x4c
    39b6:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[39] = temperatureC.f * 100.0;					// Celsius		 C
    39b8:	2200      	movs	r2, #0
    39ba:	2300      	movs	r3, #0
    39bc:	f2c4 0359 	movt	r3, #16473	; 0x4059
    39c0:	9800      	ldr	r0, [sp, #0]
    39c2:	9901      	ldr	r1, [sp, #4]
    39c4:	47c8      	blx	r9
    39c6:	47c0      	blx	r8
    39c8:	234e      	movs	r3, #78	; 0x4e
    39ca:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[40] = temperatureF.f * 50.0;					// Fahrenheit    F
    39cc:	9802      	ldr	r0, [sp, #8]
    39ce:	47d0      	blx	sl
    39d0:	2200      	movs	r2, #0
    39d2:	2300      	movs	r3, #0
    39d4:	f2c4 0349 	movt	r3, #16457	; 0x4049
    39d8:	47c8      	blx	r9
    39da:	47c0      	blx	r8
    39dc:	2350      	movs	r3, #80	; 0x50
    39de:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[41] = humidity.f * 100.0;						// humidity		 %
    39e0:	6839      	ldr	r1, [r7, #0]
    39e2:	9100      	str	r1, [sp, #0]
    39e4:	1c08      	adds	r0, r1, #0
    39e6:	47d0      	blx	sl
    39e8:	2200      	movs	r2, #0
    39ea:	2300      	movs	r3, #0
    39ec:	f2c4 0359 	movt	r3, #16473	; 0x4059
    39f0:	47c8      	blx	r9
    39f2:	47c0      	blx	r8
    39f4:	2352      	movs	r3, #82	; 0x52
    39f6:	52e0      	strh	r0, [r4, r3]
				
				//Abaixo valores
				usRegInputBuf[42] = (int16_t)(temperatureK.f);											// Kelvin		 K
    39f8:	f644 6af9 	movw	sl, #20217	; 0x4ef9
    39fc:	f2c0 0a00 	movt	sl, #0
    3a00:	1c30      	adds	r0, r6, #0
    3a02:	47d0      	blx	sl
    3a04:	b200      	sxth	r0, r0
    3a06:	2354      	movs	r3, #84	; 0x54
    3a08:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[43] = (uint16_t)((temperatureK.f - (int16_t)(temperatureK.f)) * 1000);	// Kelvin		 K
    3a0a:	f644 7935 	movw	r9, #20277	; 0x4f35
    3a0e:	f2c0 0900 	movt	r9, #0
    3a12:	47c8      	blx	r9
    3a14:	1c01      	adds	r1, r0, #0
    3a16:	f644 38d9 	movw	r8, #19417	; 0x4bd9
    3a1a:	f2c0 0800 	movt	r8, #0
    3a1e:	1c30      	adds	r0, r6, #0
    3a20:	47c0      	blx	r8
    3a22:	f644 1781 	movw	r7, #18817	; 0x4981
    3a26:	f2c0 0700 	movt	r7, #0
    3a2a:	2100      	movs	r1, #0
    3a2c:	f2c4 417a 	movt	r1, #17530	; 0x447a
    3a30:	47b8      	blx	r7
    3a32:	f244 46c1 	movw	r6, #17601	; 0x44c1
    3a36:	f2c0 0600 	movt	r6, #0
    3a3a:	47b0      	blx	r6
    3a3c:	2356      	movs	r3, #86	; 0x56
    3a3e:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[44] = (int16_t)(temperatureC.f);											// Celsius		?C
    3a40:	9805      	ldr	r0, [sp, #20]
    3a42:	47d0      	blx	sl
    3a44:	b200      	sxth	r0, r0
    3a46:	2358      	movs	r3, #88	; 0x58
    3a48:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[45] = ((temperatureC.f - (int16_t)(temperatureC.f)) * 1000);	            // Celsius		?C
    3a4a:	47c8      	blx	r9
    3a4c:	1c01      	adds	r1, r0, #0
    3a4e:	9805      	ldr	r0, [sp, #20]
    3a50:	47c0      	blx	r8
    3a52:	2100      	movs	r1, #0
    3a54:	f2c4 417a 	movt	r1, #17530	; 0x447a
    3a58:	47b8      	blx	r7
    3a5a:	47b0      	blx	r6
    3a5c:	235a      	movs	r3, #90	; 0x5a
    3a5e:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[46] = (int16_t)(temperatureF.f);											// Fahrenheit	?F
    3a60:	9802      	ldr	r0, [sp, #8]
    3a62:	47d0      	blx	sl
    3a64:	b200      	sxth	r0, r0
    3a66:	235c      	movs	r3, #92	; 0x5c
    3a68:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[47] = ((temperatureF.f - (int16_t)(temperatureF.f)) * 1000);	            // Fahrenheit	?F
    3a6a:	47c8      	blx	r9
    3a6c:	1c01      	adds	r1, r0, #0
    3a6e:	9802      	ldr	r0, [sp, #8]
    3a70:	47c0      	blx	r8
    3a72:	2100      	movs	r1, #0
    3a74:	f2c4 417a 	movt	r1, #17530	; 0x447a
    3a78:	47b8      	blx	r7
    3a7a:	47b0      	blx	r6
    3a7c:	235e      	movs	r3, #94	; 0x5e
    3a7e:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[48] = (int16_t)(humidity.f);                                              // humidity		%
    3a80:	9800      	ldr	r0, [sp, #0]
    3a82:	47d0      	blx	sl
    3a84:	b200      	sxth	r0, r0
    3a86:	2360      	movs	r3, #96	; 0x60
    3a88:	52e0      	strh	r0, [r4, r3]
				usRegInputBuf[49] = (uint16_t)((humidity.f - (int16_t)(humidity.f)) * 1000);			// humidity		%
    3a8a:	47c8      	blx	r9
    3a8c:	1c01      	adds	r1, r0, #0
    3a8e:	9800      	ldr	r0, [sp, #0]
    3a90:	47c0      	blx	r8
    3a92:	2100      	movs	r1, #0
    3a94:	f2c4 417a 	movt	r1, #17530	; 0x447a
    3a98:	47b8      	blx	r7
    3a9a:	47b0      	blx	r6
    3a9c:	2362      	movs	r3, #98	; 0x62
    3a9e:	52e0      	strh	r0, [r4, r3]
				
				Contador_loop_int = Contador_loop_int + 1;  // ( Temporario )
    3aa0:	f240 1348 	movw	r3, #328	; 0x148
    3aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3aa8:	5b5a      	ldrh	r2, [r3, r5]
    3aaa:	3201      	adds	r2, #1
    3aac:	535a      	strh	r2, [r3, r5]
			}
			
			
			//------- Aqui escrevemos o Status do Sensor no Modbus, isso ocorre mesmo que  a leitura do Status do sensor esteja ruim --------------
			
			usRegInputBuf[50] = Contador_loop_int;  // ( Temporario )
    3aae:	f240 139c 	movw	r3, #412	; 0x19c
    3ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ab6:	f240 1248 	movw	r2, #328	; 0x148
    3aba:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3abe:	214a      	movs	r1, #74	; 0x4a
    3ac0:	5a50      	ldrh	r0, [r2, r1]
    3ac2:	311a      	adds	r1, #26
    3ac4:	5258      	strh	r0, [r3, r1]
			usRegInputBuf[51] = Contador_Watchd_int;
    3ac6:	3918      	subs	r1, #24
    3ac8:	5a50      	ldrh	r0, [r2, r1]
    3aca:	311a      	adds	r1, #26
    3acc:	5258      	strh	r0, [r3, r1]
			usRegInputBuf[52] = Temperatura_Contador;
    3ace:	391e      	subs	r1, #30
    3ad0:	5c51      	ldrb	r1, [r2, r1]
    3ad2:	2068      	movs	r0, #104	; 0x68
    3ad4:	5219      	strh	r1, [r3, r0]
			usRegInputBuf[53] = Umidade_Contador;
    3ad6:	3830      	subs	r0, #48	; 0x30
    3ad8:	5c10      	ldrb	r0, [r2, r0]
    3ada:	246a      	movs	r4, #106	; 0x6a
    3adc:	5318      	strh	r0, [r3, r4]
			usRegInputBuf[54] = Cont_Status_SHt35;
    3ade:	3c41      	subs	r4, #65	; 0x41
    3ae0:	5d14      	ldrb	r4, [r2, r4]
    3ae2:	226c      	movs	r2, #108	; 0x6c
    3ae4:	529c      	strh	r4, [r3, r2]
						
			
			
			// ------ Se a temperatura ou a umidade se repetiu mais do que 25 X , uma flag  setada, para resetar o Watch Dog do processador.															 
				
			if ( (Temperatura_Contador >= 100) || (Umidade_Contador >= 100 ) ) // Aumentamos de 25 para 100 porque, a noite, 25  muito fcil de ocorrer
    3ae6:	2963      	cmp	r1, #99	; 0x63
    3ae8:	d801      	bhi.n	3aee <main+0x7fe>
    3aea:	2863      	cmp	r0, #99	; 0x63
    3aec:	d908      	bls.n	3b00 <main+0x810>
			{
				Flag_Temp_Umd_travado = 1;
    3aee:	f240 1348 	movw	r3, #328	; 0x148
    3af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3af6:	2201      	movs	r2, #1
    3af8:	214e      	movs	r1, #78	; 0x4e
    3afa:	545a      	strb	r2, [r3, r1]
				Flag_Rec = 1;
    3afc:	3923      	subs	r1, #35	; 0x23
    3afe:	545a      	strb	r2, [r3, r1]
			//	Flag_teste = 0;
			//}
						
			
			
			if ( Flag_Rec == 1 && Flag_Rec_Ativo == 0)   // Vamos salvar na memoria os dados da Temperatura e Umidade antes de resetar para resgatar os mesmos apos o reset
    3b00:	f240 1348 	movw	r3, #328	; 0x148
    3b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b08:	222b      	movs	r2, #43	; 0x2b
    3b0a:	5c9b      	ldrb	r3, [r3, r2]
    3b0c:	2b01      	cmp	r3, #1
    3b0e:	d03b      	beq.n	3b88 <main+0x898>
			}
			
			
			// ------ Se a Flag de Temperatura ou umidade estiver acionada, ou o Contador de Erro do SHT35 for > 5 do sensor estiver acionada, o watchdog ira explodir ou seja ira resetar o processador.
			
			if( ( Flag_Sht35 == 0 ) & ( Flag_Temp_Umd_travado == 0 ) )      // & ( Flag_teste == 0)
    3b10:	f240 1348 	movw	r3, #328	; 0x148
    3b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b18:	222a      	movs	r2, #42	; 0x2a
    3b1a:	5c99      	ldrb	r1, [r3, r2]
    3b1c:	424a      	negs	r2, r1
    3b1e:	414a      	adcs	r2, r1
    3b20:	214e      	movs	r1, #78	; 0x4e
    3b22:	5c59      	ldrb	r1, [r3, r1]
    3b24:	424b      	negs	r3, r1
    3b26:	414b      	adcs	r3, r1
    3b28:	4213      	tst	r3, r2
    3b2a:	d000      	beq.n	3b2e <main+0x83e>
    3b2c:	e082      	b.n	3c34 <main+0x944>
			//delay_ms(20);
			//gpio_set_pin_level(MB_CFG, FALSE);
			//delay_ms(20);
			
			
			take_measurement = 0;
    3b2e:	f240 1148 	movw	r1, #328	; 0x148
    3b32:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3b36:	2300      	movs	r3, #0
    3b38:	700b      	strb	r3, [r1, #0]
			timer_add_task(&TIMER_2, &TIMER_2_task1);
    3b3a:	3104      	adds	r1, #4
    3b3c:	f240 200c 	movw	r0, #524	; 0x20c
    3b40:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3b44:	f641 73c1 	movw	r3, #8129	; 0x1fc1
    3b48:	f2c0 0300 	movt	r3, #0
    3b4c:	4798      	blx	r3
    3b4e:	e49c      	b.n	348a <main+0x19a>
			else if (temperatureC.f > MAXIMUM_TEMPERATURE)
    3b50:	f244 433d 	movw	r3, #17469	; 0x443d
    3b54:	f2c0 0300 	movt	r3, #0
    3b58:	2100      	movs	r1, #0
    3b5a:	f2c4 21fa 	movt	r1, #17146	; 0x42fa
    3b5e:	1c30      	adds	r0, r6, #0
    3b60:	4798      	blx	r3
    3b62:	2800      	cmp	r0, #0
    3b64:	d100      	bne.n	3b68 <main+0x878>
    3b66:	e660      	b.n	382a <main+0x53a>
				temperatureC.f = MAXIMUM_TEMPERATURE;
    3b68:	f240 4364 	movw	r3, #1124	; 0x464
    3b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b70:	2200      	movs	r2, #0
    3b72:	f2c4 22fa 	movt	r2, #17146	; 0x42fa
    3b76:	601a      	str	r2, [r3, #0]
    3b78:	e657      	b.n	382a <main+0x53a>
				humidity.f = MINIMUM_HUMIDITY;
    3b7a:	f240 4390 	movw	r3, #1168	; 0x490
    3b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b82:	2200      	movs	r2, #0
    3b84:	601a      	str	r2, [r3, #0]
    3b86:	e68c      	b.n	38a2 <main+0x5b2>
			if ( Flag_Rec == 1 && Flag_Rec_Ativo == 0)   // Vamos salvar na memoria os dados da Temperatura e Umidade antes de resetar para resgatar os mesmos apos o reset
    3b88:	f240 1348 	movw	r3, #328	; 0x148
    3b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3b90:	3224      	adds	r2, #36	; 0x24
    3b92:	5c9b      	ldrb	r3, [r3, r2]
    3b94:	2b00      	cmp	r3, #0
    3b96:	d1bb      	bne.n	3b10 <main+0x820>
	ASSERT(wdt && wdt->dev.hw);
    3b98:	f240 2328 	movw	r3, #552	; 0x228
    3b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ba0:	681b      	ldr	r3, [r3, #0]
    3ba2:	2b00      	cmp	r3, #0
    3ba4:	d044      	beq.n	3c30 <main+0x940>
    3ba6:	2001      	movs	r0, #1
    3ba8:	f646 6154 	movw	r1, #28244	; 0x6e54
    3bac:	f2c0 0100 	movt	r1, #0
    3bb0:	22a9      	movs	r2, #169	; 0xa9
    3bb2:	f242 0389 	movw	r3, #8329	; 0x2089
    3bb6:	f2c0 0300 	movt	r3, #0
    3bba:	4798      	blx	r3
	return _wdt_feed(&wdt->dev);
    3bbc:	f240 2028 	movw	r0, #552	; 0x228
    3bc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bc4:	f243 13ad 	movw	r3, #12717	; 0x31ad
    3bc8:	f2c0 0300 	movt	r3, #0
    3bcc:	4798      	blx	r3
				mbConfig2[56] = (uint8_t)(usRegInputBuf[32] >> 8);		// Byte 0 of  (float split into 4 bytes)
    3bce:	f240 129c 	movw	r2, #412	; 0x19c
    3bd2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3bd6:	2340      	movs	r3, #64	; 0x40
    3bd8:	5ad1      	ldrh	r1, [r2, r3]
    3bda:	0a0c      	lsrs	r4, r1, #8
    3bdc:	f240 2380 	movw	r3, #640	; 0x280
    3be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3be4:	2038      	movs	r0, #56	; 0x38
    3be6:	541c      	strb	r4, [r3, r0]
				mbConfig2[57] = (uint8_t)(usRegInputBuf[32] & 0xFF);	    // Byte 1 of  (float split into 4 bytes)
    3be8:	3001      	adds	r0, #1
    3bea:	5419      	strb	r1, [r3, r0]
				mbConfig2[58] = (uint8_t)(usRegInputBuf[33] >> 8);		// Byte 2 of  (float split into 4 bytes)
    3bec:	2142      	movs	r1, #66	; 0x42
    3bee:	5a51      	ldrh	r1, [r2, r1]
    3bf0:	0a0c      	lsrs	r4, r1, #8
    3bf2:	3001      	adds	r0, #1
    3bf4:	541c      	strb	r4, [r3, r0]
				mbConfig2[59] = (uint8_t)(usRegInputBuf[33] & 0xFF);	    // Byte 3 of  (float split into 4 bytes)
    3bf6:	3001      	adds	r0, #1
    3bf8:	5419      	strb	r1, [r3, r0]
				mbConfig2[60] = (uint8_t)(usRegInputBuf[36] >> 8);		// Byte 0 of  (float split into 4 bytes)
    3bfa:	2148      	movs	r1, #72	; 0x48
    3bfc:	5a51      	ldrh	r1, [r2, r1]
    3bfe:	0a0c      	lsrs	r4, r1, #8
    3c00:	3001      	adds	r0, #1
    3c02:	541c      	strb	r4, [r3, r0]
				mbConfig2[61] = (uint8_t)(usRegInputBuf[36] & 0xFF);	    // Byte 1 of  (float split into 4 bytes)
    3c04:	3001      	adds	r0, #1
    3c06:	5419      	strb	r1, [r3, r0]
				mbConfig2[62] = (uint8_t)(usRegInputBuf[37] >> 8);		// Byte 2 of  (float split into 4 bytes)
    3c08:	214a      	movs	r1, #74	; 0x4a
    3c0a:	5a52      	ldrh	r2, [r2, r1]
    3c0c:	0a10      	lsrs	r0, r2, #8
    3c0e:	390c      	subs	r1, #12
    3c10:	5458      	strb	r0, [r3, r1]
				mbConfig2[63] = (uint8_t)(usRegInputBuf[37] & 0xFF);	    // Byte 3 of  (float split into 4 bytes)
    3c12:	3101      	adds	r1, #1
    3c14:	545a      	strb	r2, [r3, r1]
				FLASH_0_write_mbConfig_RecoveryData();
    3c16:	f240 53c7 	movw	r3, #1479	; 0x5c7
    3c1a:	f2c0 0300 	movt	r3, #0
    3c1e:	4798      	blx	r3
				Flag_Rec_Ativo = 1; // Colocamos essa flag para essa prpria funo no ficar realimentando o watchdog
    3c20:	f240 1348 	movw	r3, #328	; 0x148
    3c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c28:	224f      	movs	r2, #79	; 0x4f
    3c2a:	2101      	movs	r1, #1
    3c2c:	5499      	strb	r1, [r3, r2]
    3c2e:	e76f      	b.n	3b10 <main+0x820>
	ASSERT(wdt && wdt->dev.hw);
    3c30:	2000      	movs	r0, #0
    3c32:	e7b9      	b.n	3ba8 <main+0x8b8>
    3c34:	f240 2328 	movw	r3, #552	; 0x228
    3c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c3c:	681b      	ldr	r3, [r3, #0]
    3c3e:	b1e3      	cbz	r3, 3c7a <main+0x98a>
    3c40:	2001      	movs	r0, #1
    3c42:	f646 6154 	movw	r1, #28244	; 0x6e54
    3c46:	f2c0 0100 	movt	r1, #0
    3c4a:	22a9      	movs	r2, #169	; 0xa9
    3c4c:	f242 0389 	movw	r3, #8329	; 0x2089
    3c50:	f2c0 0300 	movt	r3, #0
    3c54:	4798      	blx	r3
	return _wdt_feed(&wdt->dev);
    3c56:	f240 2028 	movw	r0, #552	; 0x228
    3c5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3c5e:	f243 13ad 	movw	r3, #12717	; 0x31ad
    3c62:	f2c0 0300 	movt	r3, #0
    3c66:	4798      	blx	r3
				Contador_Watchd_int = Contador_Watchd_int + 1;
    3c68:	f240 1348 	movw	r3, #328	; 0x148
    3c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c70:	214c      	movs	r1, #76	; 0x4c
    3c72:	5a5a      	ldrh	r2, [r3, r1]
    3c74:	3201      	adds	r2, #1
    3c76:	525a      	strh	r2, [r3, r1]
    3c78:	e759      	b.n	3b2e <main+0x83e>
	ASSERT(wdt && wdt->dev.hw);
    3c7a:	2000      	movs	r0, #0
    3c7c:	e7e1      	b.n	3c42 <main+0x952>
    3c7e:	46c0      	nop			; (mov r8, r8)

00003c80 <config_MB>:
	
};

//----------------------------------------------------------// main()
void config_MB(void)
{
    3c80:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c82:	46de      	mov	lr, fp
    3c84:	4657      	mov	r7, sl
    3c86:	464e      	mov	r6, r9
    3c88:	4645      	mov	r5, r8
    3c8a:	b5e0      	push	{r5, r6, r7, lr}
    3c8c:	b093      	sub	sp, #76	; 0x4c
	uint8_t factory_settings_flag = 0xff;
	
	extern uint8_t part_number[];		// part_number
	for (uint8_t n = 0; n <= 9; n++){ usRegInputBuf[n] = (uint16_t)part_number[n]; }
    3c8e:	2300      	movs	r3, #0
    3c90:	e00c      	b.n	3cac <config_MB+0x2c>
    3c92:	f247 22f8 	movw	r2, #29432	; 0x72f8
    3c96:	f2c0 0200 	movt	r2, #0
    3c9a:	5cd0      	ldrb	r0, [r2, r3]
    3c9c:	f240 129c 	movw	r2, #412	; 0x19c
    3ca0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3ca4:	0059      	lsls	r1, r3, #1
    3ca6:	5288      	strh	r0, [r1, r2]
    3ca8:	3301      	adds	r3, #1
    3caa:	b2db      	uxtb	r3, r3
    3cac:	2b09      	cmp	r3, #9
    3cae:	d9f0      	bls.n	3c92 <config_MB+0x12>
    3cb0:	2300      	movs	r3, #0
    3cb2:	e00e      	b.n	3cd2 <config_MB+0x52>
	
	extern uint8_t serial_number[];		// serial_number
	for (uint8_t n = 0; n <= 13; n++){ usRegInputBuf[n+10] = (uint16_t)serial_number[n]; }
    3cb4:	0019      	movs	r1, r3
    3cb6:	310a      	adds	r1, #10
    3cb8:	f247 3204 	movw	r2, #29444	; 0x7304
    3cbc:	f2c0 0200 	movt	r2, #0
    3cc0:	5cd0      	ldrb	r0, [r2, r3]
    3cc2:	f240 129c 	movw	r2, #412	; 0x19c
    3cc6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3cca:	0049      	lsls	r1, r1, #1
    3ccc:	5288      	strh	r0, [r1, r2]
    3cce:	3301      	adds	r3, #1
    3cd0:	b2db      	uxtb	r3, r3
    3cd2:	2b0d      	cmp	r3, #13
    3cd4:	d9ee      	bls.n	3cb4 <config_MB+0x34>

	extern uint8_t hardware_revision[];	// hardware_revision
	usRegInputBuf[24] = (((uint16_t)hardware_revision[0]<<8) + (uint16_t)hardware_revision[1]);	//
    3cd6:	f247 23f4 	movw	r3, #29428	; 0x72f4
    3cda:	f2c0 0300 	movt	r3, #0
    3cde:	781a      	ldrb	r2, [r3, #0]
    3ce0:	0212      	lsls	r2, r2, #8
    3ce2:	785b      	ldrb	r3, [r3, #1]
    3ce4:	18d2      	adds	r2, r2, r3
    3ce6:	f240 139c 	movw	r3, #412	; 0x19c
    3cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cee:	861a      	strh	r2, [r3, #48]	; 0x30
	
	extern uint8_t firmware_revision[];	// firmware_revision
	usRegInputBuf[25] = (((uint16_t)firmware_revision[0]<<8) + (uint16_t)firmware_revision[1]);	//
    3cf0:	f247 21f0 	movw	r1, #29424	; 0x72f0
    3cf4:	f2c0 0100 	movt	r1, #0
    3cf8:	780a      	ldrb	r2, [r1, #0]
    3cfa:	0212      	lsls	r2, r2, #8
    3cfc:	7849      	ldrb	r1, [r1, #1]
    3cfe:	1852      	adds	r2, r2, r1
    3d00:	865a      	strh	r2, [r3, #50]	; 0x32
	
	extern uint8_t fabrication_date[];	// fabrication_date
	usRegInputBuf[26] = (uint16_t)fabrication_date[0];											//
    3d02:	f247 22ec 	movw	r2, #29420	; 0x72ec
    3d06:	f2c0 0200 	movt	r2, #0
    3d0a:	7811      	ldrb	r1, [r2, #0]
    3d0c:	8699      	strh	r1, [r3, #52]	; 0x34
	usRegInputBuf[27] = (uint16_t)fabrication_date[1];											//
    3d0e:	7851      	ldrb	r1, [r2, #1]
    3d10:	86d9      	strh	r1, [r3, #54]	; 0x36
	usRegInputBuf[28] = (uint16_t)fabrication_date[2];//( ((uint16_t)fabrication_date[2]<<8) + (uint16_t)fabrication_date[3] );	//
    3d12:	7892      	ldrb	r2, [r2, #2]
    3d14:	871a      	strh	r2, [r3, #56]	; 0x38
	
	const UCHAR     ucSlaveID[] = { 0xAA, 0xBB, 0xCC };
    3d16:	aa11      	add	r2, sp, #68	; 0x44
    3d18:	f247 2308 	movw	r3, #29192	; 0x7208
    3d1c:	f2c0 0300 	movt	r3, #0
    3d20:	8819      	ldrh	r1, [r3, #0]
    3d22:	8011      	strh	r1, [r2, #0]
    3d24:	789b      	ldrb	r3, [r3, #2]
    3d26:	7093      	strb	r3, [r2, #2]
	eMBErrorCode    eStatus;
	
	FLASH_0_read_mbConfig();
    3d28:	f240 538f 	movw	r3, #1423	; 0x58f
    3d2c:	f2c0 0300 	movt	r3, #0
    3d30:	4798      	blx	r3
			0x0000	//	12	:	Humidity B			:	Float 2/2 %
		};
		
		//----------------------------------------------------------//
	*/
	usRegHoldingBuf[0] = (uint16_t)(mbConfig[0]);									//	0	:	ModBus ID			:	From 1 to 247
    3d32:	f240 23c0 	movw	r3, #704	; 0x2c0
    3d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3d3a:	7818      	ldrb	r0, [r3, #0]
    3d3c:	f240 0288 	movw	r2, #136	; 0x88
    3d40:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3d44:	8010      	strh	r0, [r2, #0]
	usRegHoldingBuf[1] = (uint16_t)(mbConfig[1]);									//	1	:   Baud rate				:	0=600, 1=1200, 2=2400, 3=4800, 4=9600, 5=19200, 6=38400, 7=57600, 8=115200, 9=230400, 10=460800, 11=921600
    3d46:	785c      	ldrb	r4, [r3, #1]
    3d48:	8054      	strh	r4, [r2, #2]
	usRegHoldingBuf[2] = (uint16_t)(mbConfig[2]);									//	2	:	Character size		:	8 = 8 data bits, 7 = 7 data bits
    3d4a:	7899      	ldrb	r1, [r3, #2]
    3d4c:	468a      	mov	sl, r1
    3d4e:	8091      	strh	r1, [r2, #4]
	usRegHoldingBuf[3] = (uint16_t)(mbConfig[3]);									//	3	:	Parity				:	0 = none, 1 = odd, 2 = even
    3d50:	78dd      	ldrb	r5, [r3, #3]
    3d52:	80d5      	strh	r5, [r2, #6]
	usRegHoldingBuf[4] = (uint16_t)(mbConfig[4]);									//	4	:	Stop bits			:	1 = 1 stop bit, 2 = 2 stop bits
    3d54:	7919      	ldrb	r1, [r3, #4]
    3d56:	9104      	str	r1, [sp, #16]
    3d58:	4669      	mov	r1, sp
    3d5a:	8a09      	ldrh	r1, [r1, #16]
    3d5c:	8111      	strh	r1, [r2, #8]
	
	usRegHoldingBuf[5] = ( ((uint16_t)mbConfig[6]<<8) | (uint16_t)mbConfig[7] );	//	5	:	Temperature A		:	Float 1/2 C
    3d5e:	799e      	ldrb	r6, [r3, #6]
    3d60:	46b1      	mov	r9, r6
    3d62:	0236      	lsls	r6, r6, #8
    3d64:	79df      	ldrb	r7, [r3, #7]
    3d66:	46bb      	mov	fp, r7
    3d68:	433e      	orrs	r6, r7
    3d6a:	8156      	strh	r6, [r2, #10]
	usRegHoldingBuf[6] = ( ((uint16_t)mbConfig[8]<<8) | (uint16_t)mbConfig[9] );	//	6	:	Temperature A		:	Float 2/2 C
    3d6c:	7a1e      	ldrb	r6, [r3, #8]
    3d6e:	9608      	str	r6, [sp, #32]
    3d70:	0236      	lsls	r6, r6, #8
    3d72:	7a5f      	ldrb	r7, [r3, #9]
    3d74:	970c      	str	r7, [sp, #48]	; 0x30
    3d76:	433e      	orrs	r6, r7
    3d78:	8196      	strh	r6, [r2, #12]
	usRegHoldingBuf[7] = ( ((uint16_t)mbConfig[10]<<8) | (uint16_t)mbConfig[11] );	//	7	:	Temperature B		:	Float 1/2 C
    3d7a:	7a9e      	ldrb	r6, [r3, #10]
    3d7c:	46b0      	mov	r8, r6
    3d7e:	0236      	lsls	r6, r6, #8
    3d80:	7adf      	ldrb	r7, [r3, #11]
    3d82:	9705      	str	r7, [sp, #20]
    3d84:	433e      	orrs	r6, r7
    3d86:	81d6      	strh	r6, [r2, #14]
	usRegHoldingBuf[8] = ( ((uint16_t)mbConfig[12]<<8) | (uint16_t)mbConfig[13] );	//	8	:	Temperature B		:	Float 2/2 C
    3d88:	7b1e      	ldrb	r6, [r3, #12]
    3d8a:	9609      	str	r6, [sp, #36]	; 0x24
    3d8c:	0236      	lsls	r6, r6, #8
    3d8e:	7b5f      	ldrb	r7, [r3, #13]
    3d90:	970d      	str	r7, [sp, #52]	; 0x34
    3d92:	433e      	orrs	r6, r7
    3d94:	8216      	strh	r6, [r2, #16]
	
	usRegHoldingBuf[9] = ( ((uint16_t)mbConfig[14]<<8) | (uint16_t)mbConfig[15] );	//	9	:	Humidity A			:	Float 1/2 %
    3d96:	7b9e      	ldrb	r6, [r3, #14]
    3d98:	46b4      	mov	ip, r6
    3d9a:	0236      	lsls	r6, r6, #8
    3d9c:	7bdf      	ldrb	r7, [r3, #15]
    3d9e:	9706      	str	r7, [sp, #24]
    3da0:	433e      	orrs	r6, r7
    3da2:	8256      	strh	r6, [r2, #18]
	usRegHoldingBuf[10] = ( ((uint16_t)mbConfig[16]<<8) | (uint16_t)mbConfig[17] );	//	10	:	Humidity A			:	Float 2/2 %
    3da4:	7c1e      	ldrb	r6, [r3, #16]
    3da6:	960a      	str	r6, [sp, #40]	; 0x28
    3da8:	0236      	lsls	r6, r6, #8
    3daa:	7c5f      	ldrb	r7, [r3, #17]
    3dac:	970e      	str	r7, [sp, #56]	; 0x38
    3dae:	433e      	orrs	r6, r7
    3db0:	8296      	strh	r6, [r2, #20]
	usRegHoldingBuf[11] = ( ((uint16_t)mbConfig[18]<<8) | (uint16_t)mbConfig[19] );	//	11	:	Humidity B			:	Float 1/2 %
    3db2:	7c9f      	ldrb	r7, [r3, #18]
    3db4:	0239      	lsls	r1, r7, #8
    3db6:	7cde      	ldrb	r6, [r3, #19]
    3db8:	9607      	str	r6, [sp, #28]
    3dba:	4331      	orrs	r1, r6
    3dbc:	82d1      	strh	r1, [r2, #22]
	usRegHoldingBuf[12] = ( ((uint16_t)mbConfig[20]<<8) | (uint16_t)mbConfig[21] );	//	12	:	Humidity B			:	Float 2/2 %
    3dbe:	7d1e      	ldrb	r6, [r3, #20]
    3dc0:	960b      	str	r6, [sp, #44]	; 0x2c
    3dc2:	0236      	lsls	r6, r6, #8
    3dc4:	7d5b      	ldrb	r3, [r3, #21]
    3dc6:	930f      	str	r3, [sp, #60]	; 0x3c
    3dc8:	431e      	orrs	r6, r3
    3dca:	8316      	strh	r6, [r2, #24]
	
	if( !( (mbConfig[0] > 0) && (mbConfig[0] <= 247) ) )	// Slave address
    3dcc:	3801      	subs	r0, #1
    3dce:	b2c0      	uxtb	r0, r0
    3dd0:	28f6      	cmp	r0, #246	; 0xf6
    3dd2:	d90e      	bls.n	3df2 <config_MB+0x172>
	{
		mbConfig[0] = usRegHoldingBuf[0] = 111;   // O ENDEREO INICIAL  1
    3dd4:	0013      	movs	r3, r2
    3dd6:	226f      	movs	r2, #111	; 0x6f
    3dd8:	801a      	strh	r2, [r3, #0]
    3dda:	f240 23c0 	movw	r3, #704	; 0x2c0
    3dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3de2:	701a      	strb	r2, [r3, #0]
		factory_settings_flag = 0;
    3de4:	2300      	movs	r3, #0
	};
	
	uint32_t ulBaudRate;							// Baud rate
	switch (mbConfig[1])							// ulBaudRate	//0=600, 1=1200, 2=2400, 3=4800, 4=9600, 5=19200, 6=38400, 7=57600, 8=115200, 9=230400, 10=460800, 11=921600
    3de6:	2c08      	cmp	r4, #8
    3de8:	d81d      	bhi.n	3e26 <config_MB+0x1a6>
    3dea:	00a4      	lsls	r4, r4, #2
    3dec:	4ab3      	ldr	r2, [pc, #716]	; (40bc <config_MB+0x43c>)
    3dee:	5912      	ldr	r2, [r2, r4]
    3df0:	4697      	mov	pc, r2
	uint8_t factory_settings_flag = 0xff;
    3df2:	23ff      	movs	r3, #255	; 0xff
    3df4:	e7f7      	b.n	3de6 <config_MB+0x166>
	{
		case 0 :
			ulBaudRate = 600;
    3df6:	f240 2658 	movw	r6, #600	; 0x258
    3dfa:	e025      	b.n	3e48 <config_MB+0x1c8>
		case 1 :
			ulBaudRate = 1200;
			break;
		
		case 2 :
			ulBaudRate = 2400;
    3dfc:	f640 1660 	movw	r6, #2400	; 0x960
			break;
    3e00:	e022      	b.n	3e48 <config_MB+0x1c8>
		
		case 3 :
			ulBaudRate = 4800;
    3e02:	f241 26c0 	movw	r6, #4800	; 0x12c0
			break;
    3e06:	e01f      	b.n	3e48 <config_MB+0x1c8>
		
		case 4 :
			ulBaudRate = 9600;
    3e08:	f242 5680 	movw	r6, #9600	; 0x2580
			break;
    3e0c:	e01c      	b.n	3e48 <config_MB+0x1c8>
				
		case 5 :
			ulBaudRate = 19200;
    3e0e:	f644 3600 	movw	r6, #19200	; 0x4b00
			break;
    3e12:	e019      	b.n	3e48 <config_MB+0x1c8>

		case 6 :
			ulBaudRate = 38400;
    3e14:	f249 6600 	movw	r6, #38400	; 0x9600
			break;
    3e18:	e016      	b.n	3e48 <config_MB+0x1c8>
		
		case 7 :
			ulBaudRate = 57600;
    3e1a:	f24e 1600 	movw	r6, #57600	; 0xe100
			break;
    3e1e:	e013      	b.n	3e48 <config_MB+0x1c8>
		
		case 8 :
			ulBaudRate = 115200;
    3e20:	26e1      	movs	r6, #225	; 0xe1
    3e22:	0276      	lsls	r6, r6, #9
			break;
    3e24:	e010      	b.n	3e48 <config_MB+0x1c8>
			//ulBaudRate = 921600;
			//break;
		
		default :
			ulBaudRate = 19200;
			mbConfig[1] = usRegHoldingBuf[1] = 5;
    3e26:	f240 0388 	movw	r3, #136	; 0x88
    3e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e2e:	2205      	movs	r2, #5
    3e30:	805a      	strh	r2, [r3, #2]
    3e32:	f240 23c0 	movw	r3, #704	; 0x2c0
    3e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e3a:	705a      	strb	r2, [r3, #1]
			ulBaudRate = 19200;
    3e3c:	f644 3600 	movw	r6, #19200	; 0x4b00
			factory_settings_flag = 0;
    3e40:	2300      	movs	r3, #0
			break;
    3e42:	e001      	b.n	3e48 <config_MB+0x1c8>
			ulBaudRate = 1200;
    3e44:	f240 46b0 	movw	r6, #1200	; 0x4b0
	};
	
	if( !(mbConfig[2] == 8) )// || mbConfig[2] == 7) )		// Data size
    3e48:	4652      	mov	r2, sl
    3e4a:	2a08      	cmp	r2, #8
    3e4c:	d00b      	beq.n	3e66 <config_MB+0x1e6>
	{
		mbConfig[2] = usRegHoldingBuf[2] = 8;
    3e4e:	f240 0388 	movw	r3, #136	; 0x88
    3e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e56:	2208      	movs	r2, #8
    3e58:	809a      	strh	r2, [r3, #4]
    3e5a:	f240 23c0 	movw	r3, #704	; 0x2c0
    3e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e62:	709a      	strb	r2, [r3, #2]
		factory_settings_flag = 0;
    3e64:	2300      	movs	r3, #0
	};
	
	eMBParity mbParity;					// Parity
	switch (mbConfig[3])				//eParity
    3e66:	2d01      	cmp	r5, #1
    3e68:	d100      	bne.n	3e6c <config_MB+0x1ec>
    3e6a:	e090      	b.n	3f8e <config_MB+0x30e>
    3e6c:	b185      	cbz	r5, 3e90 <config_MB+0x210>
    3e6e:	2d02      	cmp	r5, #2
    3e70:	d100      	bne.n	3e74 <config_MB+0x1f4>
    3e72:	e08a      	b.n	3f8a <config_MB+0x30a>
		
		default :
			//mbParity = MB_PAR_NONE;		/*!< no parity. */
			//mbConfig[3] = usRegHoldingBuf[3] = 0;
			mbParity = MB_PAR_EVEN;	
			mbConfig[3] = usRegHoldingBuf[3] = 2;
    3e74:	f240 0388 	movw	r3, #136	; 0x88
    3e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e7c:	2202      	movs	r2, #2
    3e7e:	80da      	strh	r2, [r3, #6]
    3e80:	f240 23c0 	movw	r3, #704	; 0x2c0
    3e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e88:	70da      	strb	r2, [r3, #3]
			mbParity = MB_PAR_EVEN;	
    3e8a:	2402      	movs	r4, #2
			
			factory_settings_flag = 0;
    3e8c:	2300      	movs	r3, #0
			break;
    3e8e:	e000      	b.n	3e92 <config_MB+0x212>
			mbParity = MB_PAR_NONE;		/*!< No parity. */
    3e90:	2400      	movs	r4, #0
	};	
	
	if( !(mbConfig[4] >= 1 && mbConfig[4] <= 2) )		// Stop bits
    3e92:	9904      	ldr	r1, [sp, #16]
    3e94:	3901      	subs	r1, #1
    3e96:	b2c9      	uxtb	r1, r1
    3e98:	2901      	cmp	r1, #1
    3e9a:	d90b      	bls.n	3eb4 <config_MB+0x234>
	{
		mbConfig[4] = usRegHoldingBuf[4] = 1;
    3e9c:	f240 0388 	movw	r3, #136	; 0x88
    3ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ea4:	2201      	movs	r2, #1
    3ea6:	811a      	strh	r2, [r3, #8]
    3ea8:	f240 23c0 	movw	r3, #704	; 0x2c0
    3eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3eb0:	711a      	strb	r2, [r3, #4]
		factory_settings_flag = 0;
    3eb2:	2300      	movs	r3, #0
	};
	
	// Temperature A
	if ( (mbConfig[6] == 0xff) && (mbConfig[7] == 0xff) && (mbConfig[8] == 0xff) && (mbConfig[9] == 0xff))
    3eb4:	464a      	mov	r2, r9
    3eb6:	2aff      	cmp	r2, #255	; 0xff
    3eb8:	d06b      	beq.n	3f92 <config_MB+0x312>
		mbConfig[6] = mbConfig[7] = mbConfig[8] = mbConfig[9] = 0;
		usRegHoldingBuf[5] = usRegHoldingBuf[6] = 0;
		factory_settings_flag = 0;
	}
	// Temperature B
	if ( (mbConfig[10] == 0xff) && (mbConfig[11] == 0xff) && (mbConfig[12] == 0xff) && (mbConfig[13] == 0xff))
    3eba:	4642      	mov	r2, r8
    3ebc:	2aff      	cmp	r2, #255	; 0xff
    3ebe:	d100      	bne.n	3ec2 <config_MB+0x242>
    3ec0:	e083      	b.n	3fca <config_MB+0x34a>
		usRegHoldingBuf[8] = 0;
		factory_settings_flag = 0;
	}
	
	// Humidity A
	if ( (mbConfig[14] == 0xff) && (mbConfig[15] == 0xff) && (mbConfig[16] == 0xff) && (mbConfig[17] == 0xff))
    3ec2:	4662      	mov	r2, ip
    3ec4:	2aff      	cmp	r2, #255	; 0xff
    3ec6:	d100      	bne.n	3eca <config_MB+0x24a>
    3ec8:	e0a0      	b.n	400c <config_MB+0x38c>
		usRegHoldingBuf[10] = 0x0000;
		factory_settings_flag = 0;
	}
	// Humidity B , e o ganho da equacao
	// Abaixo temos B = 1
	if ( (mbConfig[18] == 0xff) && (mbConfig[19] == 0xff) && (mbConfig[20] == 0xff) && (mbConfig[21] == 0xff))
    3eca:	2fff      	cmp	r7, #255	; 0xff
    3ecc:	d100      	bne.n	3ed0 <config_MB+0x250>
    3ece:	e0b9      	b.n	4044 <config_MB+0x3c4>
		factory_settings_flag = 0;
	}

	//wdt_feed(&WDT_0);	//----------------------------------------------------------//	Feed WDT
	
	if (factory_settings_flag == 0)
    3ed0:	2b00      	cmp	r3, #0
    3ed2:	d100      	bne.n	3ed6 <config_MB+0x256>
    3ed4:	e0d7      	b.n	4086 <config_MB+0x406>
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    3ed6:	27c0      	movs	r7, #192	; 0xc0
    3ed8:	05ff      	lsls	r7, r7, #23
    3eda:	f240 4300 	movw	r3, #1024	; 0x400
    3ede:	617b      	str	r3, [r7, #20]
    3ee0:	f640 0300 	movw	r3, #2048	; 0x800
    3ee4:	617b      	str	r3, [r7, #20]
    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
    3ee6:	f24e 1200 	movw	r2, #57600	; 0xe100
    3eea:	f2ce 0200 	movt	r2, #57344	; 0xe000
    3eee:	f240 301c 	movw	r0, #796	; 0x31c
    3ef2:	5813      	ldr	r3, [r2, r0]
    3ef4:	021b      	lsls	r3, r3, #8
    3ef6:	0a1b      	lsrs	r3, r3, #8
    3ef8:	2180      	movs	r1, #128	; 0x80
    3efa:	0609      	lsls	r1, r1, #24
    3efc:	430b      	orrs	r3, r1
    3efe:	5013      	str	r3, [r2, r0]
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
    3f00:	6011      	str	r1, [r2, #0]
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    3f02:	a810      	add	r0, sp, #64	; 0x40
    3f04:	f641 4389 	movw	r3, #7305	; 0x1c89
    3f08:	f2c0 0300 	movt	r3, #0
    3f0c:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    3f0e:	683d      	ldr	r5, [r7, #0]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    3f10:	f243 0300 	movw	r3, #12288	; 0x3000
    3f14:	f2c4 0300 	movt	r3, #16384	; 0x4000
    3f18:	6a1a      	ldr	r2, [r3, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    3f1a:	693b      	ldr	r3, [r7, #16]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
    3f1c:	4053      	eors	r3, r2
    3f1e:	401d      	ands	r5, r3
    3f20:	4055      	eors	r5, r2

	CRITICAL_SECTION_LEAVE();
    3f22:	a810      	add	r0, sp, #64	; 0x40
    3f24:	f641 4397 	movw	r3, #7319	; 0x1c97
    3f28:	f2c0 0300 	movt	r3, #0
    3f2c:	4798      	blx	r3
	gpio_set_pin_level(RE, false);							//RE & DE low means I'll listen
	
	NVIC_SetPriority(SERCOM2_1_IRQn, 2);					// Set TXC interrupt priority level (lower = higher, 0 to 3)
	NVIC_EnableIRQ(SERCOM2_1_IRQn);							// Enable TXC interrupt in NVIC line

	if ( !gpio_get_pin_level(MB_CFG) )
    3f2e:	012b      	lsls	r3, r5, #4
    3f30:	d500      	bpl.n	3f34 <config_MB+0x2b4>
    3f32:	e0ae      	b.n	4092 <config_MB+0x412>
	{
		//						eMBErrorCode	= eMBInit(	eMBMode eMode,	UCHAR ucSlaveAddress,	UCHAR ucPort,	ULONG ulBaudRate,	UCHAR ucDataBits,	eMBParity eParity,	UCHAR ucStopBits );
		while( MB_ENOERR != (	eStatus			= eMBInit(	MB_RTU,			1,						1,				19200,				8,					MB_PAR_EVEN,		1 )) ) {/* Can not initialize. Add error handling code here. */}
    3f34:	2301      	movs	r3, #1
    3f36:	9302      	str	r3, [sp, #8]
    3f38:	3301      	adds	r3, #1
    3f3a:	9301      	str	r3, [sp, #4]
    3f3c:	3306      	adds	r3, #6
    3f3e:	9300      	str	r3, [sp, #0]
    3f40:	f644 3300 	movw	r3, #19200	; 0x4b00
    3f44:	2201      	movs	r2, #1
    3f46:	2101      	movs	r1, #1
    3f48:	2000      	movs	r0, #0
    3f4a:	f241 048b 	movw	r4, #4235	; 0x108b
    3f4e:	f2c0 0400 	movt	r4, #0
    3f52:	47a0      	blx	r4
    3f54:	2800      	cmp	r0, #0
    3f56:	d1ed      	bne.n	3f34 <config_MB+0x2b4>
		//						eMBErrorCode	= eMBInit(	eMBMode eMode,	UCHAR ucSlaveAddress,	UCHAR ucPort,	ULONG ulBaudRate,			UCHAR ucDataBits,	eMBParity eParity,	UCHAR ucStopBits );
		while( MB_ENOERR != (	eStatus			= eMBInit(	MB_RTU,			mbConfig[0],			1,				ulBaudRate,					mbConfig[2],		mbParity,			mbConfig[4] )) ) {/* Can not initialize. Add error handling code here. */}
	}
	
	//						eMBErrorCode	=	eMBSetSlaveID(	UCHAR ucSlaveID,	BOOL xIsRunning,	UCHAR const *pucAdditional,		USHORT usAdditionalLen );
	while( MB_ENOERR != (	eStatus			=	eMBSetSlaveID(	0x34,				TRUE,				ucSlaveID,						3)) ) {/* Can not set slave id. Check arguments */}
    3f58:	2303      	movs	r3, #3
    3f5a:	aa11      	add	r2, sp, #68	; 0x44
    3f5c:	2101      	movs	r1, #1
    3f5e:	2034      	movs	r0, #52	; 0x34
    3f60:	f640 74fd 	movw	r4, #4093	; 0xffd
    3f64:	f2c0 0400 	movt	r4, #0
    3f68:	47a0      	blx	r4
    3f6a:	2800      	cmp	r0, #0
    3f6c:	d1f4      	bne.n	3f58 <config_MB+0x2d8>
	
	//						eMBErrorCode	=	eMBEnable( void );
	while( MB_ENOERR != (	eStatus			=	eMBEnable()) ) {/* Enable failed. */}	// Enable the Modbus Protocol Stack
    3f6e:	f241 13df 	movw	r3, #4575	; 0x11df
    3f72:	f2c0 0300 	movt	r3, #0
    3f76:	4798      	blx	r3
    3f78:	2800      	cmp	r0, #0
    3f7a:	d1f8      	bne.n	3f6e <config_MB+0x2ee>
}
    3f7c:	b013      	add	sp, #76	; 0x4c
    3f7e:	bc3c      	pop	{r2, r3, r4, r5}
    3f80:	4690      	mov	r8, r2
    3f82:	4699      	mov	r9, r3
    3f84:	46a2      	mov	sl, r4
    3f86:	46ab      	mov	fp, r5
    3f88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			mbParity = MB_PAR_EVEN;		/*!< Even parity. */
    3f8a:	2402      	movs	r4, #2
			break;
    3f8c:	e781      	b.n	3e92 <config_MB+0x212>
			mbParity = MB_PAR_ODD;		/*!< Odd parity. */
    3f8e:	2401      	movs	r4, #1
    3f90:	e77f      	b.n	3e92 <config_MB+0x212>
	if ( (mbConfig[6] == 0xff) && (mbConfig[7] == 0xff) && (mbConfig[8] == 0xff) && (mbConfig[9] == 0xff))
    3f92:	465a      	mov	r2, fp
    3f94:	2aff      	cmp	r2, #255	; 0xff
    3f96:	d190      	bne.n	3eba <config_MB+0x23a>
    3f98:	9a08      	ldr	r2, [sp, #32]
    3f9a:	2aff      	cmp	r2, #255	; 0xff
    3f9c:	d000      	beq.n	3fa0 <config_MB+0x320>
    3f9e:	e78c      	b.n	3eba <config_MB+0x23a>
    3fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3fa2:	2aff      	cmp	r2, #255	; 0xff
    3fa4:	d000      	beq.n	3fa8 <config_MB+0x328>
    3fa6:	e788      	b.n	3eba <config_MB+0x23a>
		mbConfig[6] = mbConfig[7] = mbConfig[8] = mbConfig[9] = 0;
    3fa8:	f240 23c0 	movw	r3, #704	; 0x2c0
    3fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fb0:	2200      	movs	r2, #0
    3fb2:	725a      	strb	r2, [r3, #9]
    3fb4:	721a      	strb	r2, [r3, #8]
    3fb6:	71da      	strb	r2, [r3, #7]
    3fb8:	719a      	strb	r2, [r3, #6]
		usRegHoldingBuf[5] = usRegHoldingBuf[6] = 0;
    3fba:	f240 0388 	movw	r3, #136	; 0x88
    3fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fc2:	819a      	strh	r2, [r3, #12]
    3fc4:	815a      	strh	r2, [r3, #10]
		factory_settings_flag = 0;
    3fc6:	2300      	movs	r3, #0
    3fc8:	e777      	b.n	3eba <config_MB+0x23a>
	if ( (mbConfig[10] == 0xff) && (mbConfig[11] == 0xff) && (mbConfig[12] == 0xff) && (mbConfig[13] == 0xff))
    3fca:	9a05      	ldr	r2, [sp, #20]
    3fcc:	2aff      	cmp	r2, #255	; 0xff
    3fce:	d000      	beq.n	3fd2 <config_MB+0x352>
    3fd0:	e777      	b.n	3ec2 <config_MB+0x242>
    3fd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3fd4:	2aff      	cmp	r2, #255	; 0xff
    3fd6:	d000      	beq.n	3fda <config_MB+0x35a>
    3fd8:	e773      	b.n	3ec2 <config_MB+0x242>
    3fda:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    3fdc:	2aff      	cmp	r2, #255	; 0xff
    3fde:	d000      	beq.n	3fe2 <config_MB+0x362>
    3fe0:	e76f      	b.n	3ec2 <config_MB+0x242>
		mbConfig[10] = 0x3f;
    3fe2:	f240 23c0 	movw	r3, #704	; 0x2c0
    3fe6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3fea:	3ac0      	subs	r2, #192	; 0xc0
    3fec:	729a      	strb	r2, [r3, #10]
		mbConfig[11] = 0x80;
    3fee:	3241      	adds	r2, #65	; 0x41
    3ff0:	72da      	strb	r2, [r3, #11]
		mbConfig[12] = mbConfig[13] = 0;
    3ff2:	2200      	movs	r2, #0
    3ff4:	735a      	strb	r2, [r3, #13]
    3ff6:	731a      	strb	r2, [r3, #12]
		usRegHoldingBuf[7] = 0x3f80;
    3ff8:	f240 0388 	movw	r3, #136	; 0x88
    3ffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4000:	f643 7180 	movw	r1, #16256	; 0x3f80
    4004:	81d9      	strh	r1, [r3, #14]
		usRegHoldingBuf[8] = 0;
    4006:	821a      	strh	r2, [r3, #16]
		factory_settings_flag = 0;
    4008:	2300      	movs	r3, #0
    400a:	e75a      	b.n	3ec2 <config_MB+0x242>
	if ( (mbConfig[14] == 0xff) && (mbConfig[15] == 0xff) && (mbConfig[16] == 0xff) && (mbConfig[17] == 0xff))
    400c:	9a06      	ldr	r2, [sp, #24]
    400e:	2aff      	cmp	r2, #255	; 0xff
    4010:	d000      	beq.n	4014 <config_MB+0x394>
    4012:	e75a      	b.n	3eca <config_MB+0x24a>
    4014:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4016:	2aff      	cmp	r2, #255	; 0xff
    4018:	d000      	beq.n	401c <config_MB+0x39c>
    401a:	e756      	b.n	3eca <config_MB+0x24a>
    401c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    401e:	2aff      	cmp	r2, #255	; 0xff
    4020:	d000      	beq.n	4024 <config_MB+0x3a4>
    4022:	e752      	b.n	3eca <config_MB+0x24a>
		mbConfig[14] = 0x00;
    4024:	f240 22c0 	movw	r2, #704	; 0x2c0
    4028:	f2c2 0200 	movt	r2, #8192	; 0x2000
    402c:	2300      	movs	r3, #0
    402e:	7393      	strb	r3, [r2, #14]
		mbConfig[15] = 0x00;
    4030:	73d3      	strb	r3, [r2, #15]
		mbConfig[16] = 0x00;
    4032:	7413      	strb	r3, [r2, #16]
		mbConfig[17] = 0x00;
    4034:	7453      	strb	r3, [r2, #17]
		usRegHoldingBuf[9] =  0x0000;
    4036:	f240 0288 	movw	r2, #136	; 0x88
    403a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    403e:	8253      	strh	r3, [r2, #18]
		usRegHoldingBuf[10] = 0x0000;
    4040:	8293      	strh	r3, [r2, #20]
    4042:	e742      	b.n	3eca <config_MB+0x24a>
	if ( (mbConfig[18] == 0xff) && (mbConfig[19] == 0xff) && (mbConfig[20] == 0xff) && (mbConfig[21] == 0xff))
    4044:	9a07      	ldr	r2, [sp, #28]
    4046:	2aff      	cmp	r2, #255	; 0xff
    4048:	d000      	beq.n	404c <config_MB+0x3cc>
    404a:	e741      	b.n	3ed0 <config_MB+0x250>
    404c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    404e:	2aff      	cmp	r2, #255	; 0xff
    4050:	d000      	beq.n	4054 <config_MB+0x3d4>
    4052:	e73d      	b.n	3ed0 <config_MB+0x250>
    4054:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4056:	2aff      	cmp	r2, #255	; 0xff
    4058:	d000      	beq.n	405c <config_MB+0x3dc>
    405a:	e739      	b.n	3ed0 <config_MB+0x250>
		mbConfig[18] = 0x3f;
    405c:	f240 23c0 	movw	r3, #704	; 0x2c0
    4060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4064:	3ac0      	subs	r2, #192	; 0xc0
    4066:	749a      	strb	r2, [r3, #18]
		mbConfig[19] = 0x80;
    4068:	3241      	adds	r2, #65	; 0x41
    406a:	74da      	strb	r2, [r3, #19]
		mbConfig[20] = 0x00;
    406c:	2200      	movs	r2, #0
    406e:	751a      	strb	r2, [r3, #20]
		mbConfig[21] = 0x00;
    4070:	755a      	strb	r2, [r3, #21]
		usRegHoldingBuf[11] = 0x3f80;
    4072:	f240 0388 	movw	r3, #136	; 0x88
    4076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    407a:	f643 7180 	movw	r1, #16256	; 0x3f80
    407e:	82d9      	strh	r1, [r3, #22]
		usRegHoldingBuf[12] = 0x0000;
    4080:	831a      	strh	r2, [r3, #24]
		factory_settings_flag = 0;
    4082:	2300      	movs	r3, #0
    4084:	e724      	b.n	3ed0 <config_MB+0x250>
		FLASH_0_write_mbConfig();
    4086:	f240 5317 	movw	r3, #1303	; 0x517
    408a:	f2c0 0300 	movt	r3, #0
    408e:	4798      	blx	r3
    4090:	e721      	b.n	3ed6 <config_MB+0x256>
		while( MB_ENOERR != (	eStatus			= eMBInit(	MB_RTU,			mbConfig[0],			1,				ulBaudRate,					mbConfig[2],		mbParity,			mbConfig[4] )) ) {/* Can not initialize. Add error handling code here. */}
    4092:	f240 23c0 	movw	r3, #704	; 0x2c0
    4096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    409a:	7819      	ldrb	r1, [r3, #0]
    409c:	789a      	ldrb	r2, [r3, #2]
    409e:	791b      	ldrb	r3, [r3, #4]
    40a0:	9302      	str	r3, [sp, #8]
    40a2:	9401      	str	r4, [sp, #4]
    40a4:	9200      	str	r2, [sp, #0]
    40a6:	0033      	movs	r3, r6
    40a8:	2201      	movs	r2, #1
    40aa:	2000      	movs	r0, #0
    40ac:	f241 058b 	movw	r5, #4235	; 0x108b
    40b0:	f2c0 0500 	movt	r5, #0
    40b4:	47a8      	blx	r5
    40b6:	2800      	cmp	r0, #0
    40b8:	d1eb      	bne.n	4092 <config_MB+0x412>
    40ba:	e74d      	b.n	3f58 <config_MB+0x2d8>
    40bc:	000071e4 	.word	0x000071e4

000040c0 <eMBRegInputCB>:

//----------------------------------------------------------// 	post
eMBErrorCode
eMBRegInputCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
    40c0:	b530      	push	{r4, r5, lr}
	eMBErrorCode    eStatus = MB_ENOERR;
	int             iRegIndex;

	if( (usAddress >= REG_INPUT_START) && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS) )
    40c2:	b1d9      	cbz	r1, 40fc <eMBRegInputCB+0x3c>
    40c4:	1853      	adds	r3, r2, r1
    40c6:	2b38      	cmp	r3, #56	; 0x38
    40c8:	dc1a      	bgt.n	4100 <eMBRegInputCB+0x40>
	{
		iRegIndex = ( int )( usAddress - usRegInputStart );
    40ca:	f240 0388 	movw	r3, #136	; 0x88
    40ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    40d4:	1ac9      	subs	r1, r1, r3
			
		while( usNRegs > 0 )
    40d6:	e00d      	b.n	40f4 <eMBRegInputCB+0x34>
		{
			*pucRegBuffer++ =
			( unsigned char )( usRegInputBuf[iRegIndex] >> 8 );
    40d8:	f240 139c 	movw	r3, #412	; 0x19c
    40dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40e0:	004d      	lsls	r5, r1, #1
    40e2:	5aec      	ldrh	r4, [r5, r3]
    40e4:	0a24      	lsrs	r4, r4, #8
			*pucRegBuffer++ =
    40e6:	7004      	strb	r4, [r0, #0]
			*pucRegBuffer++ =
			( unsigned char )( usRegInputBuf[iRegIndex] & 0xFF );
    40e8:	5d5b      	ldrb	r3, [r3, r5]
			*pucRegBuffer++ =
    40ea:	7043      	strb	r3, [r0, #1]
			iRegIndex++;
    40ec:	3101      	adds	r1, #1
			usNRegs--;
    40ee:	3a01      	subs	r2, #1
    40f0:	b292      	uxth	r2, r2
			*pucRegBuffer++ =
    40f2:	3002      	adds	r0, #2
		while( usNRegs > 0 )
    40f4:	2a00      	cmp	r2, #0
    40f6:	d1ef      	bne.n	40d8 <eMBRegInputCB+0x18>
	eMBErrorCode    eStatus = MB_ENOERR;
    40f8:	2000      	movs	r0, #0
    40fa:	e000      	b.n	40fe <eMBRegInputCB+0x3e>
		}
	}
	else
	{
		eStatus = MB_ENOREG;
    40fc:	2001      	movs	r0, #1
	}

	return eStatus;
}
    40fe:	bd30      	pop	{r4, r5, pc}
		eStatus = MB_ENOREG;
    4100:	2001      	movs	r0, #1
    4102:	e7fc      	b.n	40fe <eMBRegInputCB+0x3e>

00004104 <eMBRegHoldingCB>:

eMBErrorCode
eMBRegHoldingCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs, eMBRegisterMode eMode )
{
    4104:	b570      	push	{r4, r5, r6, lr}
	eMBErrorCode    eStatus = MB_ENOERR;
	int             iRegIndex;

	if( (usAddress >= REG_HOLDING_START) && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS) )
    4106:	2900      	cmp	r1, #0
    4108:	d06a      	beq.n	41e0 <eMBRegHoldingCB+0xdc>
    410a:	1854      	adds	r4, r2, r1
    410c:	2c15      	cmp	r4, #21
    410e:	dd00      	ble.n	4112 <eMBRegHoldingCB+0xe>
    4110:	e068      	b.n	41e4 <eMBRegHoldingCB+0xe0>
	{
		iRegIndex = ( int )( usAddress - usRegHoldingStart );
    4112:	f240 0488 	movw	r4, #136	; 0x88
    4116:	f2c2 0400 	movt	r4, #8192	; 0x2000
    411a:	8d64      	ldrh	r4, [r4, #42]	; 0x2a
    411c:	1b09      	subs	r1, r1, r4
			
		switch ( eMode )
    411e:	b18b      	cbz	r3, 4144 <eMBRegHoldingCB+0x40>
    4120:	2b01      	cmp	r3, #1
    4122:	d022      	beq.n	416a <eMBRegHoldingCB+0x66>
	eMBErrorCode    eStatus = MB_ENOERR;
    4124:	2000      	movs	r0, #0
    4126:	e05c      	b.n	41e2 <eMBRegHoldingCB+0xde>
					//----------------------------------------------------------//
				*/
			
				while( usNRegs > 0 )
				{
					*pucRegBuffer++ = ( unsigned char )( usRegHoldingBuf[iRegIndex] >> 8 );
    4128:	f240 0388 	movw	r3, #136	; 0x88
    412c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4130:	004d      	lsls	r5, r1, #1
    4132:	5aec      	ldrh	r4, [r5, r3]
    4134:	0a24      	lsrs	r4, r4, #8
    4136:	7004      	strb	r4, [r0, #0]
					*pucRegBuffer++ = ( unsigned char )( usRegHoldingBuf[iRegIndex] & 0xFF );
    4138:	5d5b      	ldrb	r3, [r3, r5]
    413a:	7043      	strb	r3, [r0, #1]
					iRegIndex++;
    413c:	3101      	adds	r1, #1
					usNRegs--;
    413e:	3a01      	subs	r2, #1
    4140:	b292      	uxth	r2, r2
					*pucRegBuffer++ = ( unsigned char )( usRegHoldingBuf[iRegIndex] & 0xFF );
    4142:	3002      	adds	r0, #2
				while( usNRegs > 0 )
    4144:	2a00      	cmp	r2, #0
    4146:	d1ef      	bne.n	4128 <eMBRegHoldingCB+0x24>
	eMBErrorCode    eStatus = MB_ENOERR;
    4148:	2000      	movs	r0, #0
    414a:	e04a      	b.n	41e2 <eMBRegHoldingCB+0xde>
				//if (!gpio_get_pin_level(MB_CFG))
				if (1)
				{
					while( usNRegs > 0 )
					{
						usRegHoldingBuf[iRegIndex] = *pucRegBuffer++ << 8;
    414c:	7803      	ldrb	r3, [r0, #0]
    414e:	021b      	lsls	r3, r3, #8
    4150:	f240 0488 	movw	r4, #136	; 0x88
    4154:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4158:	004d      	lsls	r5, r1, #1
    415a:	532b      	strh	r3, [r5, r4]
						usRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
    415c:	7846      	ldrb	r6, [r0, #1]
    415e:	4333      	orrs	r3, r6
    4160:	532b      	strh	r3, [r5, r4]
						iRegIndex++;
    4162:	3101      	adds	r1, #1
						usNRegs--;
    4164:	3a01      	subs	r2, #1
    4166:	b292      	uxth	r2, r2
						usRegHoldingBuf[iRegIndex] |= *pucRegBuffer++;
    4168:	3002      	adds	r0, #2
					while( usNRegs > 0 )
    416a:	2a00      	cmp	r2, #0
    416c:	d1ee      	bne.n	414c <eMBRegHoldingCB+0x48>
							0x0000	//	12	:	Humidity B			:	Float 2/2 %
						};
		
						//----------------------------------------------------------//
					*/
					mbConfig[0] = (uint8_t)(usRegHoldingBuf[0]);			// Address
    416e:	f240 0288 	movw	r2, #136	; 0x88
    4172:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4176:	7811      	ldrb	r1, [r2, #0]
    4178:	f240 23c0 	movw	r3, #704	; 0x2c0
    417c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4180:	7019      	strb	r1, [r3, #0]
					mbConfig[1] = (uint8_t)(usRegHoldingBuf[1]);			// Baud rate
    4182:	7891      	ldrb	r1, [r2, #2]
    4184:	7059      	strb	r1, [r3, #1]
					mbConfig[2] = (uint8_t)(usRegHoldingBuf[2]);			// Data size
    4186:	7911      	ldrb	r1, [r2, #4]
    4188:	7099      	strb	r1, [r3, #2]
					mbConfig[3] = (uint8_t)(usRegHoldingBuf[3]);			// Parity
    418a:	7991      	ldrb	r1, [r2, #6]
    418c:	70d9      	strb	r1, [r3, #3]
					mbConfig[4] = (uint8_t)(usRegHoldingBuf[4]);			// Stop bits				
    418e:	7a11      	ldrb	r1, [r2, #8]
    4190:	7119      	strb	r1, [r3, #4]
					
					mbConfig[6] = (uint8_t)(usRegHoldingBuf[5] >> 8);		// Byte 0 of  (float split into 4 bytes)
    4192:	8951      	ldrh	r1, [r2, #10]
    4194:	0a08      	lsrs	r0, r1, #8
    4196:	7198      	strb	r0, [r3, #6]
					mbConfig[7] = (uint8_t)(usRegHoldingBuf[5] & 0xFF);		// Byte 1 of  (float split into 4 bytes)
    4198:	71d9      	strb	r1, [r3, #7]
					mbConfig[8] = (uint8_t)(usRegHoldingBuf[6] >> 8);		// Byte 2 of  (float split into 4 bytes)
    419a:	8991      	ldrh	r1, [r2, #12]
    419c:	0a08      	lsrs	r0, r1, #8
    419e:	7218      	strb	r0, [r3, #8]
					mbConfig[9] = (uint8_t)(usRegHoldingBuf[6] & 0xFF);		// Byte 3 of  (float split into 4 bytes)
    41a0:	7259      	strb	r1, [r3, #9]
				
					mbConfig[10] = (uint8_t)(usRegHoldingBuf[7] >> 8);		// Byte 0 of  (float split into 4 bytes)
    41a2:	89d1      	ldrh	r1, [r2, #14]
    41a4:	0a08      	lsrs	r0, r1, #8
    41a6:	7298      	strb	r0, [r3, #10]
					mbConfig[11] = (uint8_t)(usRegHoldingBuf[7] & 0xFF);	// Byte 1 of  (float split into 4 bytes)
    41a8:	72d9      	strb	r1, [r3, #11]
					mbConfig[12] = (uint8_t)(usRegHoldingBuf[8] >> 8);		// Byte 2 of  (float split into 4 bytes)
    41aa:	8a11      	ldrh	r1, [r2, #16]
    41ac:	0a08      	lsrs	r0, r1, #8
    41ae:	7318      	strb	r0, [r3, #12]
					mbConfig[13] = (uint8_t)(usRegHoldingBuf[8] & 0xFF);	// Byte 3 of  (float split into 4 bytes)
    41b0:	7359      	strb	r1, [r3, #13]
					
					mbConfig[14] = (uint8_t)(usRegHoldingBuf[9] >> 8);		// Byte 0 of  (float split into 4 bytes)
    41b2:	8a51      	ldrh	r1, [r2, #18]
    41b4:	0a08      	lsrs	r0, r1, #8
    41b6:	7398      	strb	r0, [r3, #14]
					mbConfig[15] = (uint8_t)(usRegHoldingBuf[9] & 0xFF);	// Byte 1 of  (float split into 4 bytes)
    41b8:	73d9      	strb	r1, [r3, #15]
					mbConfig[16] = (uint8_t)(usRegHoldingBuf[10] >> 8);		// Byte 2 of  (float split into 4 bytes)
    41ba:	8a91      	ldrh	r1, [r2, #20]
    41bc:	0a08      	lsrs	r0, r1, #8
    41be:	7418      	strb	r0, [r3, #16]
					mbConfig[17] = (uint8_t)(usRegHoldingBuf[10] & 0xFF);	// Byte 3 of  (float split into 4 bytes)
    41c0:	7459      	strb	r1, [r3, #17]
					
					mbConfig[18] = (uint8_t)(usRegHoldingBuf[11] >> 8);		// Byte 0 of  (float split into 4 bytes)
    41c2:	8ad1      	ldrh	r1, [r2, #22]
    41c4:	0a08      	lsrs	r0, r1, #8
    41c6:	7498      	strb	r0, [r3, #18]
					mbConfig[19] = (uint8_t)(usRegHoldingBuf[11] & 0xFF);	// Byte 1 of  (float split into 4 bytes)
    41c8:	74d9      	strb	r1, [r3, #19]
					mbConfig[20] = (uint8_t)(usRegHoldingBuf[12] >> 8);		// Byte 2 of  (float split into 4 bytes)
    41ca:	8b12      	ldrh	r2, [r2, #24]
    41cc:	0a11      	lsrs	r1, r2, #8
    41ce:	7519      	strb	r1, [r3, #20]
					mbConfig[21] = (uint8_t)(usRegHoldingBuf[12] & 0xFF);	// Byte 3 of  (float split into 4 bytes)
    41d0:	755a      	strb	r2, [r3, #21]
				
					FLASH_0_write_mbConfig();
    41d2:	f240 5317 	movw	r3, #1303	; 0x517
    41d6:	f2c0 0300 	movt	r3, #0
    41da:	4798      	blx	r3
	eMBErrorCode    eStatus = MB_ENOERR;
    41dc:	2000      	movs	r0, #0
    41de:	e000      	b.n	41e2 <eMBRegHoldingCB+0xde>
				}
		}
	}
	else
	{
		eStatus = MB_ENOREG;
    41e0:	2001      	movs	r0, #1
	}
		
	return eStatus;
}
    41e2:	bd70      	pop	{r4, r5, r6, pc}
		eStatus = MB_ENOREG;
    41e4:	2001      	movs	r0, #1
    41e6:	e7fc      	b.n	41e2 <eMBRegHoldingCB+0xde>

000041e8 <eMBRegCoilsCB>:

eMBErrorCode
eMBRegCoilsCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils, eMBRegisterMode eMode )
{
	return MB_ENOREG;
}
    41e8:	2001      	movs	r0, #1
    41ea:	4770      	bx	lr

000041ec <eMBRegDiscreteCB>:

eMBErrorCode
eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
	return MB_ENOREG;
}
    41ec:	2001      	movs	r0, #1
    41ee:	4770      	bx	lr

000041f0 <sht3x_calcCrc8>:


// ===============================================================================================================================================================================================

uint8_t sht3x_calcCrc8(uint8_t buf[], uint8_t from, uint8_t to)
{
    41f0:	b570      	push	{r4, r5, r6, lr}
    41f2:	0006      	movs	r6, r0
		
	uint8_t crcVal = 0xFF; //CRC8_ONEWIRE_START
    41f4:	20ff      	movs	r0, #255	; 0xff
	uint8_t i = 0;
	uint8_t j = 0;
	for (i = from; i <= to; i++)
    41f6:	e011      	b.n	421c <sht3x_calcCrc8+0x2c>
			{
				crcVal = ((crcVal << 1) ^ (0x31));
			}
			else
			{
				crcVal = (crcVal << 1);
    41f8:	0040      	lsls	r0, r0, #1
    41fa:	b2c0      	uxtb	r0, r0
			}
			curVal = curVal << 1;
    41fc:	0064      	lsls	r4, r4, #1
		for (j = 0; j < 8; j++)
    41fe:	3301      	adds	r3, #1
    4200:	b2db      	uxtb	r3, r3
    4202:	2b07      	cmp	r3, #7
    4204:	d808      	bhi.n	4218 <sht3x_calcCrc8+0x28>
			if (((crcVal ^ curVal) & 0x80) != 0) //If MSBs are not equal
    4206:	0025      	movs	r5, r4
    4208:	4045      	eors	r5, r0
    420a:	062d      	lsls	r5, r5, #24
    420c:	d5f4      	bpl.n	41f8 <sht3x_calcCrc8+0x8>
				crcVal = ((crcVal << 1) ^ (0x31));
    420e:	0040      	lsls	r0, r0, #1
    4210:	2531      	movs	r5, #49	; 0x31
    4212:	4068      	eors	r0, r5
    4214:	b2c0      	uxtb	r0, r0
    4216:	e7f1      	b.n	41fc <sht3x_calcCrc8+0xc>
	for (i = from; i <= to; i++)
    4218:	3101      	adds	r1, #1
    421a:	b2c9      	uxtb	r1, r1
    421c:	4291      	cmp	r1, r2
    421e:	d802      	bhi.n	4226 <sht3x_calcCrc8+0x36>
		int curVal = buf[i];
    4220:	5c74      	ldrb	r4, [r6, r1]
		for (j = 0; j < 8; j++)
    4222:	2300      	movs	r3, #0
    4224:	e7ed      	b.n	4202 <sht3x_calcCrc8+0x12>
		}
	}
	return crcVal;
}
    4226:	bd70      	pop	{r4, r5, r6, pc}

00004228 <sht3x_order_measurement>:
	delay_ms(10);
	return sht3x_read_measurement(sht3x_address, temperature, humidity);
}

uint8_t sht3x_order_measurement(uint8_t sht3x_address) 
{
    4228:	b500      	push	{lr}
    422a:	b083      	sub	sp, #12
	uint8_t status = 0;

	i2c_m_sync_set_slaveaddr(&I2C_0, sht3x_address, I2C_M_SEVEN);
    422c:	b201      	sxth	r1, r0
    422e:	f240 2044 	movw	r0, #580	; 0x244
    4232:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4236:	f640 0200 	movw	r2, #2048	; 0x800
    423a:	f641 53ad 	movw	r3, #7597	; 0x1dad
    423e:	f2c0 0300 	movt	r3, #0
    4242:	4798      	blx	r3
	
	uint8_t tx_buffer[2];
	// MODO PERIODICO, 2 NOVAS MEDICOES A CADA SEGUNDO
	tx_buffer[0] = 0x22;	// Measure T & RH with high precision (high repeatability)
    4244:	a901      	add	r1, sp, #4
    4246:	2322      	movs	r3, #34	; 0x22
    4248:	700b      	strb	r3, [r1, #0]
	tx_buffer[1] = 0x36;	// Measure T & RH with high precision (high repeatability)
    424a:	3314      	adds	r3, #20
    424c:	704b      	strb	r3, [r1, #1]
		
	// MODO SINGLE SHOT (TEM QUE REPETIR ESTE COMANDO PARA CADA NOVA LEITURA	
	//	tx_buffer[0] = 0x24;	// Measure T & RH with high precision (high repeatability)
	//	tx_buffer[1] = 0x00;	// Measure T & RH with high precision (high repeatability)
		
	io_write(I2C_io, tx_buffer, 2);
    424e:	f240 43b0 	movw	r3, #1200	; 0x4b0
    4252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4256:	6818      	ldr	r0, [r3, #0]
    4258:	2202      	movs	r2, #2
    425a:	f641 53c7 	movw	r3, #7623	; 0x1dc7
    425e:	f2c0 0300 	movt	r3, #0
    4262:	4798      	blx	r3
	
	return status;
}
    4264:	2000      	movs	r0, #0
    4266:	b003      	add	sp, #12
    4268:	bd00      	pop	{pc}

0000426a <sht3x_read_measurement>:

uint8_t sht3x_read_measurement(uint8_t sht3x_address, double *temperature, double *humidity) 
{
    426a:	b5f0      	push	{r4, r5, r6, r7, lr}
    426c:	46ce      	mov	lr, r9
    426e:	4647      	mov	r7, r8
    4270:	b580      	push	{r7, lr}
    4272:	b083      	sub	sp, #12
    4274:	000d      	movs	r5, r1
    4276:	0014      	movs	r4, r2
	uint8_t status = 0;

	i2c_m_sync_set_slaveaddr(&I2C_0, sht3x_address, I2C_M_SEVEN);
    4278:	b201      	sxth	r1, r0
    427a:	f240 2044 	movw	r0, #580	; 0x244
    427e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4282:	f640 0200 	movw	r2, #2048	; 0x800
    4286:	f641 53ad 	movw	r3, #7597	; 0x1dad
    428a:	f2c0 0300 	movt	r3, #0
    428e:	4798      	blx	r3
	
	uint8_t rx_buffer[6];	// T-data (2*8-bit), CRC (8-bit), RH-data (2*8-bit), CRC (8-bit)
	io_read(I2C_io, rx_buffer, 6);
    4290:	f240 43b0 	movw	r3, #1200	; 0x4b0
    4294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4298:	6818      	ldr	r0, [r3, #0]
    429a:	2206      	movs	r2, #6
    429c:	4669      	mov	r1, sp
    429e:	f641 53fd 	movw	r3, #7677	; 0x1dfd
    42a2:	f2c0 0300 	movt	r3, #0
    42a6:	4798      	blx	r3

    if ( (rx_buffer[2] == sht3x_calcCrc8(rx_buffer, 0, 1)) && (rx_buffer[5] == sht3x_calcCrc8(rx_buffer, 3, 4)) )
    42a8:	466b      	mov	r3, sp
    42aa:	789e      	ldrb	r6, [r3, #2]
    42ac:	2201      	movs	r2, #1
    42ae:	2100      	movs	r1, #0
    42b0:	4668      	mov	r0, sp
    42b2:	f244 13f1 	movw	r3, #16881	; 0x41f1
    42b6:	f2c0 0300 	movt	r3, #0
    42ba:	4798      	blx	r3
    42bc:	4286      	cmp	r6, r0
    42be:	d005      	beq.n	42cc <sht3x_read_measurement+0x62>
		*temperature	= ( 175 * ((double)( (rx_buffer[0] << 8) + rx_buffer[1])) / 65535 ) - 45;
		*humidity		= ( 125 * ((double)( (rx_buffer[3] << 8) + rx_buffer[4])) / 65535 ) - 6;
    }
    else
    {
	    status = 1;
    42c0:	2001      	movs	r0, #1
    }
    
    return status;
}
    42c2:	b003      	add	sp, #12
    42c4:	bc0c      	pop	{r2, r3}
    42c6:	4690      	mov	r8, r2
    42c8:	4699      	mov	r9, r3
    42ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ( (rx_buffer[2] == sht3x_calcCrc8(rx_buffer, 0, 1)) && (rx_buffer[5] == sht3x_calcCrc8(rx_buffer, 3, 4)) )
    42cc:	466b      	mov	r3, sp
    42ce:	795e      	ldrb	r6, [r3, #5]
    42d0:	2204      	movs	r2, #4
    42d2:	2103      	movs	r1, #3
    42d4:	4668      	mov	r0, sp
    42d6:	f244 13f1 	movw	r3, #16881	; 0x41f1
    42da:	f2c0 0300 	movt	r3, #0
    42de:	4798      	blx	r3
    42e0:	4286      	cmp	r6, r0
    42e2:	d001      	beq.n	42e8 <sht3x_read_measurement+0x7e>
	    status = 1;
    42e4:	2001      	movs	r0, #1
    42e6:	e7ec      	b.n	42c2 <sht3x_read_measurement+0x58>
		*temperature	= ( 175 * ((double)( (rx_buffer[0] << 8) + rx_buffer[1])) / 65535 ) - 45;
    42e8:	466b      	mov	r3, sp
    42ea:	7818      	ldrb	r0, [r3, #0]
    42ec:	0200      	lsls	r0, r0, #8
    42ee:	785b      	ldrb	r3, [r3, #1]
    42f0:	18c0      	adds	r0, r0, r3
    42f2:	f646 3975 	movw	r9, #27509	; 0x6b75
    42f6:	f2c0 0900 	movt	r9, #0
    42fa:	47c8      	blx	r9
    42fc:	f645 7871 	movw	r8, #24433	; 0x5f71
    4300:	f2c0 0800 	movt	r8, #0
    4304:	2200      	movs	r2, #0
    4306:	f24e 0300 	movw	r3, #57344	; 0xe000
    430a:	f2c4 0365 	movt	r3, #16485	; 0x4065
    430e:	47c0      	blx	r8
    4310:	f245 7721 	movw	r7, #22305	; 0x5721
    4314:	f2c0 0700 	movt	r7, #0
    4318:	2200      	movs	r2, #0
    431a:	f64f 73e0 	movw	r3, #65504	; 0xffe0
    431e:	f2c4 03ef 	movt	r3, #16623	; 0x40ef
    4322:	47b8      	blx	r7
    4324:	f246 4681 	movw	r6, #25729	; 0x6481
    4328:	f2c0 0600 	movt	r6, #0
    432c:	2200      	movs	r2, #0
    432e:	f248 0300 	movw	r3, #32768	; 0x8000
    4332:	f2c4 0346 	movt	r3, #16454	; 0x4046
    4336:	47b0      	blx	r6
    4338:	6028      	str	r0, [r5, #0]
    433a:	6069      	str	r1, [r5, #4]
		*humidity		= ( 125 * ((double)( (rx_buffer[3] << 8) + rx_buffer[4])) / 65535 ) - 6;
    433c:	466b      	mov	r3, sp
    433e:	78d8      	ldrb	r0, [r3, #3]
    4340:	0200      	lsls	r0, r0, #8
    4342:	791b      	ldrb	r3, [r3, #4]
    4344:	18c0      	adds	r0, r0, r3
    4346:	47c8      	blx	r9
    4348:	2200      	movs	r2, #0
    434a:	f244 0300 	movw	r3, #16384	; 0x4000
    434e:	f2c4 035f 	movt	r3, #16479	; 0x405f
    4352:	47c0      	blx	r8
    4354:	2200      	movs	r2, #0
    4356:	f64f 73e0 	movw	r3, #65504	; 0xffe0
    435a:	f2c4 03ef 	movt	r3, #16623	; 0x40ef
    435e:	47b8      	blx	r7
    4360:	2200      	movs	r2, #0
    4362:	2300      	movs	r3, #0
    4364:	f2c4 0318 	movt	r3, #16408	; 0x4018
    4368:	47b0      	blx	r6
    436a:	6020      	str	r0, [r4, #0]
    436c:	6061      	str	r1, [r4, #4]
	uint8_t status = 0;
    436e:	2000      	movs	r0, #0
		*humidity		= ( 125 * ((double)( (rx_buffer[3] << 8) + rx_buffer[4])) / 65535 ) - 6;
    4370:	e7a7      	b.n	42c2 <sht3x_read_measurement+0x58>
	...

00004374 <__aeabi_cdrcmple>:
    4374:	4684      	mov	ip, r0
    4376:	1c10      	adds	r0, r2, #0
    4378:	4662      	mov	r2, ip
    437a:	468c      	mov	ip, r1
    437c:	1c19      	adds	r1, r3, #0
    437e:	4663      	mov	r3, ip
    4380:	e000      	b.n	4384 <__aeabi_cdcmpeq>
    4382:	46c0      	nop			; (mov r8, r8)

00004384 <__aeabi_cdcmpeq>:
    4384:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    4386:	f001 fd91 	bl	5eac <__ledf2>
    438a:	2800      	cmp	r0, #0
    438c:	d401      	bmi.n	4392 <__aeabi_cdcmpeq+0xe>
    438e:	2100      	movs	r1, #0
    4390:	42c8      	cmn	r0, r1
    4392:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004394 <__aeabi_dcmpeq>:
    4394:	b510      	push	{r4, lr}
    4396:	f001 fceb 	bl	5d70 <__eqdf2>
    439a:	4240      	negs	r0, r0
    439c:	3001      	adds	r0, #1
    439e:	bd10      	pop	{r4, pc}

000043a0 <__aeabi_dcmplt>:
    43a0:	b510      	push	{r4, lr}
    43a2:	f001 fd83 	bl	5eac <__ledf2>
    43a6:	2800      	cmp	r0, #0
    43a8:	db01      	blt.n	43ae <__aeabi_dcmplt+0xe>
    43aa:	2000      	movs	r0, #0
    43ac:	bd10      	pop	{r4, pc}
    43ae:	2001      	movs	r0, #1
    43b0:	bd10      	pop	{r4, pc}
    43b2:	46c0      	nop			; (mov r8, r8)

000043b4 <__aeabi_dcmple>:
    43b4:	b510      	push	{r4, lr}
    43b6:	f001 fd79 	bl	5eac <__ledf2>
    43ba:	2800      	cmp	r0, #0
    43bc:	dd01      	ble.n	43c2 <__aeabi_dcmple+0xe>
    43be:	2000      	movs	r0, #0
    43c0:	bd10      	pop	{r4, pc}
    43c2:	2001      	movs	r0, #1
    43c4:	bd10      	pop	{r4, pc}
    43c6:	46c0      	nop			; (mov r8, r8)

000043c8 <__aeabi_dcmpgt>:
    43c8:	b510      	push	{r4, lr}
    43ca:	f001 fd0d 	bl	5de8 <__gedf2>
    43ce:	2800      	cmp	r0, #0
    43d0:	dc01      	bgt.n	43d6 <__aeabi_dcmpgt+0xe>
    43d2:	2000      	movs	r0, #0
    43d4:	bd10      	pop	{r4, pc}
    43d6:	2001      	movs	r0, #1
    43d8:	bd10      	pop	{r4, pc}
    43da:	46c0      	nop			; (mov r8, r8)

000043dc <__aeabi_dcmpge>:
    43dc:	b510      	push	{r4, lr}
    43de:	f001 fd03 	bl	5de8 <__gedf2>
    43e2:	2800      	cmp	r0, #0
    43e4:	da01      	bge.n	43ea <__aeabi_dcmpge+0xe>
    43e6:	2000      	movs	r0, #0
    43e8:	bd10      	pop	{r4, pc}
    43ea:	2001      	movs	r0, #1
    43ec:	bd10      	pop	{r4, pc}
    43ee:	46c0      	nop			; (mov r8, r8)

000043f0 <__aeabi_cfrcmple>:
    43f0:	4684      	mov	ip, r0
    43f2:	1c08      	adds	r0, r1, #0
    43f4:	4661      	mov	r1, ip
    43f6:	e7ff      	b.n	43f8 <__aeabi_cfcmpeq>

000043f8 <__aeabi_cfcmpeq>:
    43f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    43fa:	f000 fa83 	bl	4904 <__lesf2>
    43fe:	2800      	cmp	r0, #0
    4400:	d401      	bmi.n	4406 <__aeabi_cfcmpeq+0xe>
    4402:	2100      	movs	r1, #0
    4404:	42c8      	cmn	r0, r1
    4406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00004408 <__aeabi_fcmpeq>:
    4408:	b510      	push	{r4, lr}
    440a:	f000 fa1b 	bl	4844 <__eqsf2>
    440e:	4240      	negs	r0, r0
    4410:	3001      	adds	r0, #1
    4412:	bd10      	pop	{r4, pc}

00004414 <__aeabi_fcmplt>:
    4414:	b510      	push	{r4, lr}
    4416:	f000 fa75 	bl	4904 <__lesf2>
    441a:	2800      	cmp	r0, #0
    441c:	db01      	blt.n	4422 <__aeabi_fcmplt+0xe>
    441e:	2000      	movs	r0, #0
    4420:	bd10      	pop	{r4, pc}
    4422:	2001      	movs	r0, #1
    4424:	bd10      	pop	{r4, pc}
    4426:	46c0      	nop			; (mov r8, r8)

00004428 <__aeabi_fcmple>:
    4428:	b510      	push	{r4, lr}
    442a:	f000 fa6b 	bl	4904 <__lesf2>
    442e:	2800      	cmp	r0, #0
    4430:	dd01      	ble.n	4436 <__aeabi_fcmple+0xe>
    4432:	2000      	movs	r0, #0
    4434:	bd10      	pop	{r4, pc}
    4436:	2001      	movs	r0, #1
    4438:	bd10      	pop	{r4, pc}
    443a:	46c0      	nop			; (mov r8, r8)

0000443c <__aeabi_fcmpgt>:
    443c:	b510      	push	{r4, lr}
    443e:	f000 fa27 	bl	4890 <__gesf2>
    4442:	2800      	cmp	r0, #0
    4444:	dc01      	bgt.n	444a <__aeabi_fcmpgt+0xe>
    4446:	2000      	movs	r0, #0
    4448:	bd10      	pop	{r4, pc}
    444a:	2001      	movs	r0, #1
    444c:	bd10      	pop	{r4, pc}
    444e:	46c0      	nop			; (mov r8, r8)

00004450 <__aeabi_fcmpge>:
    4450:	b510      	push	{r4, lr}
    4452:	f000 fa1d 	bl	4890 <__gesf2>
    4456:	2800      	cmp	r0, #0
    4458:	da01      	bge.n	445e <__aeabi_fcmpge+0xe>
    445a:	2000      	movs	r0, #0
    445c:	bd10      	pop	{r4, pc}
    445e:	2001      	movs	r0, #1
    4460:	bd10      	pop	{r4, pc}
    4462:	46c0      	nop			; (mov r8, r8)

00004464 <__aeabi_lmul>:
    4464:	b5f0      	push	{r4, r5, r6, r7, lr}
    4466:	f64f 75ff 	movw	r5, #65535	; 0xffff
    446a:	46ce      	mov	lr, r9
    446c:	4647      	mov	r7, r8
    446e:	002c      	movs	r4, r5
    4470:	4015      	ands	r5, r2
    4472:	4699      	mov	r9, r3
    4474:	002b      	movs	r3, r5
    4476:	4004      	ands	r4, r0
    4478:	0c16      	lsrs	r6, r2, #16
    447a:	b580      	push	{r7, lr}
    447c:	0c07      	lsrs	r7, r0, #16
    447e:	4363      	muls	r3, r4
    4480:	437d      	muls	r5, r7
    4482:	4377      	muls	r7, r6
    4484:	4366      	muls	r6, r4
    4486:	0c1c      	lsrs	r4, r3, #16
    4488:	1976      	adds	r6, r6, r5
    448a:	19a4      	adds	r4, r4, r6
    448c:	469c      	mov	ip, r3
    448e:	42a5      	cmp	r5, r4
    4490:	d903      	bls.n	449a <__aeabi_lmul+0x36>
    4492:	2380      	movs	r3, #128	; 0x80
    4494:	025b      	lsls	r3, r3, #9
    4496:	4698      	mov	r8, r3
    4498:	4447      	add	r7, r8
    449a:	0c25      	lsrs	r5, r4, #16
    449c:	19ef      	adds	r7, r5, r7
    449e:	4663      	mov	r3, ip
    44a0:	f64f 75ff 	movw	r5, #65535	; 0xffff
    44a4:	401d      	ands	r5, r3
    44a6:	464b      	mov	r3, r9
    44a8:	4351      	muls	r1, r2
    44aa:	4343      	muls	r3, r0
    44ac:	0424      	lsls	r4, r4, #16
    44ae:	1964      	adds	r4, r4, r5
    44b0:	1859      	adds	r1, r3, r1
    44b2:	19c9      	adds	r1, r1, r7
    44b4:	0020      	movs	r0, r4
    44b6:	bc0c      	pop	{r2, r3}
    44b8:	4690      	mov	r8, r2
    44ba:	4699      	mov	r9, r3
    44bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44be:	46c0      	nop			; (mov r8, r8)

000044c0 <__aeabi_f2uiz>:
    44c0:	219e      	movs	r1, #158	; 0x9e
    44c2:	b510      	push	{r4, lr}
    44c4:	05c9      	lsls	r1, r1, #23
    44c6:	1c04      	adds	r4, r0, #0
    44c8:	f7ff ffc2 	bl	4450 <__aeabi_fcmpge>
    44cc:	b918      	cbnz	r0, 44d6 <__aeabi_f2uiz+0x16>
    44ce:	1c20      	adds	r0, r4, #0
    44d0:	f000 fd12 	bl	4ef8 <__aeabi_f2iz>
    44d4:	bd10      	pop	{r4, pc}
    44d6:	219e      	movs	r1, #158	; 0x9e
    44d8:	1c20      	adds	r0, r4, #0
    44da:	05c9      	lsls	r1, r1, #23
    44dc:	f000 fb7c 	bl	4bd8 <__aeabi_fsub>
    44e0:	f000 fd0a 	bl	4ef8 <__aeabi_f2iz>
    44e4:	2380      	movs	r3, #128	; 0x80
    44e6:	061b      	lsls	r3, r3, #24
    44e8:	469c      	mov	ip, r3
    44ea:	4460      	add	r0, ip
    44ec:	e7f2      	b.n	44d4 <__aeabi_f2uiz+0x14>
    44ee:	46c0      	nop			; (mov r8, r8)

000044f0 <__aeabi_d2uiz>:
    44f0:	2300      	movs	r3, #0
    44f2:	b570      	push	{r4, r5, r6, lr}
    44f4:	2200      	movs	r2, #0
    44f6:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
    44fa:	0004      	movs	r4, r0
    44fc:	000d      	movs	r5, r1
    44fe:	f7ff ff6d 	bl	43dc <__aeabi_dcmpge>
    4502:	b920      	cbnz	r0, 450e <__aeabi_d2uiz+0x1e>
    4504:	0020      	movs	r0, r4
    4506:	0029      	movs	r1, r5
    4508:	f002 fb06 	bl	6b18 <__aeabi_d2iz>
    450c:	bd70      	pop	{r4, r5, r6, pc}
    450e:	2300      	movs	r3, #0
    4510:	2200      	movs	r2, #0
    4512:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
    4516:	0020      	movs	r0, r4
    4518:	0029      	movs	r1, r5
    451a:	f001 ffb1 	bl	6480 <__aeabi_dsub>
    451e:	f002 fafb 	bl	6b18 <__aeabi_d2iz>
    4522:	2380      	movs	r3, #128	; 0x80
    4524:	061b      	lsls	r3, r3, #24
    4526:	469c      	mov	ip, r3
    4528:	4460      	add	r0, ip
    452a:	e7ef      	b.n	450c <__aeabi_d2uiz+0x1c>

0000452c <__aeabi_fadd>:
    452c:	b5f0      	push	{r4, r5, r6, r7, lr}
    452e:	46c6      	mov	lr, r8
    4530:	024e      	lsls	r6, r1, #9
    4532:	0247      	lsls	r7, r0, #9
    4534:	0a76      	lsrs	r6, r6, #9
    4536:	0a7b      	lsrs	r3, r7, #9
    4538:	0044      	lsls	r4, r0, #1
    453a:	0fc5      	lsrs	r5, r0, #31
    453c:	00f7      	lsls	r7, r6, #3
    453e:	0048      	lsls	r0, r1, #1
    4540:	4698      	mov	r8, r3
    4542:	b500      	push	{lr}
    4544:	0e24      	lsrs	r4, r4, #24
    4546:	002a      	movs	r2, r5
    4548:	00db      	lsls	r3, r3, #3
    454a:	0e00      	lsrs	r0, r0, #24
    454c:	0fc9      	lsrs	r1, r1, #31
    454e:	46bc      	mov	ip, r7
    4550:	428d      	cmp	r5, r1
    4552:	d067      	beq.n	4624 <__aeabi_fadd+0xf8>
    4554:	1a22      	subs	r2, r4, r0
    4556:	2a00      	cmp	r2, #0
    4558:	dc00      	bgt.n	455c <__aeabi_fadd+0x30>
    455a:	e0a5      	b.n	46a8 <__aeabi_fadd+0x17c>
    455c:	2800      	cmp	r0, #0
    455e:	d13a      	bne.n	45d6 <__aeabi_fadd+0xaa>
    4560:	2f00      	cmp	r7, #0
    4562:	d100      	bne.n	4566 <__aeabi_fadd+0x3a>
    4564:	e093      	b.n	468e <__aeabi_fadd+0x162>
    4566:	1e51      	subs	r1, r2, #1
    4568:	2900      	cmp	r1, #0
    456a:	d000      	beq.n	456e <__aeabi_fadd+0x42>
    456c:	e0bb      	b.n	46e6 <__aeabi_fadd+0x1ba>
    456e:	2401      	movs	r4, #1
    4570:	1bdb      	subs	r3, r3, r7
    4572:	015a      	lsls	r2, r3, #5
    4574:	d546      	bpl.n	4604 <__aeabi_fadd+0xd8>
    4576:	019b      	lsls	r3, r3, #6
    4578:	099e      	lsrs	r6, r3, #6
    457a:	0030      	movs	r0, r6
    457c:	f002 fc1a 	bl	6db4 <__clzsi2>
    4580:	3805      	subs	r0, #5
    4582:	4086      	lsls	r6, r0
    4584:	4284      	cmp	r4, r0
    4586:	dd00      	ble.n	458a <__aeabi_fadd+0x5e>
    4588:	e09c      	b.n	46c4 <__aeabi_fadd+0x198>
    458a:	1b04      	subs	r4, r0, r4
    458c:	0032      	movs	r2, r6
    458e:	2020      	movs	r0, #32
    4590:	3401      	adds	r4, #1
    4592:	40e2      	lsrs	r2, r4
    4594:	1b04      	subs	r4, r0, r4
    4596:	40a6      	lsls	r6, r4
    4598:	0033      	movs	r3, r6
    459a:	1e5e      	subs	r6, r3, #1
    459c:	41b3      	sbcs	r3, r6
    459e:	2400      	movs	r4, #0
    45a0:	4313      	orrs	r3, r2
    45a2:	075a      	lsls	r2, r3, #29
    45a4:	d004      	beq.n	45b0 <__aeabi_fadd+0x84>
    45a6:	220f      	movs	r2, #15
    45a8:	401a      	ands	r2, r3
    45aa:	2a04      	cmp	r2, #4
    45ac:	d000      	beq.n	45b0 <__aeabi_fadd+0x84>
    45ae:	3304      	adds	r3, #4
    45b0:	015a      	lsls	r2, r3, #5
    45b2:	d529      	bpl.n	4608 <__aeabi_fadd+0xdc>
    45b4:	3401      	adds	r4, #1
    45b6:	2cff      	cmp	r4, #255	; 0xff
    45b8:	d100      	bne.n	45bc <__aeabi_fadd+0x90>
    45ba:	e080      	b.n	46be <__aeabi_fadd+0x192>
    45bc:	002a      	movs	r2, r5
    45be:	019b      	lsls	r3, r3, #6
    45c0:	0a5b      	lsrs	r3, r3, #9
    45c2:	b2e4      	uxtb	r4, r4
    45c4:	025b      	lsls	r3, r3, #9
    45c6:	05e4      	lsls	r4, r4, #23
    45c8:	0a58      	lsrs	r0, r3, #9
    45ca:	07d2      	lsls	r2, r2, #31
    45cc:	4320      	orrs	r0, r4
    45ce:	4310      	orrs	r0, r2
    45d0:	bc04      	pop	{r2}
    45d2:	4690      	mov	r8, r2
    45d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    45d6:	2cff      	cmp	r4, #255	; 0xff
    45d8:	d0e3      	beq.n	45a2 <__aeabi_fadd+0x76>
    45da:	2180      	movs	r1, #128	; 0x80
    45dc:	0038      	movs	r0, r7
    45de:	04c9      	lsls	r1, r1, #19
    45e0:	4308      	orrs	r0, r1
    45e2:	4684      	mov	ip, r0
    45e4:	2a1b      	cmp	r2, #27
    45e6:	dd00      	ble.n	45ea <__aeabi_fadd+0xbe>
    45e8:	e081      	b.n	46ee <__aeabi_fadd+0x1c2>
    45ea:	2020      	movs	r0, #32
    45ec:	4661      	mov	r1, ip
    45ee:	40d1      	lsrs	r1, r2
    45f0:	1a82      	subs	r2, r0, r2
    45f2:	4660      	mov	r0, ip
    45f4:	4090      	lsls	r0, r2
    45f6:	0002      	movs	r2, r0
    45f8:	1e50      	subs	r0, r2, #1
    45fa:	4182      	sbcs	r2, r0
    45fc:	430a      	orrs	r2, r1
    45fe:	1a9b      	subs	r3, r3, r2
    4600:	015a      	lsls	r2, r3, #5
    4602:	d4b8      	bmi.n	4576 <__aeabi_fadd+0x4a>
    4604:	075a      	lsls	r2, r3, #29
    4606:	d1ce      	bne.n	45a6 <__aeabi_fadd+0x7a>
    4608:	08de      	lsrs	r6, r3, #3
    460a:	002a      	movs	r2, r5
    460c:	2cff      	cmp	r4, #255	; 0xff
    460e:	d13a      	bne.n	4686 <__aeabi_fadd+0x15a>
    4610:	2e00      	cmp	r6, #0
    4612:	d100      	bne.n	4616 <__aeabi_fadd+0xea>
    4614:	e0ac      	b.n	4770 <__aeabi_fadd+0x244>
    4616:	2380      	movs	r3, #128	; 0x80
    4618:	03db      	lsls	r3, r3, #15
    461a:	4333      	orrs	r3, r6
    461c:	025b      	lsls	r3, r3, #9
    461e:	0a5b      	lsrs	r3, r3, #9
    4620:	24ff      	movs	r4, #255	; 0xff
    4622:	e7cf      	b.n	45c4 <__aeabi_fadd+0x98>
    4624:	1a21      	subs	r1, r4, r0
    4626:	2900      	cmp	r1, #0
    4628:	dd51      	ble.n	46ce <__aeabi_fadd+0x1a2>
    462a:	b390      	cbz	r0, 4692 <__aeabi_fadd+0x166>
    462c:	2cff      	cmp	r4, #255	; 0xff
    462e:	d0b8      	beq.n	45a2 <__aeabi_fadd+0x76>
    4630:	2080      	movs	r0, #128	; 0x80
    4632:	003e      	movs	r6, r7
    4634:	04c0      	lsls	r0, r0, #19
    4636:	4306      	orrs	r6, r0
    4638:	46b4      	mov	ip, r6
    463a:	291b      	cmp	r1, #27
    463c:	dd00      	ble.n	4640 <__aeabi_fadd+0x114>
    463e:	e0a9      	b.n	4794 <__aeabi_fadd+0x268>
    4640:	2620      	movs	r6, #32
    4642:	4660      	mov	r0, ip
    4644:	40c8      	lsrs	r0, r1
    4646:	1a71      	subs	r1, r6, r1
    4648:	4666      	mov	r6, ip
    464a:	408e      	lsls	r6, r1
    464c:	0031      	movs	r1, r6
    464e:	1e4e      	subs	r6, r1, #1
    4650:	41b1      	sbcs	r1, r6
    4652:	4301      	orrs	r1, r0
    4654:	185b      	adds	r3, r3, r1
    4656:	0159      	lsls	r1, r3, #5
    4658:	d5d4      	bpl.n	4604 <__aeabi_fadd+0xd8>
    465a:	3401      	adds	r4, #1
    465c:	2cff      	cmp	r4, #255	; 0xff
    465e:	d100      	bne.n	4662 <__aeabi_fadd+0x136>
    4660:	e086      	b.n	4770 <__aeabi_fadd+0x244>
    4662:	2201      	movs	r2, #1
    4664:	4975      	ldr	r1, [pc, #468]	; (483c <__aeabi_fadd+0x310>)
    4666:	401a      	ands	r2, r3
    4668:	085b      	lsrs	r3, r3, #1
    466a:	400b      	ands	r3, r1
    466c:	4313      	orrs	r3, r2
    466e:	e798      	b.n	45a2 <__aeabi_fadd+0x76>
    4670:	2c00      	cmp	r4, #0
    4672:	d000      	beq.n	4676 <__aeabi_fadd+0x14a>
    4674:	e0a3      	b.n	47be <__aeabi_fadd+0x292>
    4676:	2b00      	cmp	r3, #0
    4678:	d000      	beq.n	467c <__aeabi_fadd+0x150>
    467a:	e0b1      	b.n	47e0 <__aeabi_fadd+0x2b4>
    467c:	003b      	movs	r3, r7
    467e:	2f00      	cmp	r7, #0
    4680:	d160      	bne.n	4744 <__aeabi_fadd+0x218>
    4682:	2600      	movs	r6, #0
    4684:	2200      	movs	r2, #0
    4686:	0273      	lsls	r3, r6, #9
    4688:	0a5b      	lsrs	r3, r3, #9
    468a:	b2e4      	uxtb	r4, r4
    468c:	e79a      	b.n	45c4 <__aeabi_fadd+0x98>
    468e:	0014      	movs	r4, r2
    4690:	e787      	b.n	45a2 <__aeabi_fadd+0x76>
    4692:	2f00      	cmp	r7, #0
    4694:	d04b      	beq.n	472e <__aeabi_fadd+0x202>
    4696:	1e48      	subs	r0, r1, #1
    4698:	2800      	cmp	r0, #0
    469a:	d155      	bne.n	4748 <__aeabi_fadd+0x21c>
    469c:	4463      	add	r3, ip
    469e:	2401      	movs	r4, #1
    46a0:	015a      	lsls	r2, r3, #5
    46a2:	d5af      	bpl.n	4604 <__aeabi_fadd+0xd8>
    46a4:	2402      	movs	r4, #2
    46a6:	e7dc      	b.n	4662 <__aeabi_fadd+0x136>
    46a8:	bb22      	cbnz	r2, 46f4 <__aeabi_fadd+0x1c8>
    46aa:	1c62      	adds	r2, r4, #1
    46ac:	b2d2      	uxtb	r2, r2
    46ae:	2a01      	cmp	r2, #1
    46b0:	ddde      	ble.n	4670 <__aeabi_fadd+0x144>
    46b2:	1bde      	subs	r6, r3, r7
    46b4:	0172      	lsls	r2, r6, #5
    46b6:	d534      	bpl.n	4722 <__aeabi_fadd+0x1f6>
    46b8:	1afe      	subs	r6, r7, r3
    46ba:	000d      	movs	r5, r1
    46bc:	e75d      	b.n	457a <__aeabi_fadd+0x4e>
    46be:	002a      	movs	r2, r5
    46c0:	2300      	movs	r3, #0
    46c2:	e77f      	b.n	45c4 <__aeabi_fadd+0x98>
    46c4:	0033      	movs	r3, r6
    46c6:	4a5e      	ldr	r2, [pc, #376]	; (4840 <__aeabi_fadd+0x314>)
    46c8:	1a24      	subs	r4, r4, r0
    46ca:	4013      	ands	r3, r2
    46cc:	e769      	b.n	45a2 <__aeabi_fadd+0x76>
    46ce:	2900      	cmp	r1, #0
    46d0:	d162      	bne.n	4798 <__aeabi_fadd+0x26c>
    46d2:	1c61      	adds	r1, r4, #1
    46d4:	b2c8      	uxtb	r0, r1
    46d6:	2801      	cmp	r0, #1
    46d8:	dd4d      	ble.n	4776 <__aeabi_fadd+0x24a>
    46da:	29ff      	cmp	r1, #255	; 0xff
    46dc:	d048      	beq.n	4770 <__aeabi_fadd+0x244>
    46de:	4463      	add	r3, ip
    46e0:	085b      	lsrs	r3, r3, #1
    46e2:	000c      	movs	r4, r1
    46e4:	e75d      	b.n	45a2 <__aeabi_fadd+0x76>
    46e6:	2aff      	cmp	r2, #255	; 0xff
    46e8:	d040      	beq.n	476c <__aeabi_fadd+0x240>
    46ea:	000a      	movs	r2, r1
    46ec:	e77a      	b.n	45e4 <__aeabi_fadd+0xb8>
    46ee:	2201      	movs	r2, #1
    46f0:	1a9b      	subs	r3, r3, r2
    46f2:	e785      	b.n	4600 <__aeabi_fadd+0xd4>
    46f4:	b1ec      	cbz	r4, 4732 <__aeabi_fadd+0x206>
    46f6:	28ff      	cmp	r0, #255	; 0xff
    46f8:	d022      	beq.n	4740 <__aeabi_fadd+0x214>
    46fa:	2480      	movs	r4, #128	; 0x80
    46fc:	04e4      	lsls	r4, r4, #19
    46fe:	4252      	negs	r2, r2
    4700:	4323      	orrs	r3, r4
    4702:	2a1b      	cmp	r2, #27
    4704:	dd00      	ble.n	4708 <__aeabi_fadd+0x1dc>
    4706:	e086      	b.n	4816 <__aeabi_fadd+0x2ea>
    4708:	001c      	movs	r4, r3
    470a:	2520      	movs	r5, #32
    470c:	40d4      	lsrs	r4, r2
    470e:	1aaa      	subs	r2, r5, r2
    4710:	4093      	lsls	r3, r2
    4712:	1e5a      	subs	r2, r3, #1
    4714:	4193      	sbcs	r3, r2
    4716:	4323      	orrs	r3, r4
    4718:	4662      	mov	r2, ip
    471a:	0004      	movs	r4, r0
    471c:	1ad3      	subs	r3, r2, r3
    471e:	000d      	movs	r5, r1
    4720:	e727      	b.n	4572 <__aeabi_fadd+0x46>
    4722:	2e00      	cmp	r6, #0
    4724:	d000      	beq.n	4728 <__aeabi_fadd+0x1fc>
    4726:	e728      	b.n	457a <__aeabi_fadd+0x4e>
    4728:	2200      	movs	r2, #0
    472a:	2400      	movs	r4, #0
    472c:	e7ab      	b.n	4686 <__aeabi_fadd+0x15a>
    472e:	000c      	movs	r4, r1
    4730:	e737      	b.n	45a2 <__aeabi_fadd+0x76>
    4732:	2b00      	cmp	r3, #0
    4734:	d049      	beq.n	47ca <__aeabi_fadd+0x29e>
    4736:	43d2      	mvns	r2, r2
    4738:	2a00      	cmp	r2, #0
    473a:	d0ed      	beq.n	4718 <__aeabi_fadd+0x1ec>
    473c:	28ff      	cmp	r0, #255	; 0xff
    473e:	d1e0      	bne.n	4702 <__aeabi_fadd+0x1d6>
    4740:	4663      	mov	r3, ip
    4742:	24ff      	movs	r4, #255	; 0xff
    4744:	000d      	movs	r5, r1
    4746:	e72c      	b.n	45a2 <__aeabi_fadd+0x76>
    4748:	29ff      	cmp	r1, #255	; 0xff
    474a:	d00f      	beq.n	476c <__aeabi_fadd+0x240>
    474c:	0001      	movs	r1, r0
    474e:	e774      	b.n	463a <__aeabi_fadd+0x10e>
    4750:	2b00      	cmp	r3, #0
    4752:	d05d      	beq.n	4810 <__aeabi_fadd+0x2e4>
    4754:	24ff      	movs	r4, #255	; 0xff
    4756:	2f00      	cmp	r7, #0
    4758:	d100      	bne.n	475c <__aeabi_fadd+0x230>
    475a:	e722      	b.n	45a2 <__aeabi_fadd+0x76>
    475c:	2280      	movs	r2, #128	; 0x80
    475e:	4641      	mov	r1, r8
    4760:	03d2      	lsls	r2, r2, #15
    4762:	4211      	tst	r1, r2
    4764:	d002      	beq.n	476c <__aeabi_fadd+0x240>
    4766:	4216      	tst	r6, r2
    4768:	d100      	bne.n	476c <__aeabi_fadd+0x240>
    476a:	003b      	movs	r3, r7
    476c:	24ff      	movs	r4, #255	; 0xff
    476e:	e718      	b.n	45a2 <__aeabi_fadd+0x76>
    4770:	24ff      	movs	r4, #255	; 0xff
    4772:	2300      	movs	r3, #0
    4774:	e726      	b.n	45c4 <__aeabi_fadd+0x98>
    4776:	2c00      	cmp	r4, #0
    4778:	d1ea      	bne.n	4750 <__aeabi_fadd+0x224>
    477a:	2b00      	cmp	r3, #0
    477c:	d054      	beq.n	4828 <__aeabi_fadd+0x2fc>
    477e:	2f00      	cmp	r7, #0
    4780:	d100      	bne.n	4784 <__aeabi_fadd+0x258>
    4782:	e70e      	b.n	45a2 <__aeabi_fadd+0x76>
    4784:	4463      	add	r3, ip
    4786:	015a      	lsls	r2, r3, #5
    4788:	d400      	bmi.n	478c <__aeabi_fadd+0x260>
    478a:	e73b      	b.n	4604 <__aeabi_fadd+0xd8>
    478c:	4a2c      	ldr	r2, [pc, #176]	; (4840 <__aeabi_fadd+0x314>)
    478e:	000c      	movs	r4, r1
    4790:	4013      	ands	r3, r2
    4792:	e706      	b.n	45a2 <__aeabi_fadd+0x76>
    4794:	2101      	movs	r1, #1
    4796:	e75d      	b.n	4654 <__aeabi_fadd+0x128>
    4798:	b9dc      	cbnz	r4, 47d2 <__aeabi_fadd+0x2a6>
    479a:	b3f3      	cbz	r3, 481a <__aeabi_fadd+0x2ee>
    479c:	43c9      	mvns	r1, r1
    479e:	b159      	cbz	r1, 47b8 <__aeabi_fadd+0x28c>
    47a0:	28ff      	cmp	r0, #255	; 0xff
    47a2:	d035      	beq.n	4810 <__aeabi_fadd+0x2e4>
    47a4:	291b      	cmp	r1, #27
    47a6:	dc47      	bgt.n	4838 <__aeabi_fadd+0x30c>
    47a8:	001c      	movs	r4, r3
    47aa:	2620      	movs	r6, #32
    47ac:	40cc      	lsrs	r4, r1
    47ae:	1a71      	subs	r1, r6, r1
    47b0:	408b      	lsls	r3, r1
    47b2:	1e59      	subs	r1, r3, #1
    47b4:	418b      	sbcs	r3, r1
    47b6:	4323      	orrs	r3, r4
    47b8:	4463      	add	r3, ip
    47ba:	0004      	movs	r4, r0
    47bc:	e74b      	b.n	4656 <__aeabi_fadd+0x12a>
    47be:	b9c3      	cbnz	r3, 47f2 <__aeabi_fadd+0x2c6>
    47c0:	003b      	movs	r3, r7
    47c2:	b36f      	cbz	r7, 4820 <__aeabi_fadd+0x2f4>
    47c4:	000d      	movs	r5, r1
    47c6:	24ff      	movs	r4, #255	; 0xff
    47c8:	e6eb      	b.n	45a2 <__aeabi_fadd+0x76>
    47ca:	003b      	movs	r3, r7
    47cc:	0004      	movs	r4, r0
    47ce:	000d      	movs	r5, r1
    47d0:	e6e7      	b.n	45a2 <__aeabi_fadd+0x76>
    47d2:	28ff      	cmp	r0, #255	; 0xff
    47d4:	d01c      	beq.n	4810 <__aeabi_fadd+0x2e4>
    47d6:	2480      	movs	r4, #128	; 0x80
    47d8:	04e4      	lsls	r4, r4, #19
    47da:	4249      	negs	r1, r1
    47dc:	4323      	orrs	r3, r4
    47de:	e7e1      	b.n	47a4 <__aeabi_fadd+0x278>
    47e0:	2f00      	cmp	r7, #0
    47e2:	d100      	bne.n	47e6 <__aeabi_fadd+0x2ba>
    47e4:	e6dd      	b.n	45a2 <__aeabi_fadd+0x76>
    47e6:	1bde      	subs	r6, r3, r7
    47e8:	0172      	lsls	r2, r6, #5
    47ea:	d51f      	bpl.n	482c <__aeabi_fadd+0x300>
    47ec:	1afb      	subs	r3, r7, r3
    47ee:	000d      	movs	r5, r1
    47f0:	e6d7      	b.n	45a2 <__aeabi_fadd+0x76>
    47f2:	24ff      	movs	r4, #255	; 0xff
    47f4:	2f00      	cmp	r7, #0
    47f6:	d100      	bne.n	47fa <__aeabi_fadd+0x2ce>
    47f8:	e6d3      	b.n	45a2 <__aeabi_fadd+0x76>
    47fa:	2280      	movs	r2, #128	; 0x80
    47fc:	4640      	mov	r0, r8
    47fe:	03d2      	lsls	r2, r2, #15
    4800:	4210      	tst	r0, r2
    4802:	d0b3      	beq.n	476c <__aeabi_fadd+0x240>
    4804:	4216      	tst	r6, r2
    4806:	d1b1      	bne.n	476c <__aeabi_fadd+0x240>
    4808:	003b      	movs	r3, r7
    480a:	000d      	movs	r5, r1
    480c:	24ff      	movs	r4, #255	; 0xff
    480e:	e6c8      	b.n	45a2 <__aeabi_fadd+0x76>
    4810:	4663      	mov	r3, ip
    4812:	24ff      	movs	r4, #255	; 0xff
    4814:	e6c5      	b.n	45a2 <__aeabi_fadd+0x76>
    4816:	2301      	movs	r3, #1
    4818:	e77e      	b.n	4718 <__aeabi_fadd+0x1ec>
    481a:	003b      	movs	r3, r7
    481c:	0004      	movs	r4, r0
    481e:	e6c0      	b.n	45a2 <__aeabi_fadd+0x76>
    4820:	2680      	movs	r6, #128	; 0x80
    4822:	2200      	movs	r2, #0
    4824:	03f6      	lsls	r6, r6, #15
    4826:	e6f6      	b.n	4616 <__aeabi_fadd+0xea>
    4828:	003b      	movs	r3, r7
    482a:	e6ba      	b.n	45a2 <__aeabi_fadd+0x76>
    482c:	0033      	movs	r3, r6
    482e:	2e00      	cmp	r6, #0
    4830:	d000      	beq.n	4834 <__aeabi_fadd+0x308>
    4832:	e6e7      	b.n	4604 <__aeabi_fadd+0xd8>
    4834:	2200      	movs	r2, #0
    4836:	e726      	b.n	4686 <__aeabi_fadd+0x15a>
    4838:	2301      	movs	r3, #1
    483a:	e7bd      	b.n	47b8 <__aeabi_fadd+0x28c>
    483c:	7dffffff 	.word	0x7dffffff
    4840:	fbffffff 	.word	0xfbffffff

00004844 <__eqsf2>:
    4844:	b570      	push	{r4, r5, r6, lr}
    4846:	0042      	lsls	r2, r0, #1
    4848:	0245      	lsls	r5, r0, #9
    484a:	024e      	lsls	r6, r1, #9
    484c:	004c      	lsls	r4, r1, #1
    484e:	0fc3      	lsrs	r3, r0, #31
    4850:	0a6d      	lsrs	r5, r5, #9
    4852:	0e12      	lsrs	r2, r2, #24
    4854:	0a76      	lsrs	r6, r6, #9
    4856:	0e24      	lsrs	r4, r4, #24
    4858:	0fc9      	lsrs	r1, r1, #31
    485a:	2001      	movs	r0, #1
    485c:	2aff      	cmp	r2, #255	; 0xff
    485e:	d006      	beq.n	486e <__eqsf2+0x2a>
    4860:	2cff      	cmp	r4, #255	; 0xff
    4862:	d003      	beq.n	486c <__eqsf2+0x28>
    4864:	42a2      	cmp	r2, r4
    4866:	d101      	bne.n	486c <__eqsf2+0x28>
    4868:	42b5      	cmp	r5, r6
    486a:	d006      	beq.n	487a <__eqsf2+0x36>
    486c:	bd70      	pop	{r4, r5, r6, pc}
    486e:	2d00      	cmp	r5, #0
    4870:	d1fc      	bne.n	486c <__eqsf2+0x28>
    4872:	2cff      	cmp	r4, #255	; 0xff
    4874:	d1fa      	bne.n	486c <__eqsf2+0x28>
    4876:	2e00      	cmp	r6, #0
    4878:	d1f8      	bne.n	486c <__eqsf2+0x28>
    487a:	428b      	cmp	r3, r1
    487c:	d006      	beq.n	488c <__eqsf2+0x48>
    487e:	2001      	movs	r0, #1
    4880:	2a00      	cmp	r2, #0
    4882:	d1f3      	bne.n	486c <__eqsf2+0x28>
    4884:	0028      	movs	r0, r5
    4886:	1e45      	subs	r5, r0, #1
    4888:	41a8      	sbcs	r0, r5
    488a:	e7ef      	b.n	486c <__eqsf2+0x28>
    488c:	2000      	movs	r0, #0
    488e:	e7ed      	b.n	486c <__eqsf2+0x28>

00004890 <__gesf2>:
    4890:	b5f0      	push	{r4, r5, r6, r7, lr}
    4892:	0042      	lsls	r2, r0, #1
    4894:	0245      	lsls	r5, r0, #9
    4896:	024c      	lsls	r4, r1, #9
    4898:	0fc3      	lsrs	r3, r0, #31
    489a:	0048      	lsls	r0, r1, #1
    489c:	0a6d      	lsrs	r5, r5, #9
    489e:	0e12      	lsrs	r2, r2, #24
    48a0:	0a64      	lsrs	r4, r4, #9
    48a2:	0e00      	lsrs	r0, r0, #24
    48a4:	0fc9      	lsrs	r1, r1, #31
    48a6:	2aff      	cmp	r2, #255	; 0xff
    48a8:	d01d      	beq.n	48e6 <__gesf2+0x56>
    48aa:	28ff      	cmp	r0, #255	; 0xff
    48ac:	d010      	beq.n	48d0 <__gesf2+0x40>
    48ae:	b93a      	cbnz	r2, 48c0 <__gesf2+0x30>
    48b0:	426e      	negs	r6, r5
    48b2:	416e      	adcs	r6, r5
    48b4:	b2f6      	uxtb	r6, r6
    48b6:	b980      	cbnz	r0, 48da <__gesf2+0x4a>
    48b8:	b97c      	cbnz	r4, 48da <__gesf2+0x4a>
    48ba:	2000      	movs	r0, #0
    48bc:	b13d      	cbz	r5, 48ce <__gesf2+0x3e>
    48be:	e003      	b.n	48c8 <__gesf2+0x38>
    48c0:	b900      	cbnz	r0, 48c4 <__gesf2+0x34>
    48c2:	b10c      	cbz	r4, 48c8 <__gesf2+0x38>
    48c4:	428b      	cmp	r3, r1
    48c6:	d011      	beq.n	48ec <__gesf2+0x5c>
    48c8:	2101      	movs	r1, #1
    48ca:	4258      	negs	r0, r3
    48cc:	4308      	orrs	r0, r1
    48ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    48d0:	2c00      	cmp	r4, #0
    48d2:	d0ec      	beq.n	48ae <__gesf2+0x1e>
    48d4:	2002      	movs	r0, #2
    48d6:	4240      	negs	r0, r0
    48d8:	e7f9      	b.n	48ce <__gesf2+0x3e>
    48da:	2e00      	cmp	r6, #0
    48dc:	d0f2      	beq.n	48c4 <__gesf2+0x34>
    48de:	2001      	movs	r0, #1
    48e0:	3901      	subs	r1, #1
    48e2:	4308      	orrs	r0, r1
    48e4:	e7f3      	b.n	48ce <__gesf2+0x3e>
    48e6:	2d00      	cmp	r5, #0
    48e8:	d0df      	beq.n	48aa <__gesf2+0x1a>
    48ea:	e7f3      	b.n	48d4 <__gesf2+0x44>
    48ec:	4282      	cmp	r2, r0
    48ee:	dceb      	bgt.n	48c8 <__gesf2+0x38>
    48f0:	db04      	blt.n	48fc <__gesf2+0x6c>
    48f2:	42a5      	cmp	r5, r4
    48f4:	d8e8      	bhi.n	48c8 <__gesf2+0x38>
    48f6:	2000      	movs	r0, #0
    48f8:	42a5      	cmp	r5, r4
    48fa:	d2e8      	bcs.n	48ce <__gesf2+0x3e>
    48fc:	2101      	movs	r1, #1
    48fe:	1e58      	subs	r0, r3, #1
    4900:	4308      	orrs	r0, r1
    4902:	e7e4      	b.n	48ce <__gesf2+0x3e>

00004904 <__lesf2>:
    4904:	b5f0      	push	{r4, r5, r6, r7, lr}
    4906:	0042      	lsls	r2, r0, #1
    4908:	024d      	lsls	r5, r1, #9
    490a:	004c      	lsls	r4, r1, #1
    490c:	0246      	lsls	r6, r0, #9
    490e:	0a76      	lsrs	r6, r6, #9
    4910:	0e12      	lsrs	r2, r2, #24
    4912:	0fc3      	lsrs	r3, r0, #31
    4914:	0a6d      	lsrs	r5, r5, #9
    4916:	0e24      	lsrs	r4, r4, #24
    4918:	0fc9      	lsrs	r1, r1, #31
    491a:	2aff      	cmp	r2, #255	; 0xff
    491c:	d016      	beq.n	494c <__lesf2+0x48>
    491e:	2cff      	cmp	r4, #255	; 0xff
    4920:	d010      	beq.n	4944 <__lesf2+0x40>
    4922:	b942      	cbnz	r2, 4936 <__lesf2+0x32>
    4924:	4270      	negs	r0, r6
    4926:	4170      	adcs	r0, r6
    4928:	b2c0      	uxtb	r0, r0
    492a:	b19c      	cbz	r4, 4954 <__lesf2+0x50>
    492c:	b120      	cbz	r0, 4938 <__lesf2+0x34>
    492e:	2001      	movs	r0, #1
    4930:	3901      	subs	r1, #1
    4932:	4308      	orrs	r0, r1
    4934:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4936:	b19c      	cbz	r4, 4960 <__lesf2+0x5c>
    4938:	4299      	cmp	r1, r3
    493a:	d014      	beq.n	4966 <__lesf2+0x62>
    493c:	2001      	movs	r0, #1
    493e:	425b      	negs	r3, r3
    4940:	4318      	orrs	r0, r3
    4942:	e7f7      	b.n	4934 <__lesf2+0x30>
    4944:	2002      	movs	r0, #2
    4946:	2d00      	cmp	r5, #0
    4948:	d1f4      	bne.n	4934 <__lesf2+0x30>
    494a:	e7ea      	b.n	4922 <__lesf2+0x1e>
    494c:	2002      	movs	r0, #2
    494e:	2e00      	cmp	r6, #0
    4950:	d1f0      	bne.n	4934 <__lesf2+0x30>
    4952:	e7e4      	b.n	491e <__lesf2+0x1a>
    4954:	2d00      	cmp	r5, #0
    4956:	d1e9      	bne.n	492c <__lesf2+0x28>
    4958:	2000      	movs	r0, #0
    495a:	2e00      	cmp	r6, #0
    495c:	d0ea      	beq.n	4934 <__lesf2+0x30>
    495e:	e7ed      	b.n	493c <__lesf2+0x38>
    4960:	2d00      	cmp	r5, #0
    4962:	d1e9      	bne.n	4938 <__lesf2+0x34>
    4964:	e7ea      	b.n	493c <__lesf2+0x38>
    4966:	42a2      	cmp	r2, r4
    4968:	dc06      	bgt.n	4978 <__lesf2+0x74>
    496a:	dbe0      	blt.n	492e <__lesf2+0x2a>
    496c:	42ae      	cmp	r6, r5
    496e:	d803      	bhi.n	4978 <__lesf2+0x74>
    4970:	2000      	movs	r0, #0
    4972:	42ae      	cmp	r6, r5
    4974:	d3db      	bcc.n	492e <__lesf2+0x2a>
    4976:	e7dd      	b.n	4934 <__lesf2+0x30>
    4978:	2001      	movs	r0, #1
    497a:	4249      	negs	r1, r1
    497c:	4308      	orrs	r0, r1
    497e:	e7d9      	b.n	4934 <__lesf2+0x30>

00004980 <__aeabi_fmul>:
    4980:	b5f0      	push	{r4, r5, r6, r7, lr}
    4982:	4646      	mov	r6, r8
    4984:	464f      	mov	r7, r9
    4986:	46d6      	mov	lr, sl
    4988:	0243      	lsls	r3, r0, #9
    498a:	b5c0      	push	{r6, r7, lr}
    498c:	0046      	lsls	r6, r0, #1
    498e:	0a5b      	lsrs	r3, r3, #9
    4990:	0e36      	lsrs	r6, r6, #24
    4992:	4688      	mov	r8, r1
    4994:	4699      	mov	r9, r3
    4996:	0fc4      	lsrs	r4, r0, #31
    4998:	2e00      	cmp	r6, #0
    499a:	d051      	beq.n	4a40 <__aeabi_fmul+0xc0>
    499c:	2eff      	cmp	r6, #255	; 0xff
    499e:	d023      	beq.n	49e8 <__aeabi_fmul+0x68>
    49a0:	2080      	movs	r0, #128	; 0x80
    49a2:	00db      	lsls	r3, r3, #3
    49a4:	04c0      	lsls	r0, r0, #19
    49a6:	4318      	orrs	r0, r3
    49a8:	4681      	mov	r9, r0
    49aa:	2700      	movs	r7, #0
    49ac:	f240 0a00 	movw	sl, #0
    49b0:	3e7f      	subs	r6, #127	; 0x7f
    49b2:	4643      	mov	r3, r8
    49b4:	0058      	lsls	r0, r3, #1
    49b6:	025d      	lsls	r5, r3, #9
    49b8:	0e00      	lsrs	r0, r0, #24
    49ba:	0fdb      	lsrs	r3, r3, #31
    49bc:	0a6d      	lsrs	r5, r5, #9
    49be:	4698      	mov	r8, r3
    49c0:	b308      	cbz	r0, 4a06 <__aeabi_fmul+0x86>
    49c2:	28ff      	cmp	r0, #255	; 0xff
    49c4:	d042      	beq.n	4a4c <__aeabi_fmul+0xcc>
    49c6:	00eb      	lsls	r3, r5, #3
    49c8:	2580      	movs	r5, #128	; 0x80
    49ca:	04ed      	lsls	r5, r5, #19
    49cc:	431d      	orrs	r5, r3
    49ce:	2300      	movs	r3, #0
    49d0:	387f      	subs	r0, #127	; 0x7f
    49d2:	4641      	mov	r1, r8
    49d4:	1836      	adds	r6, r6, r0
    49d6:	4061      	eors	r1, r4
    49d8:	1c70      	adds	r0, r6, #1
    49da:	431f      	orrs	r7, r3
    49dc:	2f0f      	cmp	r7, #15
    49de:	d869      	bhi.n	4ab4 <__aeabi_fmul+0x134>
    49e0:	4a7b      	ldr	r2, [pc, #492]	; (4bd0 <__aeabi_fmul+0x250>)
    49e2:	00bf      	lsls	r7, r7, #2
    49e4:	59d2      	ldr	r2, [r2, r7]
    49e6:	4697      	mov	pc, r2
    49e8:	2b00      	cmp	r3, #0
    49ea:	d148      	bne.n	4a7e <__aeabi_fmul+0xfe>
    49ec:	4643      	mov	r3, r8
    49ee:	0058      	lsls	r0, r3, #1
    49f0:	025d      	lsls	r5, r3, #9
    49f2:	0e00      	lsrs	r0, r0, #24
    49f4:	0fdb      	lsrs	r3, r3, #31
    49f6:	2708      	movs	r7, #8
    49f8:	26ff      	movs	r6, #255	; 0xff
    49fa:	f240 0a02 	movw	sl, #2
    49fe:	0a6d      	lsrs	r5, r5, #9
    4a00:	4698      	mov	r8, r3
    4a02:	2800      	cmp	r0, #0
    4a04:	d1dd      	bne.n	49c2 <__aeabi_fmul+0x42>
    4a06:	2d00      	cmp	r5, #0
    4a08:	d13e      	bne.n	4a88 <__aeabi_fmul+0x108>
    4a0a:	2000      	movs	r0, #0
    4a0c:	2301      	movs	r3, #1
    4a0e:	e7e0      	b.n	49d2 <__aeabi_fmul+0x52>
    4a10:	4641      	mov	r1, r8
    4a12:	2b02      	cmp	r3, #2
    4a14:	d020      	beq.n	4a58 <__aeabi_fmul+0xd8>
    4a16:	2b03      	cmp	r3, #3
    4a18:	d100      	bne.n	4a1c <__aeabi_fmul+0x9c>
    4a1a:	e0cf      	b.n	4bbc <__aeabi_fmul+0x23c>
    4a1c:	2b01      	cmp	r3, #1
    4a1e:	d000      	beq.n	4a22 <__aeabi_fmul+0xa2>
    4a20:	e0ad      	b.n	4b7e <__aeabi_fmul+0x1fe>
    4a22:	2200      	movs	r2, #0
    4a24:	2000      	movs	r0, #0
    4a26:	4019      	ands	r1, r3
    4a28:	b2cc      	uxtb	r4, r1
    4a2a:	0240      	lsls	r0, r0, #9
    4a2c:	05d2      	lsls	r2, r2, #23
    4a2e:	0a40      	lsrs	r0, r0, #9
    4a30:	07e4      	lsls	r4, r4, #31
    4a32:	4310      	orrs	r0, r2
    4a34:	4320      	orrs	r0, r4
    4a36:	bc1c      	pop	{r2, r3, r4}
    4a38:	4690      	mov	r8, r2
    4a3a:	4699      	mov	r9, r3
    4a3c:	46a2      	mov	sl, r4
    4a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4a40:	b97b      	cbnz	r3, 4a62 <__aeabi_fmul+0xe2>
    4a42:	2704      	movs	r7, #4
    4a44:	2600      	movs	r6, #0
    4a46:	f240 0a01 	movw	sl, #1
    4a4a:	e7b2      	b.n	49b2 <__aeabi_fmul+0x32>
    4a4c:	20ff      	movs	r0, #255	; 0xff
    4a4e:	2302      	movs	r3, #2
    4a50:	2d00      	cmp	r5, #0
    4a52:	d0be      	beq.n	49d2 <__aeabi_fmul+0x52>
    4a54:	2303      	movs	r3, #3
    4a56:	e7bc      	b.n	49d2 <__aeabi_fmul+0x52>
    4a58:	2401      	movs	r4, #1
    4a5a:	22ff      	movs	r2, #255	; 0xff
    4a5c:	400c      	ands	r4, r1
    4a5e:	2000      	movs	r0, #0
    4a60:	e7e3      	b.n	4a2a <__aeabi_fmul+0xaa>
    4a62:	0018      	movs	r0, r3
    4a64:	f002 f9a6 	bl	6db4 <__clzsi2>
    4a68:	464a      	mov	r2, r9
    4a6a:	1f43      	subs	r3, r0, #5
    4a6c:	2676      	movs	r6, #118	; 0x76
    4a6e:	409a      	lsls	r2, r3
    4a70:	4276      	negs	r6, r6
    4a72:	4691      	mov	r9, r2
    4a74:	1a36      	subs	r6, r6, r0
    4a76:	2700      	movs	r7, #0
    4a78:	f240 0a00 	movw	sl, #0
    4a7c:	e799      	b.n	49b2 <__aeabi_fmul+0x32>
    4a7e:	270c      	movs	r7, #12
    4a80:	26ff      	movs	r6, #255	; 0xff
    4a82:	f240 0a03 	movw	sl, #3
    4a86:	e794      	b.n	49b2 <__aeabi_fmul+0x32>
    4a88:	0028      	movs	r0, r5
    4a8a:	f002 f993 	bl	6db4 <__clzsi2>
    4a8e:	1f43      	subs	r3, r0, #5
    4a90:	409d      	lsls	r5, r3
    4a92:	2376      	movs	r3, #118	; 0x76
    4a94:	425b      	negs	r3, r3
    4a96:	1a18      	subs	r0, r3, r0
    4a98:	2300      	movs	r3, #0
    4a9a:	e79a      	b.n	49d2 <__aeabi_fmul+0x52>
    4a9c:	2080      	movs	r0, #128	; 0x80
    4a9e:	2400      	movs	r4, #0
    4aa0:	03c0      	lsls	r0, r0, #15
    4aa2:	22ff      	movs	r2, #255	; 0xff
    4aa4:	e7c1      	b.n	4a2a <__aeabi_fmul+0xaa>
    4aa6:	464d      	mov	r5, r9
    4aa8:	4653      	mov	r3, sl
    4aaa:	e7b2      	b.n	4a12 <__aeabi_fmul+0x92>
    4aac:	464d      	mov	r5, r9
    4aae:	0021      	movs	r1, r4
    4ab0:	4653      	mov	r3, sl
    4ab2:	e7ae      	b.n	4a12 <__aeabi_fmul+0x92>
    4ab4:	464b      	mov	r3, r9
    4ab6:	0c1b      	lsrs	r3, r3, #16
    4ab8:	4698      	mov	r8, r3
    4aba:	464a      	mov	r2, r9
    4abc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4ac0:	401a      	ands	r2, r3
    4ac2:	402b      	ands	r3, r5
    4ac4:	001c      	movs	r4, r3
    4ac6:	4354      	muls	r4, r2
    4ac8:	0c2f      	lsrs	r7, r5, #16
    4aca:	46a4      	mov	ip, r4
    4acc:	4645      	mov	r5, r8
    4ace:	4644      	mov	r4, r8
    4ad0:	437d      	muls	r5, r7
    4ad2:	4357      	muls	r7, r2
    4ad4:	4662      	mov	r2, ip
    4ad6:	4363      	muls	r3, r4
    4ad8:	0c12      	lsrs	r2, r2, #16
    4ada:	18ff      	adds	r7, r7, r3
    4adc:	19d2      	adds	r2, r2, r7
    4ade:	4293      	cmp	r3, r2
    4ae0:	d903      	bls.n	4aea <__aeabi_fmul+0x16a>
    4ae2:	2380      	movs	r3, #128	; 0x80
    4ae4:	025b      	lsls	r3, r3, #9
    4ae6:	4698      	mov	r8, r3
    4ae8:	4445      	add	r5, r8
    4aea:	4667      	mov	r7, ip
    4aec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    4af0:	0414      	lsls	r4, r2, #16
    4af2:	403b      	ands	r3, r7
    4af4:	18e4      	adds	r4, r4, r3
    4af6:	01a3      	lsls	r3, r4, #6
    4af8:	1e5f      	subs	r7, r3, #1
    4afa:	41bb      	sbcs	r3, r7
    4afc:	0c12      	lsrs	r2, r2, #16
    4afe:	0ea4      	lsrs	r4, r4, #26
    4b00:	1955      	adds	r5, r2, r5
    4b02:	431c      	orrs	r4, r3
    4b04:	01ad      	lsls	r5, r5, #6
    4b06:	4325      	orrs	r5, r4
    4b08:	012b      	lsls	r3, r5, #4
    4b0a:	d504      	bpl.n	4b16 <__aeabi_fmul+0x196>
    4b0c:	2301      	movs	r3, #1
    4b0e:	0006      	movs	r6, r0
    4b10:	086a      	lsrs	r2, r5, #1
    4b12:	401d      	ands	r5, r3
    4b14:	4315      	orrs	r5, r2
    4b16:	0032      	movs	r2, r6
    4b18:	327f      	adds	r2, #127	; 0x7f
    4b1a:	2a00      	cmp	r2, #0
    4b1c:	dd27      	ble.n	4b6e <__aeabi_fmul+0x1ee>
    4b1e:	076b      	lsls	r3, r5, #29
    4b20:	d004      	beq.n	4b2c <__aeabi_fmul+0x1ac>
    4b22:	230f      	movs	r3, #15
    4b24:	402b      	ands	r3, r5
    4b26:	2b04      	cmp	r3, #4
    4b28:	d000      	beq.n	4b2c <__aeabi_fmul+0x1ac>
    4b2a:	3504      	adds	r5, #4
    4b2c:	012b      	lsls	r3, r5, #4
    4b2e:	d503      	bpl.n	4b38 <__aeabi_fmul+0x1b8>
    4b30:	0032      	movs	r2, r6
    4b32:	4b28      	ldr	r3, [pc, #160]	; (4bd4 <__aeabi_fmul+0x254>)
    4b34:	3280      	adds	r2, #128	; 0x80
    4b36:	401d      	ands	r5, r3
    4b38:	2afe      	cmp	r2, #254	; 0xfe
    4b3a:	dc8d      	bgt.n	4a58 <__aeabi_fmul+0xd8>
    4b3c:	2401      	movs	r4, #1
    4b3e:	01a8      	lsls	r0, r5, #6
    4b40:	0a40      	lsrs	r0, r0, #9
    4b42:	b2d2      	uxtb	r2, r2
    4b44:	400c      	ands	r4, r1
    4b46:	e770      	b.n	4a2a <__aeabi_fmul+0xaa>
    4b48:	2080      	movs	r0, #128	; 0x80
    4b4a:	464b      	mov	r3, r9
    4b4c:	03c0      	lsls	r0, r0, #15
    4b4e:	4203      	tst	r3, r0
    4b50:	d008      	beq.n	4b64 <__aeabi_fmul+0x1e4>
    4b52:	4205      	tst	r5, r0
    4b54:	d105      	bne.n	4b62 <__aeabi_fmul+0x1e2>
    4b56:	4328      	orrs	r0, r5
    4b58:	0240      	lsls	r0, r0, #9
    4b5a:	0a40      	lsrs	r0, r0, #9
    4b5c:	4644      	mov	r4, r8
    4b5e:	22ff      	movs	r2, #255	; 0xff
    4b60:	e763      	b.n	4a2a <__aeabi_fmul+0xaa>
    4b62:	464b      	mov	r3, r9
    4b64:	4318      	orrs	r0, r3
    4b66:	0240      	lsls	r0, r0, #9
    4b68:	0a40      	lsrs	r0, r0, #9
    4b6a:	22ff      	movs	r2, #255	; 0xff
    4b6c:	e75d      	b.n	4a2a <__aeabi_fmul+0xaa>
    4b6e:	2401      	movs	r4, #1
    4b70:	1aa3      	subs	r3, r4, r2
    4b72:	2b1b      	cmp	r3, #27
    4b74:	dd05      	ble.n	4b82 <__aeabi_fmul+0x202>
    4b76:	400c      	ands	r4, r1
    4b78:	2200      	movs	r2, #0
    4b7a:	2000      	movs	r0, #0
    4b7c:	e755      	b.n	4a2a <__aeabi_fmul+0xaa>
    4b7e:	0006      	movs	r6, r0
    4b80:	e7c9      	b.n	4b16 <__aeabi_fmul+0x196>
    4b82:	002a      	movs	r2, r5
    4b84:	2020      	movs	r0, #32
    4b86:	40da      	lsrs	r2, r3
    4b88:	1ac3      	subs	r3, r0, r3
    4b8a:	409d      	lsls	r5, r3
    4b8c:	002b      	movs	r3, r5
    4b8e:	1e5d      	subs	r5, r3, #1
    4b90:	41ab      	sbcs	r3, r5
    4b92:	4313      	orrs	r3, r2
    4b94:	075a      	lsls	r2, r3, #29
    4b96:	d004      	beq.n	4ba2 <__aeabi_fmul+0x222>
    4b98:	220f      	movs	r2, #15
    4b9a:	401a      	ands	r2, r3
    4b9c:	2a04      	cmp	r2, #4
    4b9e:	d000      	beq.n	4ba2 <__aeabi_fmul+0x222>
    4ba0:	3304      	adds	r3, #4
    4ba2:	015a      	lsls	r2, r3, #5
    4ba4:	d504      	bpl.n	4bb0 <__aeabi_fmul+0x230>
    4ba6:	2401      	movs	r4, #1
    4ba8:	2201      	movs	r2, #1
    4baa:	400c      	ands	r4, r1
    4bac:	2000      	movs	r0, #0
    4bae:	e73c      	b.n	4a2a <__aeabi_fmul+0xaa>
    4bb0:	2401      	movs	r4, #1
    4bb2:	019b      	lsls	r3, r3, #6
    4bb4:	0a58      	lsrs	r0, r3, #9
    4bb6:	400c      	ands	r4, r1
    4bb8:	2200      	movs	r2, #0
    4bba:	e736      	b.n	4a2a <__aeabi_fmul+0xaa>
    4bbc:	2080      	movs	r0, #128	; 0x80
    4bbe:	2401      	movs	r4, #1
    4bc0:	03c0      	lsls	r0, r0, #15
    4bc2:	4328      	orrs	r0, r5
    4bc4:	0240      	lsls	r0, r0, #9
    4bc6:	0a40      	lsrs	r0, r0, #9
    4bc8:	400c      	ands	r4, r1
    4bca:	22ff      	movs	r2, #255	; 0xff
    4bcc:	e72d      	b.n	4a2a <__aeabi_fmul+0xaa>
    4bce:	46c0      	nop			; (mov r8, r8)
    4bd0:	0000720c 	.word	0x0000720c
    4bd4:	f7ffffff 	.word	0xf7ffffff

00004bd8 <__aeabi_fsub>:
    4bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4bda:	46ce      	mov	lr, r9
    4bdc:	4647      	mov	r7, r8
    4bde:	0044      	lsls	r4, r0, #1
    4be0:	0fc2      	lsrs	r2, r0, #31
    4be2:	b580      	push	{r7, lr}
    4be4:	0247      	lsls	r7, r0, #9
    4be6:	0248      	lsls	r0, r1, #9
    4be8:	0a40      	lsrs	r0, r0, #9
    4bea:	4684      	mov	ip, r0
    4bec:	4666      	mov	r6, ip
    4bee:	0a7b      	lsrs	r3, r7, #9
    4bf0:	0048      	lsls	r0, r1, #1
    4bf2:	4699      	mov	r9, r3
    4bf4:	0e24      	lsrs	r4, r4, #24
    4bf6:	0015      	movs	r5, r2
    4bf8:	00db      	lsls	r3, r3, #3
    4bfa:	0e00      	lsrs	r0, r0, #24
    4bfc:	0fc9      	lsrs	r1, r1, #31
    4bfe:	00f6      	lsls	r6, r6, #3
    4c00:	28ff      	cmp	r0, #255	; 0xff
    4c02:	d100      	bne.n	4c06 <__aeabi_fsub+0x2e>
    4c04:	e08d      	b.n	4d22 <__aeabi_fsub+0x14a>
    4c06:	f240 0801 	movw	r8, #1
    4c0a:	4647      	mov	r7, r8
    4c0c:	4079      	eors	r1, r7
    4c0e:	4291      	cmp	r1, r2
    4c10:	d065      	beq.n	4cde <__aeabi_fsub+0x106>
    4c12:	1a22      	subs	r2, r4, r0
    4c14:	2a00      	cmp	r2, #0
    4c16:	dc00      	bgt.n	4c1a <__aeabi_fsub+0x42>
    4c18:	e09c      	b.n	4d54 <__aeabi_fsub+0x17c>
    4c1a:	2800      	cmp	r0, #0
    4c1c:	d13c      	bne.n	4c98 <__aeabi_fsub+0xc0>
    4c1e:	2e00      	cmp	r6, #0
    4c20:	d100      	bne.n	4c24 <__aeabi_fsub+0x4c>
    4c22:	e08a      	b.n	4d3a <__aeabi_fsub+0x162>
    4c24:	1e51      	subs	r1, r2, #1
    4c26:	2900      	cmp	r1, #0
    4c28:	d000      	beq.n	4c2c <__aeabi_fsub+0x54>
    4c2a:	e0b3      	b.n	4d94 <__aeabi_fsub+0x1bc>
    4c2c:	2401      	movs	r4, #1
    4c2e:	1b9b      	subs	r3, r3, r6
    4c30:	015a      	lsls	r2, r3, #5
    4c32:	d543      	bpl.n	4cbc <__aeabi_fsub+0xe4>
    4c34:	019b      	lsls	r3, r3, #6
    4c36:	099f      	lsrs	r7, r3, #6
    4c38:	0038      	movs	r0, r7
    4c3a:	f002 f8bb 	bl	6db4 <__clzsi2>
    4c3e:	3805      	subs	r0, #5
    4c40:	4087      	lsls	r7, r0
    4c42:	4284      	cmp	r4, r0
    4c44:	dd00      	ble.n	4c48 <__aeabi_fsub+0x70>
    4c46:	e094      	b.n	4d72 <__aeabi_fsub+0x19a>
    4c48:	1b04      	subs	r4, r0, r4
    4c4a:	003a      	movs	r2, r7
    4c4c:	2020      	movs	r0, #32
    4c4e:	3401      	adds	r4, #1
    4c50:	40e2      	lsrs	r2, r4
    4c52:	1b04      	subs	r4, r0, r4
    4c54:	40a7      	lsls	r7, r4
    4c56:	003b      	movs	r3, r7
    4c58:	1e5f      	subs	r7, r3, #1
    4c5a:	41bb      	sbcs	r3, r7
    4c5c:	2400      	movs	r4, #0
    4c5e:	4313      	orrs	r3, r2
    4c60:	075a      	lsls	r2, r3, #29
    4c62:	d004      	beq.n	4c6e <__aeabi_fsub+0x96>
    4c64:	220f      	movs	r2, #15
    4c66:	401a      	ands	r2, r3
    4c68:	2a04      	cmp	r2, #4
    4c6a:	d000      	beq.n	4c6e <__aeabi_fsub+0x96>
    4c6c:	3304      	adds	r3, #4
    4c6e:	015a      	lsls	r2, r3, #5
    4c70:	d526      	bpl.n	4cc0 <__aeabi_fsub+0xe8>
    4c72:	3401      	adds	r4, #1
    4c74:	2cff      	cmp	r4, #255	; 0xff
    4c76:	d100      	bne.n	4c7a <__aeabi_fsub+0xa2>
    4c78:	e077      	b.n	4d6a <__aeabi_fsub+0x192>
    4c7a:	2201      	movs	r2, #1
    4c7c:	019b      	lsls	r3, r3, #6
    4c7e:	0a5b      	lsrs	r3, r3, #9
    4c80:	b2e4      	uxtb	r4, r4
    4c82:	402a      	ands	r2, r5
    4c84:	025b      	lsls	r3, r3, #9
    4c86:	05e4      	lsls	r4, r4, #23
    4c88:	0a58      	lsrs	r0, r3, #9
    4c8a:	07d2      	lsls	r2, r2, #31
    4c8c:	4320      	orrs	r0, r4
    4c8e:	4310      	orrs	r0, r2
    4c90:	bc0c      	pop	{r2, r3}
    4c92:	4690      	mov	r8, r2
    4c94:	4699      	mov	r9, r3
    4c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c98:	2cff      	cmp	r4, #255	; 0xff
    4c9a:	d0e1      	beq.n	4c60 <__aeabi_fsub+0x88>
    4c9c:	2180      	movs	r1, #128	; 0x80
    4c9e:	04c9      	lsls	r1, r1, #19
    4ca0:	430e      	orrs	r6, r1
    4ca2:	2a1b      	cmp	r2, #27
    4ca4:	dc7a      	bgt.n	4d9c <__aeabi_fsub+0x1c4>
    4ca6:	0031      	movs	r1, r6
    4ca8:	2020      	movs	r0, #32
    4caa:	40d1      	lsrs	r1, r2
    4cac:	1a82      	subs	r2, r0, r2
    4cae:	4096      	lsls	r6, r2
    4cb0:	1e72      	subs	r2, r6, #1
    4cb2:	4196      	sbcs	r6, r2
    4cb4:	430e      	orrs	r6, r1
    4cb6:	1b9b      	subs	r3, r3, r6
    4cb8:	015a      	lsls	r2, r3, #5
    4cba:	d4bb      	bmi.n	4c34 <__aeabi_fsub+0x5c>
    4cbc:	075a      	lsls	r2, r3, #29
    4cbe:	d1d1      	bne.n	4c64 <__aeabi_fsub+0x8c>
    4cc0:	2201      	movs	r2, #1
    4cc2:	08df      	lsrs	r7, r3, #3
    4cc4:	402a      	ands	r2, r5
    4cc6:	2cff      	cmp	r4, #255	; 0xff
    4cc8:	d133      	bne.n	4d32 <__aeabi_fsub+0x15a>
    4cca:	2f00      	cmp	r7, #0
    4ccc:	d100      	bne.n	4cd0 <__aeabi_fsub+0xf8>
    4cce:	e0a6      	b.n	4e1e <__aeabi_fsub+0x246>
    4cd0:	2380      	movs	r3, #128	; 0x80
    4cd2:	03db      	lsls	r3, r3, #15
    4cd4:	433b      	orrs	r3, r7
    4cd6:	025b      	lsls	r3, r3, #9
    4cd8:	0a5b      	lsrs	r3, r3, #9
    4cda:	24ff      	movs	r4, #255	; 0xff
    4cdc:	e7d2      	b.n	4c84 <__aeabi_fsub+0xac>
    4cde:	1a21      	subs	r1, r4, r0
    4ce0:	2900      	cmp	r1, #0
    4ce2:	dd4b      	ble.n	4d7c <__aeabi_fsub+0x1a4>
    4ce4:	b358      	cbz	r0, 4d3e <__aeabi_fsub+0x166>
    4ce6:	2cff      	cmp	r4, #255	; 0xff
    4ce8:	d0ba      	beq.n	4c60 <__aeabi_fsub+0x88>
    4cea:	2080      	movs	r0, #128	; 0x80
    4cec:	04c0      	lsls	r0, r0, #19
    4cee:	4306      	orrs	r6, r0
    4cf0:	291b      	cmp	r1, #27
    4cf2:	dd00      	ble.n	4cf6 <__aeabi_fsub+0x11e>
    4cf4:	e0ac      	b.n	4e50 <__aeabi_fsub+0x278>
    4cf6:	0030      	movs	r0, r6
    4cf8:	2720      	movs	r7, #32
    4cfa:	40c8      	lsrs	r0, r1
    4cfc:	1a79      	subs	r1, r7, r1
    4cfe:	408e      	lsls	r6, r1
    4d00:	1e71      	subs	r1, r6, #1
    4d02:	418e      	sbcs	r6, r1
    4d04:	4306      	orrs	r6, r0
    4d06:	199b      	adds	r3, r3, r6
    4d08:	0159      	lsls	r1, r3, #5
    4d0a:	d5d7      	bpl.n	4cbc <__aeabi_fsub+0xe4>
    4d0c:	3401      	adds	r4, #1
    4d0e:	2cff      	cmp	r4, #255	; 0xff
    4d10:	d100      	bne.n	4d14 <__aeabi_fsub+0x13c>
    4d12:	e084      	b.n	4e1e <__aeabi_fsub+0x246>
    4d14:	2201      	movs	r2, #1
    4d16:	4976      	ldr	r1, [pc, #472]	; (4ef0 <__aeabi_fsub+0x318>)
    4d18:	401a      	ands	r2, r3
    4d1a:	085b      	lsrs	r3, r3, #1
    4d1c:	400b      	ands	r3, r1
    4d1e:	4313      	orrs	r3, r2
    4d20:	e79e      	b.n	4c60 <__aeabi_fsub+0x88>
    4d22:	2e00      	cmp	r6, #0
    4d24:	d000      	beq.n	4d28 <__aeabi_fsub+0x150>
    4d26:	e772      	b.n	4c0e <__aeabi_fsub+0x36>
    4d28:	e76d      	b.n	4c06 <__aeabi_fsub+0x2e>
    4d2a:	003b      	movs	r3, r7
    4d2c:	2f00      	cmp	r7, #0
    4d2e:	d1c5      	bne.n	4cbc <__aeabi_fsub+0xe4>
    4d30:	2200      	movs	r2, #0
    4d32:	027b      	lsls	r3, r7, #9
    4d34:	0a5b      	lsrs	r3, r3, #9
    4d36:	b2e4      	uxtb	r4, r4
    4d38:	e7a4      	b.n	4c84 <__aeabi_fsub+0xac>
    4d3a:	0014      	movs	r4, r2
    4d3c:	e790      	b.n	4c60 <__aeabi_fsub+0x88>
    4d3e:	2e00      	cmp	r6, #0
    4d40:	d04b      	beq.n	4dda <__aeabi_fsub+0x202>
    4d42:	1e48      	subs	r0, r1, #1
    4d44:	2800      	cmp	r0, #0
    4d46:	d155      	bne.n	4df4 <__aeabi_fsub+0x21c>
    4d48:	199b      	adds	r3, r3, r6
    4d4a:	2401      	movs	r4, #1
    4d4c:	015a      	lsls	r2, r3, #5
    4d4e:	d5b5      	bpl.n	4cbc <__aeabi_fsub+0xe4>
    4d50:	2402      	movs	r4, #2
    4d52:	e7df      	b.n	4d14 <__aeabi_fsub+0x13c>
    4d54:	bb2a      	cbnz	r2, 4da2 <__aeabi_fsub+0x1ca>
    4d56:	1c62      	adds	r2, r4, #1
    4d58:	b2d2      	uxtb	r2, r2
    4d5a:	2a01      	cmp	r2, #1
    4d5c:	dd71      	ble.n	4e42 <__aeabi_fsub+0x26a>
    4d5e:	1b9f      	subs	r7, r3, r6
    4d60:	017a      	lsls	r2, r7, #5
    4d62:	d534      	bpl.n	4dce <__aeabi_fsub+0x1f6>
    4d64:	1af7      	subs	r7, r6, r3
    4d66:	000d      	movs	r5, r1
    4d68:	e766      	b.n	4c38 <__aeabi_fsub+0x60>
    4d6a:	2201      	movs	r2, #1
    4d6c:	2300      	movs	r3, #0
    4d6e:	402a      	ands	r2, r5
    4d70:	e788      	b.n	4c84 <__aeabi_fsub+0xac>
    4d72:	003b      	movs	r3, r7
    4d74:	4a5f      	ldr	r2, [pc, #380]	; (4ef4 <__aeabi_fsub+0x31c>)
    4d76:	1a24      	subs	r4, r4, r0
    4d78:	4013      	ands	r3, r2
    4d7a:	e771      	b.n	4c60 <__aeabi_fsub+0x88>
    4d7c:	2900      	cmp	r1, #0
    4d7e:	d169      	bne.n	4e54 <__aeabi_fsub+0x27c>
    4d80:	1c61      	adds	r1, r4, #1
    4d82:	b2c8      	uxtb	r0, r1
    4d84:	2801      	cmp	r0, #1
    4d86:	dd4d      	ble.n	4e24 <__aeabi_fsub+0x24c>
    4d88:	29ff      	cmp	r1, #255	; 0xff
    4d8a:	d048      	beq.n	4e1e <__aeabi_fsub+0x246>
    4d8c:	199b      	adds	r3, r3, r6
    4d8e:	085b      	lsrs	r3, r3, #1
    4d90:	000c      	movs	r4, r1
    4d92:	e765      	b.n	4c60 <__aeabi_fsub+0x88>
    4d94:	2aff      	cmp	r2, #255	; 0xff
    4d96:	d040      	beq.n	4e1a <__aeabi_fsub+0x242>
    4d98:	000a      	movs	r2, r1
    4d9a:	e782      	b.n	4ca2 <__aeabi_fsub+0xca>
    4d9c:	2601      	movs	r6, #1
    4d9e:	1b9b      	subs	r3, r3, r6
    4da0:	e78a      	b.n	4cb8 <__aeabi_fsub+0xe0>
    4da2:	b1e4      	cbz	r4, 4dde <__aeabi_fsub+0x206>
    4da4:	28ff      	cmp	r0, #255	; 0xff
    4da6:	d021      	beq.n	4dec <__aeabi_fsub+0x214>
    4da8:	2480      	movs	r4, #128	; 0x80
    4daa:	04e4      	lsls	r4, r4, #19
    4dac:	4252      	negs	r2, r2
    4dae:	4323      	orrs	r3, r4
    4db0:	2a1b      	cmp	r2, #27
    4db2:	dd00      	ble.n	4db6 <__aeabi_fsub+0x1de>
    4db4:	e090      	b.n	4ed8 <__aeabi_fsub+0x300>
    4db6:	001c      	movs	r4, r3
    4db8:	2520      	movs	r5, #32
    4dba:	40d4      	lsrs	r4, r2
    4dbc:	1aaa      	subs	r2, r5, r2
    4dbe:	4093      	lsls	r3, r2
    4dc0:	1e5a      	subs	r2, r3, #1
    4dc2:	4193      	sbcs	r3, r2
    4dc4:	4323      	orrs	r3, r4
    4dc6:	1af3      	subs	r3, r6, r3
    4dc8:	0004      	movs	r4, r0
    4dca:	000d      	movs	r5, r1
    4dcc:	e730      	b.n	4c30 <__aeabi_fsub+0x58>
    4dce:	2f00      	cmp	r7, #0
    4dd0:	d000      	beq.n	4dd4 <__aeabi_fsub+0x1fc>
    4dd2:	e731      	b.n	4c38 <__aeabi_fsub+0x60>
    4dd4:	2200      	movs	r2, #0
    4dd6:	2400      	movs	r4, #0
    4dd8:	e7ab      	b.n	4d32 <__aeabi_fsub+0x15a>
    4dda:	000c      	movs	r4, r1
    4ddc:	e740      	b.n	4c60 <__aeabi_fsub+0x88>
    4dde:	2b00      	cmp	r3, #0
    4de0:	d052      	beq.n	4e88 <__aeabi_fsub+0x2b0>
    4de2:	43d2      	mvns	r2, r2
    4de4:	2a00      	cmp	r2, #0
    4de6:	d0ee      	beq.n	4dc6 <__aeabi_fsub+0x1ee>
    4de8:	28ff      	cmp	r0, #255	; 0xff
    4dea:	d1e1      	bne.n	4db0 <__aeabi_fsub+0x1d8>
    4dec:	0033      	movs	r3, r6
    4dee:	24ff      	movs	r4, #255	; 0xff
    4df0:	000d      	movs	r5, r1
    4df2:	e735      	b.n	4c60 <__aeabi_fsub+0x88>
    4df4:	29ff      	cmp	r1, #255	; 0xff
    4df6:	d010      	beq.n	4e1a <__aeabi_fsub+0x242>
    4df8:	0001      	movs	r1, r0
    4dfa:	e779      	b.n	4cf0 <__aeabi_fsub+0x118>
    4dfc:	2b00      	cmp	r3, #0
    4dfe:	d068      	beq.n	4ed2 <__aeabi_fsub+0x2fa>
    4e00:	24ff      	movs	r4, #255	; 0xff
    4e02:	2e00      	cmp	r6, #0
    4e04:	d100      	bne.n	4e08 <__aeabi_fsub+0x230>
    4e06:	e72b      	b.n	4c60 <__aeabi_fsub+0x88>
    4e08:	2280      	movs	r2, #128	; 0x80
    4e0a:	4649      	mov	r1, r9
    4e0c:	03d2      	lsls	r2, r2, #15
    4e0e:	4211      	tst	r1, r2
    4e10:	d003      	beq.n	4e1a <__aeabi_fsub+0x242>
    4e12:	4661      	mov	r1, ip
    4e14:	4211      	tst	r1, r2
    4e16:	d100      	bne.n	4e1a <__aeabi_fsub+0x242>
    4e18:	0033      	movs	r3, r6
    4e1a:	24ff      	movs	r4, #255	; 0xff
    4e1c:	e720      	b.n	4c60 <__aeabi_fsub+0x88>
    4e1e:	24ff      	movs	r4, #255	; 0xff
    4e20:	2300      	movs	r3, #0
    4e22:	e72f      	b.n	4c84 <__aeabi_fsub+0xac>
    4e24:	2c00      	cmp	r4, #0
    4e26:	d1e9      	bne.n	4dfc <__aeabi_fsub+0x224>
    4e28:	2b00      	cmp	r3, #0
    4e2a:	d05d      	beq.n	4ee8 <__aeabi_fsub+0x310>
    4e2c:	2e00      	cmp	r6, #0
    4e2e:	d100      	bne.n	4e32 <__aeabi_fsub+0x25a>
    4e30:	e716      	b.n	4c60 <__aeabi_fsub+0x88>
    4e32:	199b      	adds	r3, r3, r6
    4e34:	015a      	lsls	r2, r3, #5
    4e36:	d400      	bmi.n	4e3a <__aeabi_fsub+0x262>
    4e38:	e740      	b.n	4cbc <__aeabi_fsub+0xe4>
    4e3a:	4a2e      	ldr	r2, [pc, #184]	; (4ef4 <__aeabi_fsub+0x31c>)
    4e3c:	000c      	movs	r4, r1
    4e3e:	4013      	ands	r3, r2
    4e40:	e70e      	b.n	4c60 <__aeabi_fsub+0x88>
    4e42:	b9dc      	cbnz	r4, 4e7c <__aeabi_fsub+0x2a4>
    4e44:	bb5b      	cbnz	r3, 4e9e <__aeabi_fsub+0x2c6>
    4e46:	2e00      	cmp	r6, #0
    4e48:	d04b      	beq.n	4ee2 <__aeabi_fsub+0x30a>
    4e4a:	0033      	movs	r3, r6
    4e4c:	000d      	movs	r5, r1
    4e4e:	e707      	b.n	4c60 <__aeabi_fsub+0x88>
    4e50:	2601      	movs	r6, #1
    4e52:	e758      	b.n	4d06 <__aeabi_fsub+0x12e>
    4e54:	b9e4      	cbnz	r4, 4e90 <__aeabi_fsub+0x2b8>
    4e56:	2b00      	cmp	r3, #0
    4e58:	d040      	beq.n	4edc <__aeabi_fsub+0x304>
    4e5a:	43c9      	mvns	r1, r1
    4e5c:	b159      	cbz	r1, 4e76 <__aeabi_fsub+0x29e>
    4e5e:	28ff      	cmp	r0, #255	; 0xff
    4e60:	d037      	beq.n	4ed2 <__aeabi_fsub+0x2fa>
    4e62:	291b      	cmp	r1, #27
    4e64:	dc42      	bgt.n	4eec <__aeabi_fsub+0x314>
    4e66:	001c      	movs	r4, r3
    4e68:	2720      	movs	r7, #32
    4e6a:	40cc      	lsrs	r4, r1
    4e6c:	1a79      	subs	r1, r7, r1
    4e6e:	408b      	lsls	r3, r1
    4e70:	1e59      	subs	r1, r3, #1
    4e72:	418b      	sbcs	r3, r1
    4e74:	4323      	orrs	r3, r4
    4e76:	199b      	adds	r3, r3, r6
    4e78:	0004      	movs	r4, r0
    4e7a:	e745      	b.n	4d08 <__aeabi_fsub+0x130>
    4e7c:	b9cb      	cbnz	r3, 4eb2 <__aeabi_fsub+0x2da>
    4e7e:	bb26      	cbnz	r6, 4eca <__aeabi_fsub+0x2f2>
    4e80:	2780      	movs	r7, #128	; 0x80
    4e82:	2200      	movs	r2, #0
    4e84:	03ff      	lsls	r7, r7, #15
    4e86:	e723      	b.n	4cd0 <__aeabi_fsub+0xf8>
    4e88:	0033      	movs	r3, r6
    4e8a:	0004      	movs	r4, r0
    4e8c:	000d      	movs	r5, r1
    4e8e:	e6e7      	b.n	4c60 <__aeabi_fsub+0x88>
    4e90:	28ff      	cmp	r0, #255	; 0xff
    4e92:	d01e      	beq.n	4ed2 <__aeabi_fsub+0x2fa>
    4e94:	2480      	movs	r4, #128	; 0x80
    4e96:	04e4      	lsls	r4, r4, #19
    4e98:	4249      	negs	r1, r1
    4e9a:	4323      	orrs	r3, r4
    4e9c:	e7e1      	b.n	4e62 <__aeabi_fsub+0x28a>
    4e9e:	2e00      	cmp	r6, #0
    4ea0:	d100      	bne.n	4ea4 <__aeabi_fsub+0x2cc>
    4ea2:	e6dd      	b.n	4c60 <__aeabi_fsub+0x88>
    4ea4:	1b9f      	subs	r7, r3, r6
    4ea6:	017a      	lsls	r2, r7, #5
    4ea8:	d400      	bmi.n	4eac <__aeabi_fsub+0x2d4>
    4eaa:	e73e      	b.n	4d2a <__aeabi_fsub+0x152>
    4eac:	1af3      	subs	r3, r6, r3
    4eae:	000d      	movs	r5, r1
    4eb0:	e6d6      	b.n	4c60 <__aeabi_fsub+0x88>
    4eb2:	24ff      	movs	r4, #255	; 0xff
    4eb4:	2e00      	cmp	r6, #0
    4eb6:	d100      	bne.n	4eba <__aeabi_fsub+0x2e2>
    4eb8:	e6d2      	b.n	4c60 <__aeabi_fsub+0x88>
    4eba:	2280      	movs	r2, #128	; 0x80
    4ebc:	4648      	mov	r0, r9
    4ebe:	03d2      	lsls	r2, r2, #15
    4ec0:	4210      	tst	r0, r2
    4ec2:	d0aa      	beq.n	4e1a <__aeabi_fsub+0x242>
    4ec4:	4660      	mov	r0, ip
    4ec6:	4210      	tst	r0, r2
    4ec8:	d1a7      	bne.n	4e1a <__aeabi_fsub+0x242>
    4eca:	0033      	movs	r3, r6
    4ecc:	000d      	movs	r5, r1
    4ece:	24ff      	movs	r4, #255	; 0xff
    4ed0:	e6c6      	b.n	4c60 <__aeabi_fsub+0x88>
    4ed2:	0033      	movs	r3, r6
    4ed4:	24ff      	movs	r4, #255	; 0xff
    4ed6:	e6c3      	b.n	4c60 <__aeabi_fsub+0x88>
    4ed8:	2301      	movs	r3, #1
    4eda:	e774      	b.n	4dc6 <__aeabi_fsub+0x1ee>
    4edc:	0033      	movs	r3, r6
    4ede:	0004      	movs	r4, r0
    4ee0:	e6be      	b.n	4c60 <__aeabi_fsub+0x88>
    4ee2:	2700      	movs	r7, #0
    4ee4:	2200      	movs	r2, #0
    4ee6:	e724      	b.n	4d32 <__aeabi_fsub+0x15a>
    4ee8:	0033      	movs	r3, r6
    4eea:	e6b9      	b.n	4c60 <__aeabi_fsub+0x88>
    4eec:	2301      	movs	r3, #1
    4eee:	e7c2      	b.n	4e76 <__aeabi_fsub+0x29e>
    4ef0:	7dffffff 	.word	0x7dffffff
    4ef4:	fbffffff 	.word	0xfbffffff

00004ef8 <__aeabi_f2iz>:
    4ef8:	0241      	lsls	r1, r0, #9
    4efa:	0043      	lsls	r3, r0, #1
    4efc:	0fc2      	lsrs	r2, r0, #31
    4efe:	0a49      	lsrs	r1, r1, #9
    4f00:	0e1b      	lsrs	r3, r3, #24
    4f02:	2000      	movs	r0, #0
    4f04:	2b7e      	cmp	r3, #126	; 0x7e
    4f06:	dd0c      	ble.n	4f22 <__aeabi_f2iz+0x2a>
    4f08:	2b9d      	cmp	r3, #157	; 0x9d
    4f0a:	dc0b      	bgt.n	4f24 <__aeabi_f2iz+0x2c>
    4f0c:	2080      	movs	r0, #128	; 0x80
    4f0e:	0400      	lsls	r0, r0, #16
    4f10:	4301      	orrs	r1, r0
    4f12:	2b95      	cmp	r3, #149	; 0x95
    4f14:	dc09      	bgt.n	4f2a <__aeabi_f2iz+0x32>
    4f16:	2096      	movs	r0, #150	; 0x96
    4f18:	1ac3      	subs	r3, r0, r3
    4f1a:	40d9      	lsrs	r1, r3
    4f1c:	4248      	negs	r0, r1
    4f1e:	b902      	cbnz	r2, 4f22 <__aeabi_f2iz+0x2a>
    4f20:	0008      	movs	r0, r1
    4f22:	4770      	bx	lr
    4f24:	4b02      	ldr	r3, [pc, #8]	; (4f30 <__aeabi_f2iz+0x38>)
    4f26:	18d0      	adds	r0, r2, r3
    4f28:	e7fb      	b.n	4f22 <__aeabi_f2iz+0x2a>
    4f2a:	3b96      	subs	r3, #150	; 0x96
    4f2c:	4099      	lsls	r1, r3
    4f2e:	e7f5      	b.n	4f1c <__aeabi_f2iz+0x24>
    4f30:	7fffffff 	.word	0x7fffffff

00004f34 <__aeabi_i2f>:
    4f34:	b570      	push	{r4, r5, r6, lr}
    4f36:	2800      	cmp	r0, #0
    4f38:	d030      	beq.n	4f9c <__aeabi_i2f+0x68>
    4f3a:	17c3      	asrs	r3, r0, #31
    4f3c:	18c4      	adds	r4, r0, r3
    4f3e:	405c      	eors	r4, r3
    4f40:	0fc5      	lsrs	r5, r0, #31
    4f42:	0020      	movs	r0, r4
    4f44:	f001 ff36 	bl	6db4 <__clzsi2>
    4f48:	239e      	movs	r3, #158	; 0x9e
    4f4a:	1a1b      	subs	r3, r3, r0
    4f4c:	2b96      	cmp	r3, #150	; 0x96
    4f4e:	dc0d      	bgt.n	4f6c <__aeabi_i2f+0x38>
    4f50:	2296      	movs	r2, #150	; 0x96
    4f52:	1ad2      	subs	r2, r2, r3
    4f54:	4094      	lsls	r4, r2
    4f56:	002a      	movs	r2, r5
    4f58:	0264      	lsls	r4, r4, #9
    4f5a:	0a64      	lsrs	r4, r4, #9
    4f5c:	b2db      	uxtb	r3, r3
    4f5e:	0264      	lsls	r4, r4, #9
    4f60:	05db      	lsls	r3, r3, #23
    4f62:	0a60      	lsrs	r0, r4, #9
    4f64:	07d2      	lsls	r2, r2, #31
    4f66:	4318      	orrs	r0, r3
    4f68:	4310      	orrs	r0, r2
    4f6a:	bd70      	pop	{r4, r5, r6, pc}
    4f6c:	2b99      	cmp	r3, #153	; 0x99
    4f6e:	dc19      	bgt.n	4fa4 <__aeabi_i2f+0x70>
    4f70:	2299      	movs	r2, #153	; 0x99
    4f72:	1ad2      	subs	r2, r2, r3
    4f74:	2a00      	cmp	r2, #0
    4f76:	dd29      	ble.n	4fcc <__aeabi_i2f+0x98>
    4f78:	4094      	lsls	r4, r2
    4f7a:	0022      	movs	r2, r4
    4f7c:	4c14      	ldr	r4, [pc, #80]	; (4fd0 <__aeabi_i2f+0x9c>)
    4f7e:	4014      	ands	r4, r2
    4f80:	0751      	lsls	r1, r2, #29
    4f82:	d004      	beq.n	4f8e <__aeabi_i2f+0x5a>
    4f84:	210f      	movs	r1, #15
    4f86:	400a      	ands	r2, r1
    4f88:	2a04      	cmp	r2, #4
    4f8a:	d000      	beq.n	4f8e <__aeabi_i2f+0x5a>
    4f8c:	3404      	adds	r4, #4
    4f8e:	0162      	lsls	r2, r4, #5
    4f90:	d413      	bmi.n	4fba <__aeabi_i2f+0x86>
    4f92:	01a4      	lsls	r4, r4, #6
    4f94:	0a64      	lsrs	r4, r4, #9
    4f96:	b2db      	uxtb	r3, r3
    4f98:	002a      	movs	r2, r5
    4f9a:	e7e0      	b.n	4f5e <__aeabi_i2f+0x2a>
    4f9c:	2200      	movs	r2, #0
    4f9e:	2300      	movs	r3, #0
    4fa0:	2400      	movs	r4, #0
    4fa2:	e7dc      	b.n	4f5e <__aeabi_i2f+0x2a>
    4fa4:	2205      	movs	r2, #5
    4fa6:	0021      	movs	r1, r4
    4fa8:	1a12      	subs	r2, r2, r0
    4faa:	40d1      	lsrs	r1, r2
    4fac:	22b9      	movs	r2, #185	; 0xb9
    4fae:	1ad2      	subs	r2, r2, r3
    4fb0:	4094      	lsls	r4, r2
    4fb2:	1e62      	subs	r2, r4, #1
    4fb4:	4194      	sbcs	r4, r2
    4fb6:	430c      	orrs	r4, r1
    4fb8:	e7da      	b.n	4f70 <__aeabi_i2f+0x3c>
    4fba:	4b05      	ldr	r3, [pc, #20]	; (4fd0 <__aeabi_i2f+0x9c>)
    4fbc:	002a      	movs	r2, r5
    4fbe:	401c      	ands	r4, r3
    4fc0:	239f      	movs	r3, #159	; 0x9f
    4fc2:	01a4      	lsls	r4, r4, #6
    4fc4:	1a1b      	subs	r3, r3, r0
    4fc6:	0a64      	lsrs	r4, r4, #9
    4fc8:	b2db      	uxtb	r3, r3
    4fca:	e7c8      	b.n	4f5e <__aeabi_i2f+0x2a>
    4fcc:	0022      	movs	r2, r4
    4fce:	e7d5      	b.n	4f7c <__aeabi_i2f+0x48>
    4fd0:	fbffffff 	.word	0xfbffffff

00004fd4 <__aeabi_ui2f>:
    4fd4:	b510      	push	{r4, lr}
    4fd6:	0004      	movs	r4, r0
    4fd8:	b338      	cbz	r0, 502a <__aeabi_ui2f+0x56>
    4fda:	f001 feeb 	bl	6db4 <__clzsi2>
    4fde:	239e      	movs	r3, #158	; 0x9e
    4fe0:	1a1b      	subs	r3, r3, r0
    4fe2:	2b96      	cmp	r3, #150	; 0x96
    4fe4:	dc0a      	bgt.n	4ffc <__aeabi_ui2f+0x28>
    4fe6:	2296      	movs	r2, #150	; 0x96
    4fe8:	1ad2      	subs	r2, r2, r3
    4fea:	4094      	lsls	r4, r2
    4fec:	0264      	lsls	r4, r4, #9
    4fee:	0a64      	lsrs	r4, r4, #9
    4ff0:	b2db      	uxtb	r3, r3
    4ff2:	0264      	lsls	r4, r4, #9
    4ff4:	05db      	lsls	r3, r3, #23
    4ff6:	0a60      	lsrs	r0, r4, #9
    4ff8:	4318      	orrs	r0, r3
    4ffa:	bd10      	pop	{r4, pc}
    4ffc:	2b99      	cmp	r3, #153	; 0x99
    4ffe:	dc17      	bgt.n	5030 <__aeabi_ui2f+0x5c>
    5000:	2299      	movs	r2, #153	; 0x99
    5002:	1ad2      	subs	r2, r2, r3
    5004:	2a00      	cmp	r2, #0
    5006:	dd27      	ble.n	5058 <__aeabi_ui2f+0x84>
    5008:	4094      	lsls	r4, r2
    500a:	0022      	movs	r2, r4
    500c:	4c13      	ldr	r4, [pc, #76]	; (505c <__aeabi_ui2f+0x88>)
    500e:	4014      	ands	r4, r2
    5010:	0751      	lsls	r1, r2, #29
    5012:	d004      	beq.n	501e <__aeabi_ui2f+0x4a>
    5014:	210f      	movs	r1, #15
    5016:	400a      	ands	r2, r1
    5018:	2a04      	cmp	r2, #4
    501a:	d000      	beq.n	501e <__aeabi_ui2f+0x4a>
    501c:	3404      	adds	r4, #4
    501e:	0162      	lsls	r2, r4, #5
    5020:	d412      	bmi.n	5048 <__aeabi_ui2f+0x74>
    5022:	01a4      	lsls	r4, r4, #6
    5024:	0a64      	lsrs	r4, r4, #9
    5026:	b2db      	uxtb	r3, r3
    5028:	e7e3      	b.n	4ff2 <__aeabi_ui2f+0x1e>
    502a:	2300      	movs	r3, #0
    502c:	2400      	movs	r4, #0
    502e:	e7e0      	b.n	4ff2 <__aeabi_ui2f+0x1e>
    5030:	22b9      	movs	r2, #185	; 0xb9
    5032:	0021      	movs	r1, r4
    5034:	1ad2      	subs	r2, r2, r3
    5036:	4091      	lsls	r1, r2
    5038:	000a      	movs	r2, r1
    503a:	1e51      	subs	r1, r2, #1
    503c:	418a      	sbcs	r2, r1
    503e:	2105      	movs	r1, #5
    5040:	1a09      	subs	r1, r1, r0
    5042:	40cc      	lsrs	r4, r1
    5044:	4314      	orrs	r4, r2
    5046:	e7db      	b.n	5000 <__aeabi_ui2f+0x2c>
    5048:	4b04      	ldr	r3, [pc, #16]	; (505c <__aeabi_ui2f+0x88>)
    504a:	401c      	ands	r4, r3
    504c:	239f      	movs	r3, #159	; 0x9f
    504e:	01a4      	lsls	r4, r4, #6
    5050:	1a1b      	subs	r3, r3, r0
    5052:	0a64      	lsrs	r4, r4, #9
    5054:	b2db      	uxtb	r3, r3
    5056:	e7cc      	b.n	4ff2 <__aeabi_ui2f+0x1e>
    5058:	0022      	movs	r2, r4
    505a:	e7d7      	b.n	500c <__aeabi_ui2f+0x38>
    505c:	fbffffff 	.word	0xfbffffff

00005060 <__aeabi_dadd>:
    5060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5062:	4657      	mov	r7, sl
    5064:	4645      	mov	r5, r8
    5066:	46de      	mov	lr, fp
    5068:	464e      	mov	r6, r9
    506a:	030c      	lsls	r4, r1, #12
    506c:	b5e0      	push	{r5, r6, r7, lr}
    506e:	004d      	lsls	r5, r1, #1
    5070:	0fcf      	lsrs	r7, r1, #31
    5072:	0a61      	lsrs	r1, r4, #9
    5074:	0f44      	lsrs	r4, r0, #29
    5076:	430c      	orrs	r4, r1
    5078:	00c6      	lsls	r6, r0, #3
    507a:	0319      	lsls	r1, r3, #12
    507c:	0058      	lsls	r0, r3, #1
    507e:	0fdb      	lsrs	r3, r3, #31
    5080:	469b      	mov	fp, r3
    5082:	0a4b      	lsrs	r3, r1, #9
    5084:	0f51      	lsrs	r1, r2, #29
    5086:	430b      	orrs	r3, r1
    5088:	0d6d      	lsrs	r5, r5, #21
    508a:	0019      	movs	r1, r3
    508c:	00d3      	lsls	r3, r2, #3
    508e:	46a8      	mov	r8, r5
    5090:	0d40      	lsrs	r0, r0, #21
    5092:	003d      	movs	r5, r7
    5094:	469a      	mov	sl, r3
    5096:	455f      	cmp	r7, fp
    5098:	d100      	bne.n	509c <__aeabi_dadd+0x3c>
    509a:	e0b7      	b.n	520c <__aeabi_dadd+0x1ac>
    509c:	4645      	mov	r5, r8
    509e:	1a2d      	subs	r5, r5, r0
    50a0:	2d00      	cmp	r5, #0
    50a2:	dc00      	bgt.n	50a6 <__aeabi_dadd+0x46>
    50a4:	e109      	b.n	52ba <__aeabi_dadd+0x25a>
    50a6:	b998      	cbnz	r0, 50d0 <__aeabi_dadd+0x70>
    50a8:	000b      	movs	r3, r1
    50aa:	4652      	mov	r2, sl
    50ac:	4313      	orrs	r3, r2
    50ae:	2b00      	cmp	r3, #0
    50b0:	d100      	bne.n	50b4 <__aeabi_dadd+0x54>
    50b2:	e0e8      	b.n	5286 <__aeabi_dadd+0x226>
    50b4:	1e6b      	subs	r3, r5, #1
    50b6:	2b00      	cmp	r3, #0
    50b8:	d000      	beq.n	50bc <__aeabi_dadd+0x5c>
    50ba:	e159      	b.n	5370 <__aeabi_dadd+0x310>
    50bc:	1ab2      	subs	r2, r6, r2
    50be:	4296      	cmp	r6, r2
    50c0:	41b6      	sbcs	r6, r6
    50c2:	1a64      	subs	r4, r4, r1
    50c4:	4276      	negs	r6, r6
    50c6:	1ba4      	subs	r4, r4, r6
    50c8:	f240 0801 	movw	r8, #1
    50cc:	0016      	movs	r6, r2
    50ce:	e021      	b.n	5114 <__aeabi_dadd+0xb4>
    50d0:	f240 73ff 	movw	r3, #2047	; 0x7ff
    50d4:	4598      	cmp	r8, r3
    50d6:	d04b      	beq.n	5170 <__aeabi_dadd+0x110>
    50d8:	2380      	movs	r3, #128	; 0x80
    50da:	041b      	lsls	r3, r3, #16
    50dc:	4319      	orrs	r1, r3
    50de:	2d38      	cmp	r5, #56	; 0x38
    50e0:	dd00      	ble.n	50e4 <__aeabi_dadd+0x84>
    50e2:	e123      	b.n	532c <__aeabi_dadd+0x2cc>
    50e4:	2d1f      	cmp	r5, #31
    50e6:	dd00      	ble.n	50ea <__aeabi_dadd+0x8a>
    50e8:	e15a      	b.n	53a0 <__aeabi_dadd+0x340>
    50ea:	2020      	movs	r0, #32
    50ec:	000b      	movs	r3, r1
    50ee:	1b40      	subs	r0, r0, r5
    50f0:	4083      	lsls	r3, r0
    50f2:	001a      	movs	r2, r3
    50f4:	4653      	mov	r3, sl
    50f6:	40eb      	lsrs	r3, r5
    50f8:	4313      	orrs	r3, r2
    50fa:	4652      	mov	r2, sl
    50fc:	4082      	lsls	r2, r0
    50fe:	1e50      	subs	r0, r2, #1
    5100:	4182      	sbcs	r2, r0
    5102:	40e9      	lsrs	r1, r5
    5104:	431a      	orrs	r2, r3
    5106:	1ab2      	subs	r2, r6, r2
    5108:	1a61      	subs	r1, r4, r1
    510a:	4296      	cmp	r6, r2
    510c:	41a4      	sbcs	r4, r4
    510e:	0016      	movs	r6, r2
    5110:	4264      	negs	r4, r4
    5112:	1b0c      	subs	r4, r1, r4
    5114:	0223      	lsls	r3, r4, #8
    5116:	d569      	bpl.n	51ec <__aeabi_dadd+0x18c>
    5118:	0264      	lsls	r4, r4, #9
    511a:	0a65      	lsrs	r5, r4, #9
    511c:	2d00      	cmp	r5, #0
    511e:	d100      	bne.n	5122 <__aeabi_dadd+0xc2>
    5120:	e0ea      	b.n	52f8 <__aeabi_dadd+0x298>
    5122:	0028      	movs	r0, r5
    5124:	f001 fe46 	bl	6db4 <__clzsi2>
    5128:	0003      	movs	r3, r0
    512a:	3b08      	subs	r3, #8
    512c:	2b1f      	cmp	r3, #31
    512e:	dd00      	ble.n	5132 <__aeabi_dadd+0xd2>
    5130:	e0eb      	b.n	530a <__aeabi_dadd+0x2aa>
    5132:	2220      	movs	r2, #32
    5134:	0034      	movs	r4, r6
    5136:	1ad2      	subs	r2, r2, r3
    5138:	40d4      	lsrs	r4, r2
    513a:	409d      	lsls	r5, r3
    513c:	409e      	lsls	r6, r3
    513e:	4325      	orrs	r5, r4
    5140:	4642      	mov	r2, r8
    5142:	4598      	cmp	r8, r3
    5144:	dd00      	ble.n	5148 <__aeabi_dadd+0xe8>
    5146:	e0e8      	b.n	531a <__aeabi_dadd+0x2ba>
    5148:	1a9b      	subs	r3, r3, r2
    514a:	1c5a      	adds	r2, r3, #1
    514c:	2a1f      	cmp	r2, #31
    514e:	dd00      	ble.n	5152 <__aeabi_dadd+0xf2>
    5150:	e115      	b.n	537e <__aeabi_dadd+0x31e>
    5152:	2320      	movs	r3, #32
    5154:	0030      	movs	r0, r6
    5156:	0029      	movs	r1, r5
    5158:	1a9b      	subs	r3, r3, r2
    515a:	40d0      	lsrs	r0, r2
    515c:	4099      	lsls	r1, r3
    515e:	409e      	lsls	r6, r3
    5160:	002c      	movs	r4, r5
    5162:	4301      	orrs	r1, r0
    5164:	1e70      	subs	r0, r6, #1
    5166:	4186      	sbcs	r6, r0
    5168:	40d4      	lsrs	r4, r2
    516a:	f240 0800 	movw	r8, #0
    516e:	430e      	orrs	r6, r1
    5170:	0773      	lsls	r3, r6, #29
    5172:	d009      	beq.n	5188 <__aeabi_dadd+0x128>
    5174:	230f      	movs	r3, #15
    5176:	4033      	ands	r3, r6
    5178:	2b04      	cmp	r3, #4
    517a:	d005      	beq.n	5188 <__aeabi_dadd+0x128>
    517c:	1d33      	adds	r3, r6, #4
    517e:	42b3      	cmp	r3, r6
    5180:	41b6      	sbcs	r6, r6
    5182:	4276      	negs	r6, r6
    5184:	19a4      	adds	r4, r4, r6
    5186:	001e      	movs	r6, r3
    5188:	0223      	lsls	r3, r4, #8
    518a:	d531      	bpl.n	51f0 <__aeabi_dadd+0x190>
    518c:	4643      	mov	r3, r8
    518e:	f240 72ff 	movw	r2, #2047	; 0x7ff
    5192:	3301      	adds	r3, #1
    5194:	4293      	cmp	r3, r2
    5196:	d100      	bne.n	519a <__aeabi_dadd+0x13a>
    5198:	e0c4      	b.n	5324 <__aeabi_dadd+0x2c4>
    519a:	003d      	movs	r5, r7
    519c:	49ce      	ldr	r1, [pc, #824]	; (54d8 <__aeabi_dadd+0x478>)
    519e:	08f6      	lsrs	r6, r6, #3
    51a0:	400c      	ands	r4, r1
    51a2:	0760      	lsls	r0, r4, #29
    51a4:	0264      	lsls	r4, r4, #9
    51a6:	4306      	orrs	r6, r0
    51a8:	0b24      	lsrs	r4, r4, #12
    51aa:	401a      	ands	r2, r3
    51ac:	2100      	movs	r1, #0
    51ae:	0324      	lsls	r4, r4, #12
    51b0:	0b23      	lsrs	r3, r4, #12
    51b2:	0d0c      	lsrs	r4, r1, #20
    51b4:	0524      	lsls	r4, r4, #20
    51b6:	431c      	orrs	r4, r3
    51b8:	0513      	lsls	r3, r2, #20
    51ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
    51be:	f2c8 020f 	movt	r2, #32783	; 0x800f
    51c2:	4014      	ands	r4, r2
    51c4:	4323      	orrs	r3, r4
    51c6:	005b      	lsls	r3, r3, #1
    51c8:	07ed      	lsls	r5, r5, #31
    51ca:	085b      	lsrs	r3, r3, #1
    51cc:	432b      	orrs	r3, r5
    51ce:	0030      	movs	r0, r6
    51d0:	0019      	movs	r1, r3
    51d2:	bc3c      	pop	{r2, r3, r4, r5}
    51d4:	4690      	mov	r8, r2
    51d6:	4699      	mov	r9, r3
    51d8:	46a2      	mov	sl, r4
    51da:	46ab      	mov	fp, r5
    51dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    51de:	4664      	mov	r4, ip
    51e0:	4304      	orrs	r4, r0
    51e2:	2c00      	cmp	r4, #0
    51e4:	d100      	bne.n	51e8 <__aeabi_dadd+0x188>
    51e6:	e254      	b.n	5692 <__aeabi_dadd+0x632>
    51e8:	0004      	movs	r4, r0
    51ea:	4666      	mov	r6, ip
    51ec:	0773      	lsls	r3, r6, #29
    51ee:	d1c1      	bne.n	5174 <__aeabi_dadd+0x114>
    51f0:	003d      	movs	r5, r7
    51f2:	0760      	lsls	r0, r4, #29
    51f4:	08f6      	lsrs	r6, r6, #3
    51f6:	4306      	orrs	r6, r0
    51f8:	08e4      	lsrs	r4, r4, #3
    51fa:	f240 72ff 	movw	r2, #2047	; 0x7ff
    51fe:	4590      	cmp	r8, r2
    5200:	d034      	beq.n	526c <__aeabi_dadd+0x20c>
    5202:	4643      	mov	r3, r8
    5204:	0324      	lsls	r4, r4, #12
    5206:	0b24      	lsrs	r4, r4, #12
    5208:	401a      	ands	r2, r3
    520a:	e7cf      	b.n	51ac <__aeabi_dadd+0x14c>
    520c:	4643      	mov	r3, r8
    520e:	1a1b      	subs	r3, r3, r0
    5210:	2b00      	cmp	r3, #0
    5212:	dc00      	bgt.n	5216 <__aeabi_dadd+0x1b6>
    5214:	e090      	b.n	5338 <__aeabi_dadd+0x2d8>
    5216:	b3c0      	cbz	r0, 528a <__aeabi_dadd+0x22a>
    5218:	f240 70ff 	movw	r0, #2047	; 0x7ff
    521c:	4580      	cmp	r8, r0
    521e:	d0a7      	beq.n	5170 <__aeabi_dadd+0x110>
    5220:	2080      	movs	r0, #128	; 0x80
    5222:	0400      	lsls	r0, r0, #16
    5224:	4301      	orrs	r1, r0
    5226:	2b38      	cmp	r3, #56	; 0x38
    5228:	dc00      	bgt.n	522c <__aeabi_dadd+0x1cc>
    522a:	e100      	b.n	542e <__aeabi_dadd+0x3ce>
    522c:	4652      	mov	r2, sl
    522e:	430a      	orrs	r2, r1
    5230:	1e51      	subs	r1, r2, #1
    5232:	418a      	sbcs	r2, r1
    5234:	2100      	movs	r1, #0
    5236:	1992      	adds	r2, r2, r6
    5238:	42b2      	cmp	r2, r6
    523a:	41b6      	sbcs	r6, r6
    523c:	1909      	adds	r1, r1, r4
    523e:	4274      	negs	r4, r6
    5240:	0016      	movs	r6, r2
    5242:	190c      	adds	r4, r1, r4
    5244:	0223      	lsls	r3, r4, #8
    5246:	d5d1      	bpl.n	51ec <__aeabi_dadd+0x18c>
    5248:	f240 0c01 	movw	ip, #1
    524c:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5250:	44e0      	add	r8, ip
    5252:	4598      	cmp	r8, r3
    5254:	d100      	bne.n	5258 <__aeabi_dadd+0x1f8>
    5256:	e154      	b.n	5502 <__aeabi_dadd+0x4a2>
    5258:	2001      	movs	r0, #1
    525a:	4b9f      	ldr	r3, [pc, #636]	; (54d8 <__aeabi_dadd+0x478>)
    525c:	401c      	ands	r4, r3
    525e:	0873      	lsrs	r3, r6, #1
    5260:	4006      	ands	r6, r0
    5262:	431e      	orrs	r6, r3
    5264:	07e0      	lsls	r0, r4, #31
    5266:	4306      	orrs	r6, r0
    5268:	0864      	lsrs	r4, r4, #1
    526a:	e781      	b.n	5170 <__aeabi_dadd+0x110>
    526c:	0023      	movs	r3, r4
    526e:	4333      	orrs	r3, r6
    5270:	2b00      	cmp	r3, #0
    5272:	d100      	bne.n	5276 <__aeabi_dadd+0x216>
    5274:	e206      	b.n	5684 <__aeabi_dadd+0x624>
    5276:	2380      	movs	r3, #128	; 0x80
    5278:	031b      	lsls	r3, r3, #12
    527a:	431c      	orrs	r4, r3
    527c:	0324      	lsls	r4, r4, #12
    527e:	0b24      	lsrs	r4, r4, #12
    5280:	f240 72ff 	movw	r2, #2047	; 0x7ff
    5284:	e792      	b.n	51ac <__aeabi_dadd+0x14c>
    5286:	46a8      	mov	r8, r5
    5288:	e772      	b.n	5170 <__aeabi_dadd+0x110>
    528a:	0008      	movs	r0, r1
    528c:	4652      	mov	r2, sl
    528e:	4310      	orrs	r0, r2
    5290:	2800      	cmp	r0, #0
    5292:	d100      	bne.n	5296 <__aeabi_dadd+0x236>
    5294:	e0c9      	b.n	542a <__aeabi_dadd+0x3ca>
    5296:	1e58      	subs	r0, r3, #1
    5298:	2800      	cmp	r0, #0
    529a:	d000      	beq.n	529e <__aeabi_dadd+0x23e>
    529c:	e0ee      	b.n	547c <__aeabi_dadd+0x41c>
    529e:	18b2      	adds	r2, r6, r2
    52a0:	42b2      	cmp	r2, r6
    52a2:	419b      	sbcs	r3, r3
    52a4:	1864      	adds	r4, r4, r1
    52a6:	425b      	negs	r3, r3
    52a8:	18e4      	adds	r4, r4, r3
    52aa:	0016      	movs	r6, r2
    52ac:	f240 0801 	movw	r8, #1
    52b0:	0223      	lsls	r3, r4, #8
    52b2:	d59b      	bpl.n	51ec <__aeabi_dadd+0x18c>
    52b4:	f240 0802 	movw	r8, #2
    52b8:	e7ce      	b.n	5258 <__aeabi_dadd+0x1f8>
    52ba:	2d00      	cmp	r5, #0
    52bc:	d000      	beq.n	52c0 <__aeabi_dadd+0x260>
    52be:	e080      	b.n	53c2 <__aeabi_dadd+0x362>
    52c0:	4640      	mov	r0, r8
    52c2:	1c45      	adds	r5, r0, #1
    52c4:	f240 70ff 	movw	r0, #2047	; 0x7ff
    52c8:	4028      	ands	r0, r5
    52ca:	2801      	cmp	r0, #1
    52cc:	dc00      	bgt.n	52d0 <__aeabi_dadd+0x270>
    52ce:	e105      	b.n	54dc <__aeabi_dadd+0x47c>
    52d0:	1af0      	subs	r0, r6, r3
    52d2:	4684      	mov	ip, r0
    52d4:	4286      	cmp	r6, r0
    52d6:	4180      	sbcs	r0, r0
    52d8:	1a65      	subs	r5, r4, r1
    52da:	4240      	negs	r0, r0
    52dc:	1a2d      	subs	r5, r5, r0
    52de:	022a      	lsls	r2, r5, #8
    52e0:	d400      	bmi.n	52e4 <__aeabi_dadd+0x284>
    52e2:	e097      	b.n	5414 <__aeabi_dadd+0x3b4>
    52e4:	1b9e      	subs	r6, r3, r6
    52e6:	45b2      	cmp	sl, r6
    52e8:	4192      	sbcs	r2, r2
    52ea:	1b0c      	subs	r4, r1, r4
    52ec:	4252      	negs	r2, r2
    52ee:	1aa5      	subs	r5, r4, r2
    52f0:	465f      	mov	r7, fp
    52f2:	2d00      	cmp	r5, #0
    52f4:	d000      	beq.n	52f8 <__aeabi_dadd+0x298>
    52f6:	e714      	b.n	5122 <__aeabi_dadd+0xc2>
    52f8:	0030      	movs	r0, r6
    52fa:	f001 fd5b 	bl	6db4 <__clzsi2>
    52fe:	3020      	adds	r0, #32
    5300:	0003      	movs	r3, r0
    5302:	3b08      	subs	r3, #8
    5304:	2b1f      	cmp	r3, #31
    5306:	dc00      	bgt.n	530a <__aeabi_dadd+0x2aa>
    5308:	e713      	b.n	5132 <__aeabi_dadd+0xd2>
    530a:	0035      	movs	r5, r6
    530c:	3828      	subs	r0, #40	; 0x28
    530e:	4085      	lsls	r5, r0
    5310:	2600      	movs	r6, #0
    5312:	4642      	mov	r2, r8
    5314:	4598      	cmp	r8, r3
    5316:	dc00      	bgt.n	531a <__aeabi_dadd+0x2ba>
    5318:	e716      	b.n	5148 <__aeabi_dadd+0xe8>
    531a:	4c6f      	ldr	r4, [pc, #444]	; (54d8 <__aeabi_dadd+0x478>)
    531c:	1ad3      	subs	r3, r2, r3
    531e:	4698      	mov	r8, r3
    5320:	402c      	ands	r4, r5
    5322:	e725      	b.n	5170 <__aeabi_dadd+0x110>
    5324:	003d      	movs	r5, r7
    5326:	2400      	movs	r4, #0
    5328:	2600      	movs	r6, #0
    532a:	e73f      	b.n	51ac <__aeabi_dadd+0x14c>
    532c:	4652      	mov	r2, sl
    532e:	430a      	orrs	r2, r1
    5330:	1e51      	subs	r1, r2, #1
    5332:	418a      	sbcs	r2, r1
    5334:	2100      	movs	r1, #0
    5336:	e6e6      	b.n	5106 <__aeabi_dadd+0xa6>
    5338:	2b00      	cmp	r3, #0
    533a:	d000      	beq.n	533e <__aeabi_dadd+0x2de>
    533c:	e0f8      	b.n	5530 <__aeabi_dadd+0x4d0>
    533e:	f240 70ff 	movw	r0, #2047	; 0x7ff
    5342:	4643      	mov	r3, r8
    5344:	0002      	movs	r2, r0
    5346:	3301      	adds	r3, #1
    5348:	401a      	ands	r2, r3
    534a:	2a01      	cmp	r2, #1
    534c:	dc00      	bgt.n	5350 <__aeabi_dadd+0x2f0>
    534e:	e0a4      	b.n	549a <__aeabi_dadd+0x43a>
    5350:	4283      	cmp	r3, r0
    5352:	d100      	bne.n	5356 <__aeabi_dadd+0x2f6>
    5354:	e0d3      	b.n	54fe <__aeabi_dadd+0x49e>
    5356:	4652      	mov	r2, sl
    5358:	18b2      	adds	r2, r6, r2
    535a:	42b2      	cmp	r2, r6
    535c:	41b6      	sbcs	r6, r6
    535e:	1864      	adds	r4, r4, r1
    5360:	4276      	negs	r6, r6
    5362:	19a4      	adds	r4, r4, r6
    5364:	07e6      	lsls	r6, r4, #31
    5366:	0852      	lsrs	r2, r2, #1
    5368:	4316      	orrs	r6, r2
    536a:	0864      	lsrs	r4, r4, #1
    536c:	4698      	mov	r8, r3
    536e:	e6ff      	b.n	5170 <__aeabi_dadd+0x110>
    5370:	f240 70ff 	movw	r0, #2047	; 0x7ff
    5374:	4285      	cmp	r5, r0
    5376:	d100      	bne.n	537a <__aeabi_dadd+0x31a>
    5378:	e088      	b.n	548c <__aeabi_dadd+0x42c>
    537a:	001d      	movs	r5, r3
    537c:	e6af      	b.n	50de <__aeabi_dadd+0x7e>
    537e:	0029      	movs	r1, r5
    5380:	3b1f      	subs	r3, #31
    5382:	40d9      	lsrs	r1, r3
    5384:	2a20      	cmp	r2, #32
    5386:	d100      	bne.n	538a <__aeabi_dadd+0x32a>
    5388:	e083      	b.n	5492 <__aeabi_dadd+0x432>
    538a:	2340      	movs	r3, #64	; 0x40
    538c:	1a9a      	subs	r2, r3, r2
    538e:	4095      	lsls	r5, r2
    5390:	432e      	orrs	r6, r5
    5392:	1e75      	subs	r5, r6, #1
    5394:	41ae      	sbcs	r6, r5
    5396:	2400      	movs	r4, #0
    5398:	430e      	orrs	r6, r1
    539a:	f240 0800 	movw	r8, #0
    539e:	e725      	b.n	51ec <__aeabi_dadd+0x18c>
    53a0:	002b      	movs	r3, r5
    53a2:	0008      	movs	r0, r1
    53a4:	3b20      	subs	r3, #32
    53a6:	40d8      	lsrs	r0, r3
    53a8:	0003      	movs	r3, r0
    53aa:	2d20      	cmp	r5, #32
    53ac:	d073      	beq.n	5496 <__aeabi_dadd+0x436>
    53ae:	2040      	movs	r0, #64	; 0x40
    53b0:	1b45      	subs	r5, r0, r5
    53b2:	40a9      	lsls	r1, r5
    53b4:	4652      	mov	r2, sl
    53b6:	430a      	orrs	r2, r1
    53b8:	1e51      	subs	r1, r2, #1
    53ba:	418a      	sbcs	r2, r1
    53bc:	2100      	movs	r1, #0
    53be:	431a      	orrs	r2, r3
    53c0:	e6a1      	b.n	5106 <__aeabi_dadd+0xa6>
    53c2:	4642      	mov	r2, r8
    53c4:	2a00      	cmp	r2, #0
    53c6:	d047      	beq.n	5458 <__aeabi_dadd+0x3f8>
    53c8:	f240 77ff 	movw	r7, #2047	; 0x7ff
    53cc:	42b8      	cmp	r0, r7
    53ce:	d04f      	beq.n	5470 <__aeabi_dadd+0x410>
    53d0:	2780      	movs	r7, #128	; 0x80
    53d2:	043f      	lsls	r7, r7, #16
    53d4:	426d      	negs	r5, r5
    53d6:	433c      	orrs	r4, r7
    53d8:	2d38      	cmp	r5, #56	; 0x38
    53da:	dd00      	ble.n	53de <__aeabi_dadd+0x37e>
    53dc:	e0ee      	b.n	55bc <__aeabi_dadd+0x55c>
    53de:	2d1f      	cmp	r5, #31
    53e0:	dd00      	ble.n	53e4 <__aeabi_dadd+0x384>
    53e2:	e159      	b.n	5698 <__aeabi_dadd+0x638>
    53e4:	2720      	movs	r7, #32
    53e6:	1b7a      	subs	r2, r7, r5
    53e8:	0027      	movs	r7, r4
    53ea:	4694      	mov	ip, r2
    53ec:	4097      	lsls	r7, r2
    53ee:	0032      	movs	r2, r6
    53f0:	40ea      	lsrs	r2, r5
    53f2:	4317      	orrs	r7, r2
    53f4:	4662      	mov	r2, ip
    53f6:	4096      	lsls	r6, r2
    53f8:	1e72      	subs	r2, r6, #1
    53fa:	4196      	sbcs	r6, r2
    53fc:	40ec      	lsrs	r4, r5
    53fe:	433e      	orrs	r6, r7
    5400:	4653      	mov	r3, sl
    5402:	1b9e      	subs	r6, r3, r6
    5404:	45b2      	cmp	sl, r6
    5406:	4192      	sbcs	r2, r2
    5408:	1b0c      	subs	r4, r1, r4
    540a:	4252      	negs	r2, r2
    540c:	1aa4      	subs	r4, r4, r2
    540e:	4680      	mov	r8, r0
    5410:	465f      	mov	r7, fp
    5412:	e67f      	b.n	5114 <__aeabi_dadd+0xb4>
    5414:	4664      	mov	r4, ip
    5416:	432c      	orrs	r4, r5
    5418:	4666      	mov	r6, ip
    541a:	2c00      	cmp	r4, #0
    541c:	d000      	beq.n	5420 <__aeabi_dadd+0x3c0>
    541e:	e67d      	b.n	511c <__aeabi_dadd+0xbc>
    5420:	2500      	movs	r5, #0
    5422:	f240 0800 	movw	r8, #0
    5426:	2600      	movs	r6, #0
    5428:	e6e7      	b.n	51fa <__aeabi_dadd+0x19a>
    542a:	4698      	mov	r8, r3
    542c:	e6a0      	b.n	5170 <__aeabi_dadd+0x110>
    542e:	2b1f      	cmp	r3, #31
    5430:	dc6a      	bgt.n	5508 <__aeabi_dadd+0x4a8>
    5432:	2020      	movs	r0, #32
    5434:	1ac2      	subs	r2, r0, r3
    5436:	0008      	movs	r0, r1
    5438:	4694      	mov	ip, r2
    543a:	4090      	lsls	r0, r2
    543c:	4652      	mov	r2, sl
    543e:	40da      	lsrs	r2, r3
    5440:	4310      	orrs	r0, r2
    5442:	4681      	mov	r9, r0
    5444:	4662      	mov	r2, ip
    5446:	4650      	mov	r0, sl
    5448:	4090      	lsls	r0, r2
    544a:	0002      	movs	r2, r0
    544c:	1e50      	subs	r0, r2, #1
    544e:	4182      	sbcs	r2, r0
    5450:	4648      	mov	r0, r9
    5452:	40d9      	lsrs	r1, r3
    5454:	4302      	orrs	r2, r0
    5456:	e6ee      	b.n	5236 <__aeabi_dadd+0x1d6>
    5458:	0027      	movs	r7, r4
    545a:	4337      	orrs	r7, r6
    545c:	2f00      	cmp	r7, #0
    545e:	d100      	bne.n	5462 <__aeabi_dadd+0x402>
    5460:	e0a7      	b.n	55b2 <__aeabi_dadd+0x552>
    5462:	43ed      	mvns	r5, r5
    5464:	2d00      	cmp	r5, #0
    5466:	d0cb      	beq.n	5400 <__aeabi_dadd+0x3a0>
    5468:	f240 77ff 	movw	r7, #2047	; 0x7ff
    546c:	42b8      	cmp	r0, r7
    546e:	d1b3      	bne.n	53d8 <__aeabi_dadd+0x378>
    5470:	000c      	movs	r4, r1
    5472:	4656      	mov	r6, sl
    5474:	f240 78ff 	movw	r8, #2047	; 0x7ff
    5478:	465f      	mov	r7, fp
    547a:	e679      	b.n	5170 <__aeabi_dadd+0x110>
    547c:	f240 7cff 	movw	ip, #2047	; 0x7ff
    5480:	4563      	cmp	r3, ip
    5482:	d003      	beq.n	548c <__aeabi_dadd+0x42c>
    5484:	0003      	movs	r3, r0
    5486:	e6ce      	b.n	5226 <__aeabi_dadd+0x1c6>
    5488:	000c      	movs	r4, r1
    548a:	4656      	mov	r6, sl
    548c:	f240 78ff 	movw	r8, #2047	; 0x7ff
    5490:	e66e      	b.n	5170 <__aeabi_dadd+0x110>
    5492:	2500      	movs	r5, #0
    5494:	e77c      	b.n	5390 <__aeabi_dadd+0x330>
    5496:	2100      	movs	r1, #0
    5498:	e78c      	b.n	53b4 <__aeabi_dadd+0x354>
    549a:	4643      	mov	r3, r8
    549c:	2b00      	cmp	r3, #0
    549e:	d000      	beq.n	54a2 <__aeabi_dadd+0x442>
    54a0:	e0d2      	b.n	5648 <__aeabi_dadd+0x5e8>
    54a2:	0023      	movs	r3, r4
    54a4:	4333      	orrs	r3, r6
    54a6:	2b00      	cmp	r3, #0
    54a8:	d100      	bne.n	54ac <__aeabi_dadd+0x44c>
    54aa:	e117      	b.n	56dc <__aeabi_dadd+0x67c>
    54ac:	000b      	movs	r3, r1
    54ae:	4652      	mov	r2, sl
    54b0:	4313      	orrs	r3, r2
    54b2:	2b00      	cmp	r3, #0
    54b4:	d100      	bne.n	54b8 <__aeabi_dadd+0x458>
    54b6:	e65b      	b.n	5170 <__aeabi_dadd+0x110>
    54b8:	18b2      	adds	r2, r6, r2
    54ba:	42b2      	cmp	r2, r6
    54bc:	41b6      	sbcs	r6, r6
    54be:	1864      	adds	r4, r4, r1
    54c0:	4276      	negs	r6, r6
    54c2:	19a4      	adds	r4, r4, r6
    54c4:	0223      	lsls	r3, r4, #8
    54c6:	d400      	bmi.n	54ca <__aeabi_dadd+0x46a>
    54c8:	e126      	b.n	5718 <__aeabi_dadd+0x6b8>
    54ca:	4b03      	ldr	r3, [pc, #12]	; (54d8 <__aeabi_dadd+0x478>)
    54cc:	0016      	movs	r6, r2
    54ce:	401c      	ands	r4, r3
    54d0:	f240 0801 	movw	r8, #1
    54d4:	e64c      	b.n	5170 <__aeabi_dadd+0x110>
    54d6:	46c0      	nop			; (mov r8, r8)
    54d8:	ff7fffff 	.word	0xff7fffff
    54dc:	0020      	movs	r0, r4
    54de:	4642      	mov	r2, r8
    54e0:	4330      	orrs	r0, r6
    54e2:	2a00      	cmp	r2, #0
    54e4:	d159      	bne.n	559a <__aeabi_dadd+0x53a>
    54e6:	2800      	cmp	r0, #0
    54e8:	d000      	beq.n	54ec <__aeabi_dadd+0x48c>
    54ea:	e096      	b.n	561a <__aeabi_dadd+0x5ba>
    54ec:	000c      	movs	r4, r1
    54ee:	431c      	orrs	r4, r3
    54f0:	2c00      	cmp	r4, #0
    54f2:	d100      	bne.n	54f6 <__aeabi_dadd+0x496>
    54f4:	e0cd      	b.n	5692 <__aeabi_dadd+0x632>
    54f6:	000c      	movs	r4, r1
    54f8:	001e      	movs	r6, r3
    54fa:	465f      	mov	r7, fp
    54fc:	e638      	b.n	5170 <__aeabi_dadd+0x110>
    54fe:	f240 78ff 	movw	r8, #2047	; 0x7ff
    5502:	2400      	movs	r4, #0
    5504:	2600      	movs	r6, #0
    5506:	e678      	b.n	51fa <__aeabi_dadd+0x19a>
    5508:	0018      	movs	r0, r3
    550a:	000a      	movs	r2, r1
    550c:	3820      	subs	r0, #32
    550e:	40c2      	lsrs	r2, r0
    5510:	0010      	movs	r0, r2
    5512:	2b20      	cmp	r3, #32
    5514:	d100      	bne.n	5518 <__aeabi_dadd+0x4b8>
    5516:	e0ba      	b.n	568e <__aeabi_dadd+0x62e>
    5518:	f240 0c40 	movw	ip, #64	; 0x40
    551c:	4662      	mov	r2, ip
    551e:	1ad3      	subs	r3, r2, r3
    5520:	4099      	lsls	r1, r3
    5522:	4652      	mov	r2, sl
    5524:	430a      	orrs	r2, r1
    5526:	1e51      	subs	r1, r2, #1
    5528:	418a      	sbcs	r2, r1
    552a:	2100      	movs	r1, #0
    552c:	4302      	orrs	r2, r0
    552e:	e682      	b.n	5236 <__aeabi_dadd+0x1d6>
    5530:	4642      	mov	r2, r8
    5532:	2a00      	cmp	r2, #0
    5534:	d147      	bne.n	55c6 <__aeabi_dadd+0x566>
    5536:	0022      	movs	r2, r4
    5538:	4332      	orrs	r2, r6
    553a:	2a00      	cmp	r2, #0
    553c:	d100      	bne.n	5540 <__aeabi_dadd+0x4e0>
    553e:	e0bd      	b.n	56bc <__aeabi_dadd+0x65c>
    5540:	43db      	mvns	r3, r3
    5542:	469b      	mov	fp, r3
    5544:	b30b      	cbz	r3, 558a <__aeabi_dadd+0x52a>
    5546:	f240 7cff 	movw	ip, #2047	; 0x7ff
    554a:	4560      	cmp	r0, ip
    554c:	d09c      	beq.n	5488 <__aeabi_dadd+0x428>
    554e:	465b      	mov	r3, fp
    5550:	2b38      	cmp	r3, #56	; 0x38
    5552:	dd00      	ble.n	5556 <__aeabi_dadd+0x4f6>
    5554:	e0bd      	b.n	56d2 <__aeabi_dadd+0x672>
    5556:	2b1f      	cmp	r3, #31
    5558:	dd00      	ble.n	555c <__aeabi_dadd+0x4fc>
    555a:	e0c2      	b.n	56e2 <__aeabi_dadd+0x682>
    555c:	f240 0820 	movw	r8, #32
    5560:	4642      	mov	r2, r8
    5562:	1ad2      	subs	r2, r2, r3
    5564:	4690      	mov	r8, r2
    5566:	0022      	movs	r2, r4
    5568:	4643      	mov	r3, r8
    556a:	409a      	lsls	r2, r3
    556c:	465b      	mov	r3, fp
    556e:	4694      	mov	ip, r2
    5570:	0032      	movs	r2, r6
    5572:	40da      	lsrs	r2, r3
    5574:	4691      	mov	r9, r2
    5576:	4662      	mov	r2, ip
    5578:	464b      	mov	r3, r9
    557a:	431a      	orrs	r2, r3
    557c:	4643      	mov	r3, r8
    557e:	409e      	lsls	r6, r3
    5580:	1e73      	subs	r3, r6, #1
    5582:	419e      	sbcs	r6, r3
    5584:	465b      	mov	r3, fp
    5586:	40dc      	lsrs	r4, r3
    5588:	4316      	orrs	r6, r2
    558a:	4456      	add	r6, sl
    558c:	4556      	cmp	r6, sl
    558e:	4192      	sbcs	r2, r2
    5590:	1864      	adds	r4, r4, r1
    5592:	4252      	negs	r2, r2
    5594:	18a4      	adds	r4, r4, r2
    5596:	4680      	mov	r8, r0
    5598:	e654      	b.n	5244 <__aeabi_dadd+0x1e4>
    559a:	b9f8      	cbnz	r0, 55dc <__aeabi_dadd+0x57c>
    559c:	0008      	movs	r0, r1
    559e:	4318      	orrs	r0, r3
    55a0:	2800      	cmp	r0, #0
    55a2:	d100      	bne.n	55a6 <__aeabi_dadd+0x546>
    55a4:	e08e      	b.n	56c4 <__aeabi_dadd+0x664>
    55a6:	000c      	movs	r4, r1
    55a8:	001e      	movs	r6, r3
    55aa:	465f      	mov	r7, fp
    55ac:	f240 78ff 	movw	r8, #2047	; 0x7ff
    55b0:	e5de      	b.n	5170 <__aeabi_dadd+0x110>
    55b2:	000c      	movs	r4, r1
    55b4:	001e      	movs	r6, r3
    55b6:	4680      	mov	r8, r0
    55b8:	465f      	mov	r7, fp
    55ba:	e5d9      	b.n	5170 <__aeabi_dadd+0x110>
    55bc:	4326      	orrs	r6, r4
    55be:	1e74      	subs	r4, r6, #1
    55c0:	41a6      	sbcs	r6, r4
    55c2:	2400      	movs	r4, #0
    55c4:	e71c      	b.n	5400 <__aeabi_dadd+0x3a0>
    55c6:	f240 7cff 	movw	ip, #2047	; 0x7ff
    55ca:	4560      	cmp	r0, ip
    55cc:	d100      	bne.n	55d0 <__aeabi_dadd+0x570>
    55ce:	e75b      	b.n	5488 <__aeabi_dadd+0x428>
    55d0:	2280      	movs	r2, #128	; 0x80
    55d2:	425b      	negs	r3, r3
    55d4:	0412      	lsls	r2, r2, #16
    55d6:	469b      	mov	fp, r3
    55d8:	4314      	orrs	r4, r2
    55da:	e7b8      	b.n	554e <__aeabi_dadd+0x4ee>
    55dc:	0008      	movs	r0, r1
    55de:	4318      	orrs	r0, r3
    55e0:	f240 78ff 	movw	r8, #2047	; 0x7ff
    55e4:	2800      	cmp	r0, #0
    55e6:	d100      	bne.n	55ea <__aeabi_dadd+0x58a>
    55e8:	e5c2      	b.n	5170 <__aeabi_dadd+0x110>
    55ea:	08f0      	lsrs	r0, r6, #3
    55ec:	0766      	lsls	r6, r4, #29
    55ee:	4306      	orrs	r6, r0
    55f0:	2080      	movs	r0, #128	; 0x80
    55f2:	08e4      	lsrs	r4, r4, #3
    55f4:	0300      	lsls	r0, r0, #12
    55f6:	4204      	tst	r4, r0
    55f8:	d008      	beq.n	560c <__aeabi_dadd+0x5ac>
    55fa:	08cd      	lsrs	r5, r1, #3
    55fc:	4205      	tst	r5, r0
    55fe:	d105      	bne.n	560c <__aeabi_dadd+0x5ac>
    5600:	08da      	lsrs	r2, r3, #3
    5602:	0749      	lsls	r1, r1, #29
    5604:	4311      	orrs	r1, r2
    5606:	000e      	movs	r6, r1
    5608:	002c      	movs	r4, r5
    560a:	465f      	mov	r7, fp
    560c:	0f73      	lsrs	r3, r6, #29
    560e:	00e4      	lsls	r4, r4, #3
    5610:	431c      	orrs	r4, r3
    5612:	00f6      	lsls	r6, r6, #3
    5614:	f240 78ff 	movw	r8, #2047	; 0x7ff
    5618:	e5aa      	b.n	5170 <__aeabi_dadd+0x110>
    561a:	0008      	movs	r0, r1
    561c:	4318      	orrs	r0, r3
    561e:	2800      	cmp	r0, #0
    5620:	d100      	bne.n	5624 <__aeabi_dadd+0x5c4>
    5622:	e5a5      	b.n	5170 <__aeabi_dadd+0x110>
    5624:	1af2      	subs	r2, r6, r3
    5626:	4296      	cmp	r6, r2
    5628:	41ad      	sbcs	r5, r5
    562a:	1a60      	subs	r0, r4, r1
    562c:	426d      	negs	r5, r5
    562e:	1b40      	subs	r0, r0, r5
    5630:	4694      	mov	ip, r2
    5632:	0202      	lsls	r2, r0, #8
    5634:	d400      	bmi.n	5638 <__aeabi_dadd+0x5d8>
    5636:	e5d2      	b.n	51de <__aeabi_dadd+0x17e>
    5638:	1b9e      	subs	r6, r3, r6
    563a:	45b2      	cmp	sl, r6
    563c:	4192      	sbcs	r2, r2
    563e:	1b0c      	subs	r4, r1, r4
    5640:	4252      	negs	r2, r2
    5642:	1aa4      	subs	r4, r4, r2
    5644:	465f      	mov	r7, fp
    5646:	e593      	b.n	5170 <__aeabi_dadd+0x110>
    5648:	0023      	movs	r3, r4
    564a:	4333      	orrs	r3, r6
    564c:	2b00      	cmp	r3, #0
    564e:	d100      	bne.n	5652 <__aeabi_dadd+0x5f2>
    5650:	e71a      	b.n	5488 <__aeabi_dadd+0x428>
    5652:	000b      	movs	r3, r1
    5654:	4652      	mov	r2, sl
    5656:	4313      	orrs	r3, r2
    5658:	f240 78ff 	movw	r8, #2047	; 0x7ff
    565c:	2b00      	cmp	r3, #0
    565e:	d100      	bne.n	5662 <__aeabi_dadd+0x602>
    5660:	e586      	b.n	5170 <__aeabi_dadd+0x110>
    5662:	08f0      	lsrs	r0, r6, #3
    5664:	0766      	lsls	r6, r4, #29
    5666:	4306      	orrs	r6, r0
    5668:	2080      	movs	r0, #128	; 0x80
    566a:	08e4      	lsrs	r4, r4, #3
    566c:	0300      	lsls	r0, r0, #12
    566e:	4204      	tst	r4, r0
    5670:	d0cc      	beq.n	560c <__aeabi_dadd+0x5ac>
    5672:	08cb      	lsrs	r3, r1, #3
    5674:	4203      	tst	r3, r0
    5676:	d1c9      	bne.n	560c <__aeabi_dadd+0x5ac>
    5678:	08d2      	lsrs	r2, r2, #3
    567a:	0749      	lsls	r1, r1, #29
    567c:	4311      	orrs	r1, r2
    567e:	000e      	movs	r6, r1
    5680:	001c      	movs	r4, r3
    5682:	e7c3      	b.n	560c <__aeabi_dadd+0x5ac>
    5684:	2600      	movs	r6, #0
    5686:	f240 72ff 	movw	r2, #2047	; 0x7ff
    568a:	2400      	movs	r4, #0
    568c:	e58e      	b.n	51ac <__aeabi_dadd+0x14c>
    568e:	2100      	movs	r1, #0
    5690:	e747      	b.n	5522 <__aeabi_dadd+0x4c2>
    5692:	2500      	movs	r5, #0
    5694:	2600      	movs	r6, #0
    5696:	e5b0      	b.n	51fa <__aeabi_dadd+0x19a>
    5698:	002f      	movs	r7, r5
    569a:	0022      	movs	r2, r4
    569c:	3f20      	subs	r7, #32
    569e:	40fa      	lsrs	r2, r7
    56a0:	0017      	movs	r7, r2
    56a2:	2d20      	cmp	r5, #32
    56a4:	d036      	beq.n	5714 <__aeabi_dadd+0x6b4>
    56a6:	f240 0c40 	movw	ip, #64	; 0x40
    56aa:	4662      	mov	r2, ip
    56ac:	1b55      	subs	r5, r2, r5
    56ae:	40ac      	lsls	r4, r5
    56b0:	4326      	orrs	r6, r4
    56b2:	1e74      	subs	r4, r6, #1
    56b4:	41a6      	sbcs	r6, r4
    56b6:	2400      	movs	r4, #0
    56b8:	433e      	orrs	r6, r7
    56ba:	e6a1      	b.n	5400 <__aeabi_dadd+0x3a0>
    56bc:	000c      	movs	r4, r1
    56be:	4656      	mov	r6, sl
    56c0:	4680      	mov	r8, r0
    56c2:	e555      	b.n	5170 <__aeabi_dadd+0x110>
    56c4:	2480      	movs	r4, #128	; 0x80
    56c6:	2500      	movs	r5, #0
    56c8:	0324      	lsls	r4, r4, #12
    56ca:	f240 78ff 	movw	r8, #2047	; 0x7ff
    56ce:	2600      	movs	r6, #0
    56d0:	e593      	b.n	51fa <__aeabi_dadd+0x19a>
    56d2:	4326      	orrs	r6, r4
    56d4:	1e74      	subs	r4, r6, #1
    56d6:	41a6      	sbcs	r6, r4
    56d8:	2400      	movs	r4, #0
    56da:	e756      	b.n	558a <__aeabi_dadd+0x52a>
    56dc:	000c      	movs	r4, r1
    56de:	4656      	mov	r6, sl
    56e0:	e546      	b.n	5170 <__aeabi_dadd+0x110>
    56e2:	2320      	movs	r3, #32
    56e4:	425b      	negs	r3, r3
    56e6:	469c      	mov	ip, r3
    56e8:	44dc      	add	ip, fp
    56ea:	4663      	mov	r3, ip
    56ec:	0022      	movs	r2, r4
    56ee:	40da      	lsrs	r2, r3
    56f0:	465b      	mov	r3, fp
    56f2:	4694      	mov	ip, r2
    56f4:	2b20      	cmp	r3, #32
    56f6:	d011      	beq.n	571c <__aeabi_dadd+0x6bc>
    56f8:	f240 0840 	movw	r8, #64	; 0x40
    56fc:	465a      	mov	r2, fp
    56fe:	4643      	mov	r3, r8
    5700:	1a9b      	subs	r3, r3, r2
    5702:	409c      	lsls	r4, r3
    5704:	4326      	orrs	r6, r4
    5706:	1e74      	subs	r4, r6, #1
    5708:	41a6      	sbcs	r6, r4
    570a:	4663      	mov	r3, ip
    570c:	4333      	orrs	r3, r6
    570e:	001e      	movs	r6, r3
    5710:	2400      	movs	r4, #0
    5712:	e73a      	b.n	558a <__aeabi_dadd+0x52a>
    5714:	2400      	movs	r4, #0
    5716:	e7cb      	b.n	56b0 <__aeabi_dadd+0x650>
    5718:	0016      	movs	r6, r2
    571a:	e567      	b.n	51ec <__aeabi_dadd+0x18c>
    571c:	2400      	movs	r4, #0
    571e:	e7f1      	b.n	5704 <__aeabi_dadd+0x6a4>

00005720 <__aeabi_ddiv>:
    5720:	b5f0      	push	{r4, r5, r6, r7, lr}
    5722:	4657      	mov	r7, sl
    5724:	4645      	mov	r5, r8
    5726:	46de      	mov	lr, fp
    5728:	464e      	mov	r6, r9
    572a:	b5e0      	push	{r5, r6, r7, lr}
    572c:	004c      	lsls	r4, r1, #1
    572e:	001e      	movs	r6, r3
    5730:	030f      	lsls	r7, r1, #12
    5732:	0fcb      	lsrs	r3, r1, #31
    5734:	0d64      	lsrs	r4, r4, #21
    5736:	b085      	sub	sp, #20
    5738:	4683      	mov	fp, r0
    573a:	4692      	mov	sl, r2
    573c:	0005      	movs	r5, r0
    573e:	0b3f      	lsrs	r7, r7, #12
    5740:	4698      	mov	r8, r3
    5742:	2c00      	cmp	r4, #0
    5744:	d053      	beq.n	57ee <__aeabi_ddiv+0xce>
    5746:	f240 73ff 	movw	r3, #2047	; 0x7ff
    574a:	429c      	cmp	r4, r3
    574c:	d035      	beq.n	57ba <__aeabi_ddiv+0x9a>
    574e:	2380      	movs	r3, #128	; 0x80
    5750:	0f42      	lsrs	r2, r0, #29
    5752:	041b      	lsls	r3, r3, #16
    5754:	00ff      	lsls	r7, r7, #3
    5756:	4313      	orrs	r3, r2
    5758:	433b      	orrs	r3, r7
    575a:	4699      	mov	r9, r3
    575c:	4b71      	ldr	r3, [pc, #452]	; (5924 <__aeabi_ddiv+0x204>)
    575e:	2700      	movs	r7, #0
    5760:	469c      	mov	ip, r3
    5762:	2300      	movs	r3, #0
    5764:	00c5      	lsls	r5, r0, #3
    5766:	4464      	add	r4, ip
    5768:	9302      	str	r3, [sp, #8]
    576a:	0333      	lsls	r3, r6, #12
    576c:	0b1b      	lsrs	r3, r3, #12
    576e:	469b      	mov	fp, r3
    5770:	0073      	lsls	r3, r6, #1
    5772:	0d5b      	lsrs	r3, r3, #21
    5774:	0ff6      	lsrs	r6, r6, #31
    5776:	4650      	mov	r0, sl
    5778:	9601      	str	r6, [sp, #4]
    577a:	2b00      	cmp	r3, #0
    577c:	d063      	beq.n	5846 <__aeabi_ddiv+0x126>
    577e:	f240 72ff 	movw	r2, #2047	; 0x7ff
    5782:	4293      	cmp	r3, r2
    5784:	d055      	beq.n	5832 <__aeabi_ddiv+0x112>
    5786:	465a      	mov	r2, fp
    5788:	00d1      	lsls	r1, r2, #3
    578a:	2280      	movs	r2, #128	; 0x80
    578c:	0f40      	lsrs	r0, r0, #29
    578e:	0412      	lsls	r2, r2, #16
    5790:	4302      	orrs	r2, r0
    5792:	430a      	orrs	r2, r1
    5794:	4963      	ldr	r1, [pc, #396]	; (5924 <__aeabi_ddiv+0x204>)
    5796:	4693      	mov	fp, r2
    5798:	4652      	mov	r2, sl
    579a:	1858      	adds	r0, r3, r1
    579c:	2100      	movs	r1, #0
    579e:	00d2      	lsls	r2, r2, #3
    57a0:	4643      	mov	r3, r8
    57a2:	1a20      	subs	r0, r4, r0
    57a4:	4073      	eors	r3, r6
    57a6:	469c      	mov	ip, r3
    57a8:	9000      	str	r0, [sp, #0]
    57aa:	430f      	orrs	r7, r1
    57ac:	2f0f      	cmp	r7, #15
    57ae:	d900      	bls.n	57b2 <__aeabi_ddiv+0x92>
    57b0:	e0be      	b.n	5930 <__aeabi_ddiv+0x210>
    57b2:	485d      	ldr	r0, [pc, #372]	; (5928 <__aeabi_ddiv+0x208>)
    57b4:	00bf      	lsls	r7, r7, #2
    57b6:	59c0      	ldr	r0, [r0, r7]
    57b8:	4687      	mov	pc, r0
    57ba:	0003      	movs	r3, r0
    57bc:	433b      	orrs	r3, r7
    57be:	4699      	mov	r9, r3
    57c0:	2b00      	cmp	r3, #0
    57c2:	d175      	bne.n	58b0 <__aeabi_ddiv+0x190>
    57c4:	2302      	movs	r3, #2
    57c6:	2500      	movs	r5, #0
    57c8:	2708      	movs	r7, #8
    57ca:	f240 74ff 	movw	r4, #2047	; 0x7ff
    57ce:	9302      	str	r3, [sp, #8]
    57d0:	e7cb      	b.n	576a <__aeabi_ddiv+0x4a>
    57d2:	4643      	mov	r3, r8
    57d4:	46cb      	mov	fp, r9
    57d6:	002a      	movs	r2, r5
    57d8:	9902      	ldr	r1, [sp, #8]
    57da:	9301      	str	r3, [sp, #4]
    57dc:	2902      	cmp	r1, #2
    57de:	d000      	beq.n	57e2 <__aeabi_ddiv+0xc2>
    57e0:	e1bd      	b.n	5b5e <__aeabi_ddiv+0x43e>
    57e2:	9b01      	ldr	r3, [sp, #4]
    57e4:	f240 76ff 	movw	r6, #2047	; 0x7ff
    57e8:	2400      	movs	r4, #0
    57ea:	2500      	movs	r5, #0
    57ec:	e06d      	b.n	58ca <__aeabi_ddiv+0x1aa>
    57ee:	0003      	movs	r3, r0
    57f0:	433b      	orrs	r3, r7
    57f2:	4699      	mov	r9, r3
    57f4:	2b00      	cmp	r3, #0
    57f6:	d055      	beq.n	58a4 <__aeabi_ddiv+0x184>
    57f8:	2f00      	cmp	r7, #0
    57fa:	d100      	bne.n	57fe <__aeabi_ddiv+0xde>
    57fc:	e1c8      	b.n	5b90 <__aeabi_ddiv+0x470>
    57fe:	0038      	movs	r0, r7
    5800:	f001 fad8 	bl	6db4 <__clzsi2>
    5804:	0003      	movs	r3, r0
    5806:	3b0b      	subs	r3, #11
    5808:	2b1c      	cmp	r3, #28
    580a:	dd00      	ble.n	580e <__aeabi_ddiv+0xee>
    580c:	e1b9      	b.n	5b82 <__aeabi_ddiv+0x462>
    580e:	221d      	movs	r2, #29
    5810:	1ad3      	subs	r3, r2, r3
    5812:	465a      	mov	r2, fp
    5814:	0001      	movs	r1, r0
    5816:	40da      	lsrs	r2, r3
    5818:	3908      	subs	r1, #8
    581a:	408f      	lsls	r7, r1
    581c:	0013      	movs	r3, r2
    581e:	465d      	mov	r5, fp
    5820:	433b      	orrs	r3, r7
    5822:	4699      	mov	r9, r3
    5824:	408d      	lsls	r5, r1
    5826:	2300      	movs	r3, #0
    5828:	4c40      	ldr	r4, [pc, #256]	; (592c <__aeabi_ddiv+0x20c>)
    582a:	2700      	movs	r7, #0
    582c:	1a24      	subs	r4, r4, r0
    582e:	9302      	str	r3, [sp, #8]
    5830:	e79b      	b.n	576a <__aeabi_ddiv+0x4a>
    5832:	4652      	mov	r2, sl
    5834:	465b      	mov	r3, fp
    5836:	431a      	orrs	r2, r3
    5838:	bb7a      	cbnz	r2, 589a <__aeabi_ddiv+0x17a>
    583a:	f240 0b00 	movw	fp, #0
    583e:	f240 70ff 	movw	r0, #2047	; 0x7ff
    5842:	2102      	movs	r1, #2
    5844:	e7ac      	b.n	57a0 <__aeabi_ddiv+0x80>
    5846:	465a      	mov	r2, fp
    5848:	4302      	orrs	r2, r0
    584a:	b30a      	cbz	r2, 5890 <__aeabi_ddiv+0x170>
    584c:	465b      	mov	r3, fp
    584e:	2b00      	cmp	r3, #0
    5850:	d100      	bne.n	5854 <__aeabi_ddiv+0x134>
    5852:	e1a8      	b.n	5ba6 <__aeabi_ddiv+0x486>
    5854:	4658      	mov	r0, fp
    5856:	f001 faad 	bl	6db4 <__clzsi2>
    585a:	0003      	movs	r3, r0
    585c:	3b0b      	subs	r3, #11
    585e:	2b1c      	cmp	r3, #28
    5860:	dd00      	ble.n	5864 <__aeabi_ddiv+0x144>
    5862:	e199      	b.n	5b98 <__aeabi_ddiv+0x478>
    5864:	0002      	movs	r2, r0
    5866:	4659      	mov	r1, fp
    5868:	3a08      	subs	r2, #8
    586a:	4091      	lsls	r1, r2
    586c:	f240 0c1d 	movw	ip, #29
    5870:	468b      	mov	fp, r1
    5872:	4661      	mov	r1, ip
    5874:	1acb      	subs	r3, r1, r3
    5876:	4651      	mov	r1, sl
    5878:	40d9      	lsrs	r1, r3
    587a:	000b      	movs	r3, r1
    587c:	4659      	mov	r1, fp
    587e:	430b      	orrs	r3, r1
    5880:	469b      	mov	fp, r3
    5882:	4653      	mov	r3, sl
    5884:	4093      	lsls	r3, r2
    5886:	001a      	movs	r2, r3
    5888:	4b28      	ldr	r3, [pc, #160]	; (592c <__aeabi_ddiv+0x20c>)
    588a:	2100      	movs	r1, #0
    588c:	1a18      	subs	r0, r3, r0
    588e:	e787      	b.n	57a0 <__aeabi_ddiv+0x80>
    5890:	f240 0b00 	movw	fp, #0
    5894:	2000      	movs	r0, #0
    5896:	2101      	movs	r1, #1
    5898:	e782      	b.n	57a0 <__aeabi_ddiv+0x80>
    589a:	4652      	mov	r2, sl
    589c:	f240 70ff 	movw	r0, #2047	; 0x7ff
    58a0:	2103      	movs	r1, #3
    58a2:	e77d      	b.n	57a0 <__aeabi_ddiv+0x80>
    58a4:	2301      	movs	r3, #1
    58a6:	2500      	movs	r5, #0
    58a8:	2704      	movs	r7, #4
    58aa:	2400      	movs	r4, #0
    58ac:	9302      	str	r3, [sp, #8]
    58ae:	e75c      	b.n	576a <__aeabi_ddiv+0x4a>
    58b0:	2303      	movs	r3, #3
    58b2:	46b9      	mov	r9, r7
    58b4:	f240 74ff 	movw	r4, #2047	; 0x7ff
    58b8:	270c      	movs	r7, #12
    58ba:	9302      	str	r3, [sp, #8]
    58bc:	e755      	b.n	576a <__aeabi_ddiv+0x4a>
    58be:	2480      	movs	r4, #128	; 0x80
    58c0:	2300      	movs	r3, #0
    58c2:	2500      	movs	r5, #0
    58c4:	0324      	lsls	r4, r4, #12
    58c6:	f240 76ff 	movw	r6, #2047	; 0x7ff
    58ca:	2100      	movs	r1, #0
    58cc:	0028      	movs	r0, r5
    58ce:	f64f 75ff 	movw	r5, #65535	; 0xffff
    58d2:	0324      	lsls	r4, r4, #12
    58d4:	0b22      	lsrs	r2, r4, #12
    58d6:	0d0c      	lsrs	r4, r1, #20
    58d8:	0524      	lsls	r4, r4, #20
    58da:	4314      	orrs	r4, r2
    58dc:	f2c8 050f 	movt	r5, #32783	; 0x800f
    58e0:	0532      	lsls	r2, r6, #20
    58e2:	402c      	ands	r4, r5
    58e4:	4322      	orrs	r2, r4
    58e6:	0052      	lsls	r2, r2, #1
    58e8:	07db      	lsls	r3, r3, #31
    58ea:	0852      	lsrs	r2, r2, #1
    58ec:	431a      	orrs	r2, r3
    58ee:	0011      	movs	r1, r2
    58f0:	b005      	add	sp, #20
    58f2:	bc3c      	pop	{r2, r3, r4, r5}
    58f4:	4690      	mov	r8, r2
    58f6:	4699      	mov	r9, r3
    58f8:	46a2      	mov	sl, r4
    58fa:	46ab      	mov	fp, r5
    58fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    58fe:	2201      	movs	r2, #1
    5900:	4252      	negs	r2, r2
    5902:	2301      	movs	r3, #1
    5904:	1b99      	subs	r1, r3, r6
    5906:	2938      	cmp	r1, #56	; 0x38
    5908:	dc00      	bgt.n	590c <__aeabi_ddiv+0x1ec>
    590a:	e1bc      	b.n	5c86 <__aeabi_ddiv+0x566>
    590c:	4662      	mov	r2, ip
    590e:	4013      	ands	r3, r2
    5910:	2600      	movs	r6, #0
    5912:	2400      	movs	r4, #0
    5914:	2500      	movs	r5, #0
    5916:	e7d8      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5918:	f240 76ff 	movw	r6, #2047	; 0x7ff
    591c:	2400      	movs	r4, #0
    591e:	2500      	movs	r5, #0
    5920:	e7d3      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5922:	46c0      	nop			; (mov r8, r8)
    5924:	fffffc01 	.word	0xfffffc01
    5928:	0000724c 	.word	0x0000724c
    592c:	fffffc0d 	.word	0xfffffc0d
    5930:	45d9      	cmp	r9, fp
    5932:	d900      	bls.n	5936 <__aeabi_ddiv+0x216>
    5934:	e13e      	b.n	5bb4 <__aeabi_ddiv+0x494>
    5936:	d100      	bne.n	593a <__aeabi_ddiv+0x21a>
    5938:	e139      	b.n	5bae <__aeabi_ddiv+0x48e>
    593a:	9b00      	ldr	r3, [sp, #0]
    593c:	002f      	movs	r7, r5
    593e:	3b01      	subs	r3, #1
    5940:	9300      	str	r3, [sp, #0]
    5942:	2500      	movs	r5, #0
    5944:	464b      	mov	r3, r9
    5946:	4659      	mov	r1, fp
    5948:	0e10      	lsrs	r0, r2, #24
    594a:	0209      	lsls	r1, r1, #8
    594c:	4301      	orrs	r1, r0
    594e:	0c08      	lsrs	r0, r1, #16
    5950:	0216      	lsls	r6, r2, #8
    5952:	f64f 72ff 	movw	r2, #65535	; 0xffff
    5956:	fbb3 f8f0 	udiv	r8, r3, r0
    595a:	400a      	ands	r2, r1
    595c:	0014      	movs	r4, r2
    595e:	9201      	str	r2, [sp, #4]
    5960:	4642      	mov	r2, r8
    5962:	4362      	muls	r2, r4
    5964:	4644      	mov	r4, r8
    5966:	4344      	muls	r4, r0
    5968:	1b1b      	subs	r3, r3, r4
    596a:	041b      	lsls	r3, r3, #16
    596c:	4699      	mov	r9, r3
    596e:	464c      	mov	r4, r9
    5970:	0c3b      	lsrs	r3, r7, #16
    5972:	4323      	orrs	r3, r4
    5974:	429a      	cmp	r2, r3
    5976:	d90f      	bls.n	5998 <__aeabi_ddiv+0x278>
    5978:	2401      	movs	r4, #1
    597a:	4264      	negs	r4, r4
    597c:	4444      	add	r4, r8
    597e:	185b      	adds	r3, r3, r1
    5980:	46a1      	mov	r9, r4
    5982:	4299      	cmp	r1, r3
    5984:	d900      	bls.n	5988 <__aeabi_ddiv+0x268>
    5986:	e13d      	b.n	5c04 <__aeabi_ddiv+0x4e4>
    5988:	429a      	cmp	r2, r3
    598a:	d800      	bhi.n	598e <__aeabi_ddiv+0x26e>
    598c:	e13a      	b.n	5c04 <__aeabi_ddiv+0x4e4>
    598e:	2402      	movs	r4, #2
    5990:	4264      	negs	r4, r4
    5992:	46a1      	mov	r9, r4
    5994:	185b      	adds	r3, r3, r1
    5996:	44c8      	add	r8, r9
    5998:	1a9b      	subs	r3, r3, r2
    599a:	fbb3 fbf0 	udiv	fp, r3, r0
    599e:	465a      	mov	r2, fp
    59a0:	9c01      	ldr	r4, [sp, #4]
    59a2:	f64f 7aff 	movw	sl, #65535	; 0xffff
    59a6:	4362      	muls	r2, r4
    59a8:	465c      	mov	r4, fp
    59aa:	4344      	muls	r4, r0
    59ac:	1b1b      	subs	r3, r3, r4
    59ae:	4654      	mov	r4, sl
    59b0:	041b      	lsls	r3, r3, #16
    59b2:	403c      	ands	r4, r7
    59b4:	4323      	orrs	r3, r4
    59b6:	429a      	cmp	r2, r3
    59b8:	d90d      	bls.n	59d6 <__aeabi_ddiv+0x2b6>
    59ba:	465c      	mov	r4, fp
    59bc:	185b      	adds	r3, r3, r1
    59be:	1e67      	subs	r7, r4, #1
    59c0:	4299      	cmp	r1, r3
    59c2:	d900      	bls.n	59c6 <__aeabi_ddiv+0x2a6>
    59c4:	e120      	b.n	5c08 <__aeabi_ddiv+0x4e8>
    59c6:	429a      	cmp	r2, r3
    59c8:	d800      	bhi.n	59cc <__aeabi_ddiv+0x2ac>
    59ca:	e11d      	b.n	5c08 <__aeabi_ddiv+0x4e8>
    59cc:	2402      	movs	r4, #2
    59ce:	4264      	negs	r4, r4
    59d0:	46a1      	mov	r9, r4
    59d2:	185b      	adds	r3, r3, r1
    59d4:	44cb      	add	fp, r9
    59d6:	1a9a      	subs	r2, r3, r2
    59d8:	4643      	mov	r3, r8
    59da:	465c      	mov	r4, fp
    59dc:	f64f 78ff 	movw	r8, #65535	; 0xffff
    59e0:	041b      	lsls	r3, r3, #16
    59e2:	431c      	orrs	r4, r3
    59e4:	0c33      	lsrs	r3, r6, #16
    59e6:	469a      	mov	sl, r3
    59e8:	4643      	mov	r3, r8
    59ea:	0c27      	lsrs	r7, r4, #16
    59ec:	4023      	ands	r3, r4
    59ee:	46a3      	mov	fp, r4
    59f0:	4644      	mov	r4, r8
    59f2:	4034      	ands	r4, r6
    59f4:	9403      	str	r4, [sp, #12]
    59f6:	435c      	muls	r4, r3
    59f8:	9402      	str	r4, [sp, #8]
    59fa:	9c03      	ldr	r4, [sp, #12]
    59fc:	437c      	muls	r4, r7
    59fe:	46a1      	mov	r9, r4
    5a00:	4654      	mov	r4, sl
    5a02:	4363      	muls	r3, r4
    5a04:	4367      	muls	r7, r4
    5a06:	9c02      	ldr	r4, [sp, #8]
    5a08:	444b      	add	r3, r9
    5a0a:	0c24      	lsrs	r4, r4, #16
    5a0c:	46a0      	mov	r8, r4
    5a0e:	4443      	add	r3, r8
    5a10:	4599      	cmp	r9, r3
    5a12:	d903      	bls.n	5a1c <__aeabi_ddiv+0x2fc>
    5a14:	2480      	movs	r4, #128	; 0x80
    5a16:	0264      	lsls	r4, r4, #9
    5a18:	46a0      	mov	r8, r4
    5a1a:	4447      	add	r7, r8
    5a1c:	0c1c      	lsrs	r4, r3, #16
    5a1e:	46a1      	mov	r9, r4
    5a20:	44b9      	add	r9, r7
    5a22:	f64f 77ff 	movw	r7, #65535	; 0xffff
    5a26:	9c02      	ldr	r4, [sp, #8]
    5a28:	041b      	lsls	r3, r3, #16
    5a2a:	4027      	ands	r7, r4
    5a2c:	19db      	adds	r3, r3, r7
    5a2e:	454a      	cmp	r2, r9
    5a30:	d200      	bcs.n	5a34 <__aeabi_ddiv+0x314>
    5a32:	e0cb      	b.n	5bcc <__aeabi_ddiv+0x4ac>
    5a34:	d100      	bne.n	5a38 <__aeabi_ddiv+0x318>
    5a36:	e0c5      	b.n	5bc4 <__aeabi_ddiv+0x4a4>
    5a38:	464c      	mov	r4, r9
    5a3a:	1b17      	subs	r7, r2, r4
    5a3c:	1aeb      	subs	r3, r5, r3
    5a3e:	429d      	cmp	r5, r3
    5a40:	41ad      	sbcs	r5, r5
    5a42:	426d      	negs	r5, r5
    5a44:	1b7f      	subs	r7, r7, r5
    5a46:	42b9      	cmp	r1, r7
    5a48:	d100      	bne.n	5a4c <__aeabi_ddiv+0x32c>
    5a4a:	e107      	b.n	5c5c <__aeabi_ddiv+0x53c>
    5a4c:	fbb7 f2f0 	udiv	r2, r7, r0
    5a50:	0004      	movs	r4, r0
    5a52:	9d01      	ldr	r5, [sp, #4]
    5a54:	4354      	muls	r4, r2
    5a56:	4355      	muls	r5, r2
    5a58:	1b3f      	subs	r7, r7, r4
    5a5a:	043f      	lsls	r7, r7, #16
    5a5c:	0c1c      	lsrs	r4, r3, #16
    5a5e:	4327      	orrs	r7, r4
    5a60:	42bd      	cmp	r5, r7
    5a62:	d90a      	bls.n	5a7a <__aeabi_ddiv+0x35a>
    5a64:	1e54      	subs	r4, r2, #1
    5a66:	187f      	adds	r7, r7, r1
    5a68:	46a0      	mov	r8, r4
    5a6a:	42b9      	cmp	r1, r7
    5a6c:	d900      	bls.n	5a70 <__aeabi_ddiv+0x350>
    5a6e:	e0ff      	b.n	5c70 <__aeabi_ddiv+0x550>
    5a70:	42bd      	cmp	r5, r7
    5a72:	d800      	bhi.n	5a76 <__aeabi_ddiv+0x356>
    5a74:	e0fc      	b.n	5c70 <__aeabi_ddiv+0x550>
    5a76:	3a02      	subs	r2, #2
    5a78:	187f      	adds	r7, r7, r1
    5a7a:	1b7f      	subs	r7, r7, r5
    5a7c:	fbb7 f5f0 	udiv	r5, r7, r0
    5a80:	4368      	muls	r0, r5
    5a82:	1a3f      	subs	r7, r7, r0
    5a84:	f64f 70ff 	movw	r0, #65535	; 0xffff
    5a88:	9c01      	ldr	r4, [sp, #4]
    5a8a:	043f      	lsls	r7, r7, #16
    5a8c:	436c      	muls	r4, r5
    5a8e:	4003      	ands	r3, r0
    5a90:	46a0      	mov	r8, r4
    5a92:	433b      	orrs	r3, r7
    5a94:	429c      	cmp	r4, r3
    5a96:	d909      	bls.n	5aac <__aeabi_ddiv+0x38c>
    5a98:	185b      	adds	r3, r3, r1
    5a9a:	1e68      	subs	r0, r5, #1
    5a9c:	4299      	cmp	r1, r3
    5a9e:	d900      	bls.n	5aa2 <__aeabi_ddiv+0x382>
    5aa0:	e0e8      	b.n	5c74 <__aeabi_ddiv+0x554>
    5aa2:	429c      	cmp	r4, r3
    5aa4:	d800      	bhi.n	5aa8 <__aeabi_ddiv+0x388>
    5aa6:	e0e5      	b.n	5c74 <__aeabi_ddiv+0x554>
    5aa8:	3d02      	subs	r5, #2
    5aaa:	185b      	adds	r3, r3, r1
    5aac:	4640      	mov	r0, r8
    5aae:	0412      	lsls	r2, r2, #16
    5ab0:	432a      	orrs	r2, r5
    5ab2:	9c03      	ldr	r4, [sp, #12]
    5ab4:	0c15      	lsrs	r5, r2, #16
    5ab6:	1a1b      	subs	r3, r3, r0
    5ab8:	f64f 70ff 	movw	r0, #65535	; 0xffff
    5abc:	0027      	movs	r7, r4
    5abe:	436c      	muls	r4, r5
    5ac0:	46a0      	mov	r8, r4
    5ac2:	4654      	mov	r4, sl
    5ac4:	4010      	ands	r0, r2
    5ac6:	4347      	muls	r7, r0
    5ac8:	4365      	muls	r5, r4
    5aca:	4360      	muls	r0, r4
    5acc:	0c3c      	lsrs	r4, r7, #16
    5ace:	46a1      	mov	r9, r4
    5ad0:	4440      	add	r0, r8
    5ad2:	4448      	add	r0, r9
    5ad4:	4580      	cmp	r8, r0
    5ad6:	d903      	bls.n	5ae0 <__aeabi_ddiv+0x3c0>
    5ad8:	2480      	movs	r4, #128	; 0x80
    5ada:	0264      	lsls	r4, r4, #9
    5adc:	46a0      	mov	r8, r4
    5ade:	4445      	add	r5, r8
    5ae0:	0c04      	lsrs	r4, r0, #16
    5ae2:	46a0      	mov	r8, r4
    5ae4:	4445      	add	r5, r8
    5ae6:	f64f 78ff 	movw	r8, #65535	; 0xffff
    5aea:	4644      	mov	r4, r8
    5aec:	0400      	lsls	r0, r0, #16
    5aee:	403c      	ands	r4, r7
    5af0:	1900      	adds	r0, r0, r4
    5af2:	42ab      	cmp	r3, r5
    5af4:	d200      	bcs.n	5af8 <__aeabi_ddiv+0x3d8>
    5af6:	e099      	b.n	5c2c <__aeabi_ddiv+0x50c>
    5af8:	d100      	bne.n	5afc <__aeabi_ddiv+0x3dc>
    5afa:	e094      	b.n	5c26 <__aeabi_ddiv+0x506>
    5afc:	2301      	movs	r3, #1
    5afe:	431a      	orrs	r2, r3
    5b00:	f240 33ff 	movw	r3, #1023	; 0x3ff
    5b04:	9900      	ldr	r1, [sp, #0]
    5b06:	18ce      	adds	r6, r1, r3
    5b08:	2e00      	cmp	r6, #0
    5b0a:	dc00      	bgt.n	5b0e <__aeabi_ddiv+0x3ee>
    5b0c:	e6f9      	b.n	5902 <__aeabi_ddiv+0x1e2>
    5b0e:	0753      	lsls	r3, r2, #29
    5b10:	d000      	beq.n	5b14 <__aeabi_ddiv+0x3f4>
    5b12:	e097      	b.n	5c44 <__aeabi_ddiv+0x524>
    5b14:	465b      	mov	r3, fp
    5b16:	01db      	lsls	r3, r3, #7
    5b18:	d507      	bpl.n	5b2a <__aeabi_ddiv+0x40a>
    5b1a:	4659      	mov	r1, fp
    5b1c:	4b93      	ldr	r3, [pc, #588]	; (5d6c <__aeabi_ddiv+0x64c>)
    5b1e:	4019      	ands	r1, r3
    5b20:	f240 4300 	movw	r3, #1024	; 0x400
    5b24:	468b      	mov	fp, r1
    5b26:	9900      	ldr	r1, [sp, #0]
    5b28:	18ce      	adds	r6, r1, r3
    5b2a:	f240 73fe 	movw	r3, #2046	; 0x7fe
    5b2e:	429e      	cmp	r6, r3
    5b30:	dd6c      	ble.n	5c0c <__aeabi_ddiv+0x4ec>
    5b32:	2301      	movs	r3, #1
    5b34:	4662      	mov	r2, ip
    5b36:	f240 76ff 	movw	r6, #2047	; 0x7ff
    5b3a:	4013      	ands	r3, r2
    5b3c:	2400      	movs	r4, #0
    5b3e:	2500      	movs	r5, #0
    5b40:	e6c3      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5b42:	2480      	movs	r4, #128	; 0x80
    5b44:	464b      	mov	r3, r9
    5b46:	0324      	lsls	r4, r4, #12
    5b48:	4223      	tst	r3, r4
    5b4a:	d015      	beq.n	5b78 <__aeabi_ddiv+0x458>
    5b4c:	465b      	mov	r3, fp
    5b4e:	4223      	tst	r3, r4
    5b50:	d111      	bne.n	5b76 <__aeabi_ddiv+0x456>
    5b52:	431c      	orrs	r4, r3
    5b54:	0324      	lsls	r4, r4, #12
    5b56:	0b24      	lsrs	r4, r4, #12
    5b58:	0033      	movs	r3, r6
    5b5a:	0015      	movs	r5, r2
    5b5c:	e6b3      	b.n	58c6 <__aeabi_ddiv+0x1a6>
    5b5e:	2903      	cmp	r1, #3
    5b60:	d100      	bne.n	5b64 <__aeabi_ddiv+0x444>
    5b62:	e0f9      	b.n	5d58 <__aeabi_ddiv+0x638>
    5b64:	9b01      	ldr	r3, [sp, #4]
    5b66:	2901      	cmp	r1, #1
    5b68:	d000      	beq.n	5b6c <__aeabi_ddiv+0x44c>
    5b6a:	e08a      	b.n	5c82 <__aeabi_ddiv+0x562>
    5b6c:	400b      	ands	r3, r1
    5b6e:	2600      	movs	r6, #0
    5b70:	2400      	movs	r4, #0
    5b72:	2500      	movs	r5, #0
    5b74:	e6a9      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5b76:	464b      	mov	r3, r9
    5b78:	431c      	orrs	r4, r3
    5b7a:	0324      	lsls	r4, r4, #12
    5b7c:	0b24      	lsrs	r4, r4, #12
    5b7e:	4643      	mov	r3, r8
    5b80:	e6a1      	b.n	58c6 <__aeabi_ddiv+0x1a6>
    5b82:	0003      	movs	r3, r0
    5b84:	465a      	mov	r2, fp
    5b86:	3b28      	subs	r3, #40	; 0x28
    5b88:	409a      	lsls	r2, r3
    5b8a:	2500      	movs	r5, #0
    5b8c:	4691      	mov	r9, r2
    5b8e:	e64a      	b.n	5826 <__aeabi_ddiv+0x106>
    5b90:	f001 f910 	bl	6db4 <__clzsi2>
    5b94:	3020      	adds	r0, #32
    5b96:	e635      	b.n	5804 <__aeabi_ddiv+0xe4>
    5b98:	0003      	movs	r3, r0
    5b9a:	4652      	mov	r2, sl
    5b9c:	3b28      	subs	r3, #40	; 0x28
    5b9e:	409a      	lsls	r2, r3
    5ba0:	4693      	mov	fp, r2
    5ba2:	2200      	movs	r2, #0
    5ba4:	e670      	b.n	5888 <__aeabi_ddiv+0x168>
    5ba6:	f001 f905 	bl	6db4 <__clzsi2>
    5baa:	3020      	adds	r0, #32
    5bac:	e655      	b.n	585a <__aeabi_ddiv+0x13a>
    5bae:	4295      	cmp	r5, r2
    5bb0:	d200      	bcs.n	5bb4 <__aeabi_ddiv+0x494>
    5bb2:	e6c2      	b.n	593a <__aeabi_ddiv+0x21a>
    5bb4:	4649      	mov	r1, r9
    5bb6:	464b      	mov	r3, r9
    5bb8:	07cf      	lsls	r7, r1, #31
    5bba:	0869      	lsrs	r1, r5, #1
    5bbc:	085b      	lsrs	r3, r3, #1
    5bbe:	430f      	orrs	r7, r1
    5bc0:	07ed      	lsls	r5, r5, #31
    5bc2:	e6c0      	b.n	5946 <__aeabi_ddiv+0x226>
    5bc4:	2700      	movs	r7, #0
    5bc6:	429d      	cmp	r5, r3
    5bc8:	d300      	bcc.n	5bcc <__aeabi_ddiv+0x4ac>
    5bca:	e737      	b.n	5a3c <__aeabi_ddiv+0x31c>
    5bcc:	19ad      	adds	r5, r5, r6
    5bce:	42b5      	cmp	r5, r6
    5bd0:	41bf      	sbcs	r7, r7
    5bd2:	2401      	movs	r4, #1
    5bd4:	427f      	negs	r7, r7
    5bd6:	4264      	negs	r4, r4
    5bd8:	187f      	adds	r7, r7, r1
    5bda:	445c      	add	r4, fp
    5bdc:	18ba      	adds	r2, r7, r2
    5bde:	46a0      	mov	r8, r4
    5be0:	4291      	cmp	r1, r2
    5be2:	d207      	bcs.n	5bf4 <__aeabi_ddiv+0x4d4>
    5be4:	4591      	cmp	r9, r2
    5be6:	d872      	bhi.n	5cce <__aeabi_ddiv+0x5ae>
    5be8:	d100      	bne.n	5bec <__aeabi_ddiv+0x4cc>
    5bea:	e0aa      	b.n	5d42 <__aeabi_ddiv+0x622>
    5bec:	464c      	mov	r4, r9
    5bee:	46c3      	mov	fp, r8
    5bf0:	1b17      	subs	r7, r2, r4
    5bf2:	e723      	b.n	5a3c <__aeabi_ddiv+0x31c>
    5bf4:	4291      	cmp	r1, r2
    5bf6:	d1f9      	bne.n	5bec <__aeabi_ddiv+0x4cc>
    5bf8:	42ae      	cmp	r6, r5
    5bfa:	d9f3      	bls.n	5be4 <__aeabi_ddiv+0x4c4>
    5bfc:	464a      	mov	r2, r9
    5bfe:	46a3      	mov	fp, r4
    5c00:	1a8f      	subs	r7, r1, r2
    5c02:	e71b      	b.n	5a3c <__aeabi_ddiv+0x31c>
    5c04:	46c8      	mov	r8, r9
    5c06:	e6c7      	b.n	5998 <__aeabi_ddiv+0x278>
    5c08:	46bb      	mov	fp, r7
    5c0a:	e6e4      	b.n	59d6 <__aeabi_ddiv+0x2b6>
    5c0c:	465b      	mov	r3, fp
    5c0e:	08d2      	lsrs	r2, r2, #3
    5c10:	075d      	lsls	r5, r3, #29
    5c12:	4315      	orrs	r5, r2
    5c14:	f240 72ff 	movw	r2, #2047	; 0x7ff
    5c18:	025c      	lsls	r4, r3, #9
    5c1a:	4016      	ands	r6, r2
    5c1c:	2301      	movs	r3, #1
    5c1e:	4662      	mov	r2, ip
    5c20:	0b24      	lsrs	r4, r4, #12
    5c22:	4013      	ands	r3, r2
    5c24:	e651      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5c26:	2800      	cmp	r0, #0
    5c28:	d100      	bne.n	5c2c <__aeabi_ddiv+0x50c>
    5c2a:	e769      	b.n	5b00 <__aeabi_ddiv+0x3e0>
    5c2c:	18cb      	adds	r3, r1, r3
    5c2e:	1e57      	subs	r7, r2, #1
    5c30:	4299      	cmp	r1, r3
    5c32:	d921      	bls.n	5c78 <__aeabi_ddiv+0x558>
    5c34:	003a      	movs	r2, r7
    5c36:	42ab      	cmp	r3, r5
    5c38:	d000      	beq.n	5c3c <__aeabi_ddiv+0x51c>
    5c3a:	e75f      	b.n	5afc <__aeabi_ddiv+0x3dc>
    5c3c:	42b0      	cmp	r0, r6
    5c3e:	d000      	beq.n	5c42 <__aeabi_ddiv+0x522>
    5c40:	e75c      	b.n	5afc <__aeabi_ddiv+0x3dc>
    5c42:	e75d      	b.n	5b00 <__aeabi_ddiv+0x3e0>
    5c44:	230f      	movs	r3, #15
    5c46:	4013      	ands	r3, r2
    5c48:	2b04      	cmp	r3, #4
    5c4a:	d100      	bne.n	5c4e <__aeabi_ddiv+0x52e>
    5c4c:	e762      	b.n	5b14 <__aeabi_ddiv+0x3f4>
    5c4e:	0013      	movs	r3, r2
    5c50:	1d1a      	adds	r2, r3, #4
    5c52:	429a      	cmp	r2, r3
    5c54:	419b      	sbcs	r3, r3
    5c56:	425b      	negs	r3, r3
    5c58:	449b      	add	fp, r3
    5c5a:	e75b      	b.n	5b14 <__aeabi_ddiv+0x3f4>
    5c5c:	f240 33ff 	movw	r3, #1023	; 0x3ff
    5c60:	9a00      	ldr	r2, [sp, #0]
    5c62:	18d6      	adds	r6, r2, r3
    5c64:	2e00      	cmp	r6, #0
    5c66:	dc00      	bgt.n	5c6a <__aeabi_ddiv+0x54a>
    5c68:	e649      	b.n	58fe <__aeabi_ddiv+0x1de>
    5c6a:	2301      	movs	r3, #1
    5c6c:	425b      	negs	r3, r3
    5c6e:	e7ef      	b.n	5c50 <__aeabi_ddiv+0x530>
    5c70:	4642      	mov	r2, r8
    5c72:	e702      	b.n	5a7a <__aeabi_ddiv+0x35a>
    5c74:	0005      	movs	r5, r0
    5c76:	e719      	b.n	5aac <__aeabi_ddiv+0x38c>
    5c78:	429d      	cmp	r5, r3
    5c7a:	d835      	bhi.n	5ce8 <__aeabi_ddiv+0x5c8>
    5c7c:	d066      	beq.n	5d4c <__aeabi_ddiv+0x62c>
    5c7e:	003a      	movs	r2, r7
    5c80:	e73c      	b.n	5afc <__aeabi_ddiv+0x3dc>
    5c82:	469c      	mov	ip, r3
    5c84:	e73c      	b.n	5b00 <__aeabi_ddiv+0x3e0>
    5c86:	291f      	cmp	r1, #31
    5c88:	dc37      	bgt.n	5cfa <__aeabi_ddiv+0x5da>
    5c8a:	2320      	movs	r3, #32
    5c8c:	0014      	movs	r4, r2
    5c8e:	4658      	mov	r0, fp
    5c90:	1a5b      	subs	r3, r3, r1
    5c92:	409a      	lsls	r2, r3
    5c94:	4098      	lsls	r0, r3
    5c96:	40cc      	lsrs	r4, r1
    5c98:	1e53      	subs	r3, r2, #1
    5c9a:	419a      	sbcs	r2, r3
    5c9c:	4320      	orrs	r0, r4
    5c9e:	465c      	mov	r4, fp
    5ca0:	4310      	orrs	r0, r2
    5ca2:	40cc      	lsrs	r4, r1
    5ca4:	0743      	lsls	r3, r0, #29
    5ca6:	d009      	beq.n	5cbc <__aeabi_ddiv+0x59c>
    5ca8:	230f      	movs	r3, #15
    5caa:	4003      	ands	r3, r0
    5cac:	2b04      	cmp	r3, #4
    5cae:	d005      	beq.n	5cbc <__aeabi_ddiv+0x59c>
    5cb0:	0002      	movs	r2, r0
    5cb2:	1d10      	adds	r0, r2, #4
    5cb4:	4290      	cmp	r0, r2
    5cb6:	419b      	sbcs	r3, r3
    5cb8:	425b      	negs	r3, r3
    5cba:	18e4      	adds	r4, r4, r3
    5cbc:	0223      	lsls	r3, r4, #8
    5cbe:	d535      	bpl.n	5d2c <__aeabi_ddiv+0x60c>
    5cc0:	2301      	movs	r3, #1
    5cc2:	4662      	mov	r2, ip
    5cc4:	2601      	movs	r6, #1
    5cc6:	4013      	ands	r3, r2
    5cc8:	2400      	movs	r4, #0
    5cca:	2500      	movs	r5, #0
    5ccc:	e5fd      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5cce:	19ad      	adds	r5, r5, r6
    5cd0:	42b5      	cmp	r5, r6
    5cd2:	41bf      	sbcs	r7, r7
    5cd4:	2402      	movs	r4, #2
    5cd6:	427f      	negs	r7, r7
    5cd8:	4264      	negs	r4, r4
    5cda:	187f      	adds	r7, r7, r1
    5cdc:	18bf      	adds	r7, r7, r2
    5cde:	46a0      	mov	r8, r4
    5ce0:	464a      	mov	r2, r9
    5ce2:	44c3      	add	fp, r8
    5ce4:	1abf      	subs	r7, r7, r2
    5ce6:	e6a9      	b.n	5a3c <__aeabi_ddiv+0x31c>
    5ce8:	1e97      	subs	r7, r2, #2
    5cea:	0072      	lsls	r2, r6, #1
    5cec:	42b2      	cmp	r2, r6
    5cee:	41b6      	sbcs	r6, r6
    5cf0:	4276      	negs	r6, r6
    5cf2:	1871      	adds	r1, r6, r1
    5cf4:	185b      	adds	r3, r3, r1
    5cf6:	0016      	movs	r6, r2
    5cf8:	e79c      	b.n	5c34 <__aeabi_ddiv+0x514>
    5cfa:	231f      	movs	r3, #31
    5cfc:	465d      	mov	r5, fp
    5cfe:	425b      	negs	r3, r3
    5d00:	1b9e      	subs	r6, r3, r6
    5d02:	40f5      	lsrs	r5, r6
    5d04:	2920      	cmp	r1, #32
    5d06:	d025      	beq.n	5d54 <__aeabi_ddiv+0x634>
    5d08:	335f      	adds	r3, #95	; 0x5f
    5d0a:	1a59      	subs	r1, r3, r1
    5d0c:	465b      	mov	r3, fp
    5d0e:	408b      	lsls	r3, r1
    5d10:	431a      	orrs	r2, r3
    5d12:	1e53      	subs	r3, r2, #1
    5d14:	419a      	sbcs	r2, r3
    5d16:	432a      	orrs	r2, r5
    5d18:	2507      	movs	r5, #7
    5d1a:	4015      	ands	r5, r2
    5d1c:	2400      	movs	r4, #0
    5d1e:	b14d      	cbz	r5, 5d34 <__aeabi_ddiv+0x614>
    5d20:	230f      	movs	r3, #15
    5d22:	2400      	movs	r4, #0
    5d24:	4013      	ands	r3, r2
    5d26:	0010      	movs	r0, r2
    5d28:	2b04      	cmp	r3, #4
    5d2a:	d1c2      	bne.n	5cb2 <__aeabi_ddiv+0x592>
    5d2c:	0002      	movs	r2, r0
    5d2e:	0765      	lsls	r5, r4, #29
    5d30:	0264      	lsls	r4, r4, #9
    5d32:	0b24      	lsrs	r4, r4, #12
    5d34:	08d2      	lsrs	r2, r2, #3
    5d36:	4315      	orrs	r5, r2
    5d38:	2301      	movs	r3, #1
    5d3a:	4662      	mov	r2, ip
    5d3c:	2600      	movs	r6, #0
    5d3e:	4013      	ands	r3, r2
    5d40:	e5c3      	b.n	58ca <__aeabi_ddiv+0x1aa>
    5d42:	42ab      	cmp	r3, r5
    5d44:	d8c3      	bhi.n	5cce <__aeabi_ddiv+0x5ae>
    5d46:	46c3      	mov	fp, r8
    5d48:	2700      	movs	r7, #0
    5d4a:	e677      	b.n	5a3c <__aeabi_ddiv+0x31c>
    5d4c:	4286      	cmp	r6, r0
    5d4e:	d3cb      	bcc.n	5ce8 <__aeabi_ddiv+0x5c8>
    5d50:	003a      	movs	r2, r7
    5d52:	e773      	b.n	5c3c <__aeabi_ddiv+0x51c>
    5d54:	2300      	movs	r3, #0
    5d56:	e7db      	b.n	5d10 <__aeabi_ddiv+0x5f0>
    5d58:	2480      	movs	r4, #128	; 0x80
    5d5a:	465b      	mov	r3, fp
    5d5c:	0324      	lsls	r4, r4, #12
    5d5e:	431c      	orrs	r4, r3
    5d60:	0324      	lsls	r4, r4, #12
    5d62:	0b24      	lsrs	r4, r4, #12
    5d64:	9b01      	ldr	r3, [sp, #4]
    5d66:	0015      	movs	r5, r2
    5d68:	e5ad      	b.n	58c6 <__aeabi_ddiv+0x1a6>
    5d6a:	46c0      	nop			; (mov r8, r8)
    5d6c:	feffffff 	.word	0xfeffffff

00005d70 <__eqdf2>:
    5d70:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d72:	464f      	mov	r7, r9
    5d74:	4646      	mov	r6, r8
    5d76:	46d6      	mov	lr, sl
    5d78:	005c      	lsls	r4, r3, #1
    5d7a:	b5c0      	push	{r6, r7, lr}
    5d7c:	031f      	lsls	r7, r3, #12
    5d7e:	0fdb      	lsrs	r3, r3, #31
    5d80:	469a      	mov	sl, r3
    5d82:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5d86:	030e      	lsls	r6, r1, #12
    5d88:	004d      	lsls	r5, r1, #1
    5d8a:	4684      	mov	ip, r0
    5d8c:	4680      	mov	r8, r0
    5d8e:	0b36      	lsrs	r6, r6, #12
    5d90:	0d6d      	lsrs	r5, r5, #21
    5d92:	0fc9      	lsrs	r1, r1, #31
    5d94:	4691      	mov	r9, r2
    5d96:	0b3f      	lsrs	r7, r7, #12
    5d98:	0d64      	lsrs	r4, r4, #21
    5d9a:	2001      	movs	r0, #1
    5d9c:	429d      	cmp	r5, r3
    5d9e:	d008      	beq.n	5db2 <__eqdf2+0x42>
    5da0:	429c      	cmp	r4, r3
    5da2:	d001      	beq.n	5da8 <__eqdf2+0x38>
    5da4:	42a5      	cmp	r5, r4
    5da6:	d00d      	beq.n	5dc4 <__eqdf2+0x54>
    5da8:	bc1c      	pop	{r2, r3, r4}
    5daa:	4690      	mov	r8, r2
    5dac:	4699      	mov	r9, r3
    5dae:	46a2      	mov	sl, r4
    5db0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5db2:	4663      	mov	r3, ip
    5db4:	4333      	orrs	r3, r6
    5db6:	2b00      	cmp	r3, #0
    5db8:	d1f6      	bne.n	5da8 <__eqdf2+0x38>
    5dba:	42ac      	cmp	r4, r5
    5dbc:	d1f4      	bne.n	5da8 <__eqdf2+0x38>
    5dbe:	433a      	orrs	r2, r7
    5dc0:	2a00      	cmp	r2, #0
    5dc2:	d1f1      	bne.n	5da8 <__eqdf2+0x38>
    5dc4:	2001      	movs	r0, #1
    5dc6:	42be      	cmp	r6, r7
    5dc8:	d1ee      	bne.n	5da8 <__eqdf2+0x38>
    5dca:	45c8      	cmp	r8, r9
    5dcc:	d1ec      	bne.n	5da8 <__eqdf2+0x38>
    5dce:	4551      	cmp	r1, sl
    5dd0:	d007      	beq.n	5de2 <__eqdf2+0x72>
    5dd2:	2d00      	cmp	r5, #0
    5dd4:	d1e8      	bne.n	5da8 <__eqdf2+0x38>
    5dd6:	4663      	mov	r3, ip
    5dd8:	431e      	orrs	r6, r3
    5dda:	0030      	movs	r0, r6
    5ddc:	1e46      	subs	r6, r0, #1
    5dde:	41b0      	sbcs	r0, r6
    5de0:	e7e2      	b.n	5da8 <__eqdf2+0x38>
    5de2:	2000      	movs	r0, #0
    5de4:	e7e0      	b.n	5da8 <__eqdf2+0x38>
    5de6:	46c0      	nop			; (mov r8, r8)

00005de8 <__gedf2>:
    5de8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5dea:	464e      	mov	r6, r9
    5dec:	4645      	mov	r5, r8
    5dee:	46de      	mov	lr, fp
    5df0:	4657      	mov	r7, sl
    5df2:	f240 79ff 	movw	r9, #2047	; 0x7ff
    5df6:	b5e0      	push	{r5, r6, r7, lr}
    5df8:	031f      	lsls	r7, r3, #12
    5dfa:	0b3d      	lsrs	r5, r7, #12
    5dfc:	030e      	lsls	r6, r1, #12
    5dfe:	004c      	lsls	r4, r1, #1
    5e00:	46ab      	mov	fp, r5
    5e02:	005d      	lsls	r5, r3, #1
    5e04:	4684      	mov	ip, r0
    5e06:	0b36      	lsrs	r6, r6, #12
    5e08:	0d64      	lsrs	r4, r4, #21
    5e0a:	0fc9      	lsrs	r1, r1, #31
    5e0c:	4690      	mov	r8, r2
    5e0e:	0d6d      	lsrs	r5, r5, #21
    5e10:	0fdb      	lsrs	r3, r3, #31
    5e12:	454c      	cmp	r4, r9
    5e14:	d02e      	beq.n	5e74 <__gedf2+0x8c>
    5e16:	f240 79ff 	movw	r9, #2047	; 0x7ff
    5e1a:	454d      	cmp	r5, r9
    5e1c:	d01d      	beq.n	5e5a <__gedf2+0x72>
    5e1e:	b96c      	cbnz	r4, 5e3c <__gedf2+0x54>
    5e20:	4330      	orrs	r0, r6
    5e22:	0007      	movs	r7, r0
    5e24:	4681      	mov	r9, r0
    5e26:	4278      	negs	r0, r7
    5e28:	4178      	adcs	r0, r7
    5e2a:	b2c0      	uxtb	r0, r0
    5e2c:	b9e5      	cbnz	r5, 5e68 <__gedf2+0x80>
    5e2e:	465f      	mov	r7, fp
    5e30:	433a      	orrs	r2, r7
    5e32:	b9ca      	cbnz	r2, 5e68 <__gedf2+0x80>
    5e34:	464b      	mov	r3, r9
    5e36:	2000      	movs	r0, #0
    5e38:	b14b      	cbz	r3, 5e4e <__gedf2+0x66>
    5e3a:	e005      	b.n	5e48 <__gedf2+0x60>
    5e3c:	b915      	cbnz	r5, 5e44 <__gedf2+0x5c>
    5e3e:	4658      	mov	r0, fp
    5e40:	4302      	orrs	r2, r0
    5e42:	b10a      	cbz	r2, 5e48 <__gedf2+0x60>
    5e44:	4299      	cmp	r1, r3
    5e46:	d01a      	beq.n	5e7e <__gedf2+0x96>
    5e48:	4248      	negs	r0, r1
    5e4a:	2101      	movs	r1, #1
    5e4c:	4308      	orrs	r0, r1
    5e4e:	bc3c      	pop	{r2, r3, r4, r5}
    5e50:	4690      	mov	r8, r2
    5e52:	4699      	mov	r9, r3
    5e54:	46a2      	mov	sl, r4
    5e56:	46ab      	mov	fp, r5
    5e58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e5a:	465f      	mov	r7, fp
    5e5c:	4317      	orrs	r7, r2
    5e5e:	2f00      	cmp	r7, #0
    5e60:	d0dd      	beq.n	5e1e <__gedf2+0x36>
    5e62:	2002      	movs	r0, #2
    5e64:	4240      	negs	r0, r0
    5e66:	e7f2      	b.n	5e4e <__gedf2+0x66>
    5e68:	2800      	cmp	r0, #0
    5e6a:	d0eb      	beq.n	5e44 <__gedf2+0x5c>
    5e6c:	2001      	movs	r0, #1
    5e6e:	3b01      	subs	r3, #1
    5e70:	4318      	orrs	r0, r3
    5e72:	e7ec      	b.n	5e4e <__gedf2+0x66>
    5e74:	0037      	movs	r7, r6
    5e76:	4307      	orrs	r7, r0
    5e78:	2f00      	cmp	r7, #0
    5e7a:	d0cc      	beq.n	5e16 <__gedf2+0x2e>
    5e7c:	e7f1      	b.n	5e62 <__gedf2+0x7a>
    5e7e:	42ac      	cmp	r4, r5
    5e80:	dce2      	bgt.n	5e48 <__gedf2+0x60>
    5e82:	da03      	bge.n	5e8c <__gedf2+0xa4>
    5e84:	1e48      	subs	r0, r1, #1
    5e86:	2101      	movs	r1, #1
    5e88:	4308      	orrs	r0, r1
    5e8a:	e7e0      	b.n	5e4e <__gedf2+0x66>
    5e8c:	455e      	cmp	r6, fp
    5e8e:	d8db      	bhi.n	5e48 <__gedf2+0x60>
    5e90:	d006      	beq.n	5ea0 <__gedf2+0xb8>
    5e92:	2000      	movs	r0, #0
    5e94:	455e      	cmp	r6, fp
    5e96:	d2da      	bcs.n	5e4e <__gedf2+0x66>
    5e98:	2301      	movs	r3, #1
    5e9a:	1e48      	subs	r0, r1, #1
    5e9c:	4318      	orrs	r0, r3
    5e9e:	e7d6      	b.n	5e4e <__gedf2+0x66>
    5ea0:	45c4      	cmp	ip, r8
    5ea2:	d8d1      	bhi.n	5e48 <__gedf2+0x60>
    5ea4:	2000      	movs	r0, #0
    5ea6:	45c4      	cmp	ip, r8
    5ea8:	d3f6      	bcc.n	5e98 <__gedf2+0xb0>
    5eaa:	e7d0      	b.n	5e4e <__gedf2+0x66>

00005eac <__ledf2>:
    5eac:	b5f0      	push	{r4, r5, r6, r7, lr}
    5eae:	4657      	mov	r7, sl
    5eb0:	464e      	mov	r6, r9
    5eb2:	4645      	mov	r5, r8
    5eb4:	46de      	mov	lr, fp
    5eb6:	005c      	lsls	r4, r3, #1
    5eb8:	b5e0      	push	{r5, r6, r7, lr}
    5eba:	031f      	lsls	r7, r3, #12
    5ebc:	0fdb      	lsrs	r3, r3, #31
    5ebe:	469a      	mov	sl, r3
    5ec0:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5ec4:	030e      	lsls	r6, r1, #12
    5ec6:	004d      	lsls	r5, r1, #1
    5ec8:	0fc9      	lsrs	r1, r1, #31
    5eca:	4680      	mov	r8, r0
    5ecc:	0b36      	lsrs	r6, r6, #12
    5ece:	0d6d      	lsrs	r5, r5, #21
    5ed0:	468b      	mov	fp, r1
    5ed2:	4691      	mov	r9, r2
    5ed4:	0b3f      	lsrs	r7, r7, #12
    5ed6:	0d64      	lsrs	r4, r4, #21
    5ed8:	429d      	cmp	r5, r3
    5eda:	d023      	beq.n	5f24 <__ledf2+0x78>
    5edc:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5ee0:	429c      	cmp	r4, r3
    5ee2:	d019      	beq.n	5f18 <__ledf2+0x6c>
    5ee4:	b985      	cbnz	r5, 5f08 <__ledf2+0x5c>
    5ee6:	4330      	orrs	r0, r6
    5ee8:	4243      	negs	r3, r0
    5eea:	4143      	adcs	r3, r0
    5eec:	b2db      	uxtb	r3, r3
    5eee:	b1fc      	cbz	r4, 5f30 <__ledf2+0x84>
    5ef0:	b15b      	cbz	r3, 5f0a <__ledf2+0x5e>
    5ef2:	4653      	mov	r3, sl
    5ef4:	2001      	movs	r0, #1
    5ef6:	3b01      	subs	r3, #1
    5ef8:	4303      	orrs	r3, r0
    5efa:	0018      	movs	r0, r3
    5efc:	bc3c      	pop	{r2, r3, r4, r5}
    5efe:	4690      	mov	r8, r2
    5f00:	4699      	mov	r9, r3
    5f02:	46a2      	mov	sl, r4
    5f04:	46ab      	mov	fp, r5
    5f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f08:	b1cc      	cbz	r4, 5f3e <__ledf2+0x92>
    5f0a:	45d3      	cmp	fp, sl
    5f0c:	d01b      	beq.n	5f46 <__ledf2+0x9a>
    5f0e:	465b      	mov	r3, fp
    5f10:	4259      	negs	r1, r3
    5f12:	2301      	movs	r3, #1
    5f14:	430b      	orrs	r3, r1
    5f16:	e7f0      	b.n	5efa <__ledf2+0x4e>
    5f18:	0039      	movs	r1, r7
    5f1a:	4311      	orrs	r1, r2
    5f1c:	2302      	movs	r3, #2
    5f1e:	2900      	cmp	r1, #0
    5f20:	d1eb      	bne.n	5efa <__ledf2+0x4e>
    5f22:	e7df      	b.n	5ee4 <__ledf2+0x38>
    5f24:	0031      	movs	r1, r6
    5f26:	4301      	orrs	r1, r0
    5f28:	2302      	movs	r3, #2
    5f2a:	2900      	cmp	r1, #0
    5f2c:	d1e5      	bne.n	5efa <__ledf2+0x4e>
    5f2e:	e7d5      	b.n	5edc <__ledf2+0x30>
    5f30:	433a      	orrs	r2, r7
    5f32:	2a00      	cmp	r2, #0
    5f34:	d1dc      	bne.n	5ef0 <__ledf2+0x44>
    5f36:	2300      	movs	r3, #0
    5f38:	2800      	cmp	r0, #0
    5f3a:	d0de      	beq.n	5efa <__ledf2+0x4e>
    5f3c:	e7e7      	b.n	5f0e <__ledf2+0x62>
    5f3e:	433a      	orrs	r2, r7
    5f40:	2a00      	cmp	r2, #0
    5f42:	d1e2      	bne.n	5f0a <__ledf2+0x5e>
    5f44:	e7e3      	b.n	5f0e <__ledf2+0x62>
    5f46:	42a5      	cmp	r5, r4
    5f48:	dce1      	bgt.n	5f0e <__ledf2+0x62>
    5f4a:	db05      	blt.n	5f58 <__ledf2+0xac>
    5f4c:	42be      	cmp	r6, r7
    5f4e:	d8de      	bhi.n	5f0e <__ledf2+0x62>
    5f50:	d007      	beq.n	5f62 <__ledf2+0xb6>
    5f52:	2300      	movs	r3, #0
    5f54:	42be      	cmp	r6, r7
    5f56:	d2d0      	bcs.n	5efa <__ledf2+0x4e>
    5f58:	4659      	mov	r1, fp
    5f5a:	2301      	movs	r3, #1
    5f5c:	3901      	subs	r1, #1
    5f5e:	430b      	orrs	r3, r1
    5f60:	e7cb      	b.n	5efa <__ledf2+0x4e>
    5f62:	45c8      	cmp	r8, r9
    5f64:	d8d3      	bhi.n	5f0e <__ledf2+0x62>
    5f66:	2300      	movs	r3, #0
    5f68:	45c8      	cmp	r8, r9
    5f6a:	d3f5      	bcc.n	5f58 <__ledf2+0xac>
    5f6c:	e7c5      	b.n	5efa <__ledf2+0x4e>
    5f6e:	46c0      	nop			; (mov r8, r8)

00005f70 <__aeabi_dmul>:
    5f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f72:	464e      	mov	r6, r9
    5f74:	46de      	mov	lr, fp
    5f76:	4657      	mov	r7, sl
    5f78:	4645      	mov	r5, r8
    5f7a:	b5e0      	push	{r5, r6, r7, lr}
    5f7c:	4699      	mov	r9, r3
    5f7e:	004e      	lsls	r6, r1, #1
    5f80:	030b      	lsls	r3, r1, #12
    5f82:	0b1b      	lsrs	r3, r3, #12
    5f84:	0d76      	lsrs	r6, r6, #21
    5f86:	b087      	sub	sp, #28
    5f88:	0004      	movs	r4, r0
    5f8a:	4692      	mov	sl, r2
    5f8c:	469b      	mov	fp, r3
    5f8e:	0fcd      	lsrs	r5, r1, #31
    5f90:	2e00      	cmp	r6, #0
    5f92:	d100      	bne.n	5f96 <__aeabi_dmul+0x26>
    5f94:	e076      	b.n	6084 <__aeabi_dmul+0x114>
    5f96:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5f9a:	429e      	cmp	r6, r3
    5f9c:	d03a      	beq.n	6014 <__aeabi_dmul+0xa4>
    5f9e:	465b      	mov	r3, fp
    5fa0:	00da      	lsls	r2, r3, #3
    5fa2:	2380      	movs	r3, #128	; 0x80
    5fa4:	0f41      	lsrs	r1, r0, #29
    5fa6:	041b      	lsls	r3, r3, #16
    5fa8:	430b      	orrs	r3, r1
    5faa:	4313      	orrs	r3, r2
    5fac:	469b      	mov	fp, r3
    5fae:	4b71      	ldr	r3, [pc, #452]	; (6174 <__aeabi_dmul+0x204>)
    5fb0:	f240 0800 	movw	r8, #0
    5fb4:	469c      	mov	ip, r3
    5fb6:	2300      	movs	r3, #0
    5fb8:	00c7      	lsls	r7, r0, #3
    5fba:	4466      	add	r6, ip
    5fbc:	9302      	str	r3, [sp, #8]
    5fbe:	464b      	mov	r3, r9
    5fc0:	005a      	lsls	r2, r3, #1
    5fc2:	031c      	lsls	r4, r3, #12
    5fc4:	0d52      	lsrs	r2, r2, #21
    5fc6:	0fdb      	lsrs	r3, r3, #31
    5fc8:	4650      	mov	r0, sl
    5fca:	0b24      	lsrs	r4, r4, #12
    5fcc:	4699      	mov	r9, r3
    5fce:	2a00      	cmp	r2, #0
    5fd0:	d100      	bne.n	5fd4 <__aeabi_dmul+0x64>
    5fd2:	e082      	b.n	60da <__aeabi_dmul+0x16a>
    5fd4:	f240 73ff 	movw	r3, #2047	; 0x7ff
    5fd8:	429a      	cmp	r2, r3
    5fda:	d100      	bne.n	5fde <__aeabi_dmul+0x6e>
    5fdc:	e075      	b.n	60ca <__aeabi_dmul+0x15a>
    5fde:	2380      	movs	r3, #128	; 0x80
    5fe0:	0f41      	lsrs	r1, r0, #29
    5fe2:	041b      	lsls	r3, r3, #16
    5fe4:	430b      	orrs	r3, r1
    5fe6:	4963      	ldr	r1, [pc, #396]	; (6174 <__aeabi_dmul+0x204>)
    5fe8:	00e4      	lsls	r4, r4, #3
    5fea:	431c      	orrs	r4, r3
    5fec:	00c3      	lsls	r3, r0, #3
    5fee:	1850      	adds	r0, r2, r1
    5ff0:	2200      	movs	r2, #0
    5ff2:	4649      	mov	r1, r9
    5ff4:	1836      	adds	r6, r6, r0
    5ff6:	4640      	mov	r0, r8
    5ff8:	4069      	eors	r1, r5
    5ffa:	9100      	str	r1, [sp, #0]
    5ffc:	1c71      	adds	r1, r6, #1
    5ffe:	9101      	str	r1, [sp, #4]
    6000:	4310      	orrs	r0, r2
    6002:	280f      	cmp	r0, #15
    6004:	d900      	bls.n	6008 <__aeabi_dmul+0x98>
    6006:	e0bb      	b.n	6180 <__aeabi_dmul+0x210>
    6008:	0080      	lsls	r0, r0, #2
    600a:	4680      	mov	r8, r0
    600c:	4641      	mov	r1, r8
    600e:	485a      	ldr	r0, [pc, #360]	; (6178 <__aeabi_dmul+0x208>)
    6010:	5841      	ldr	r1, [r0, r1]
    6012:	468f      	mov	pc, r1
    6014:	465f      	mov	r7, fp
    6016:	4307      	orrs	r7, r0
    6018:	2f00      	cmp	r7, #0
    601a:	d000      	beq.n	601e <__aeabi_dmul+0xae>
    601c:	e092      	b.n	6144 <__aeabi_dmul+0x1d4>
    601e:	2302      	movs	r3, #2
    6020:	f240 0b00 	movw	fp, #0
    6024:	f240 0808 	movw	r8, #8
    6028:	f240 76ff 	movw	r6, #2047	; 0x7ff
    602c:	9302      	str	r3, [sp, #8]
    602e:	e7c6      	b.n	5fbe <__aeabi_dmul+0x4e>
    6030:	4649      	mov	r1, r9
    6032:	9100      	str	r1, [sp, #0]
    6034:	2a02      	cmp	r2, #2
    6036:	d06c      	beq.n	6112 <__aeabi_dmul+0x1a2>
    6038:	2a03      	cmp	r2, #3
    603a:	d100      	bne.n	603e <__aeabi_dmul+0xce>
    603c:	e214      	b.n	6468 <__aeabi_dmul+0x4f8>
    603e:	2a01      	cmp	r2, #1
    6040:	d000      	beq.n	6044 <__aeabi_dmul+0xd4>
    6042:	e16c      	b.n	631e <__aeabi_dmul+0x3ae>
    6044:	9900      	ldr	r1, [sp, #0]
    6046:	2400      	movs	r4, #0
    6048:	4011      	ands	r1, r2
    604a:	2700      	movs	r7, #0
    604c:	2200      	movs	r2, #0
    604e:	b2cd      	uxtb	r5, r1
    6050:	2100      	movs	r1, #0
    6052:	0312      	lsls	r2, r2, #12
    6054:	0d0b      	lsrs	r3, r1, #20
    6056:	0b12      	lsrs	r2, r2, #12
    6058:	051b      	lsls	r3, r3, #20
    605a:	4313      	orrs	r3, r2
    605c:	f64f 72ff 	movw	r2, #65535	; 0xffff
    6060:	f2c8 020f 	movt	r2, #32783	; 0x800f
    6064:	4013      	ands	r3, r2
    6066:	0524      	lsls	r4, r4, #20
    6068:	431c      	orrs	r4, r3
    606a:	0064      	lsls	r4, r4, #1
    606c:	07ed      	lsls	r5, r5, #31
    606e:	0864      	lsrs	r4, r4, #1
    6070:	432c      	orrs	r4, r5
    6072:	0038      	movs	r0, r7
    6074:	0021      	movs	r1, r4
    6076:	b007      	add	sp, #28
    6078:	bc3c      	pop	{r2, r3, r4, r5}
    607a:	4690      	mov	r8, r2
    607c:	4699      	mov	r9, r3
    607e:	46a2      	mov	sl, r4
    6080:	46ab      	mov	fp, r5
    6082:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6084:	001f      	movs	r7, r3
    6086:	4307      	orrs	r7, r0
    6088:	2f00      	cmp	r7, #0
    608a:	d053      	beq.n	6134 <__aeabi_dmul+0x1c4>
    608c:	2b00      	cmp	r3, #0
    608e:	d100      	bne.n	6092 <__aeabi_dmul+0x122>
    6090:	e192      	b.n	63b8 <__aeabi_dmul+0x448>
    6092:	0018      	movs	r0, r3
    6094:	f000 fe8e 	bl	6db4 <__clzsi2>
    6098:	0003      	movs	r3, r0
    609a:	3b0b      	subs	r3, #11
    609c:	2b1c      	cmp	r3, #28
    609e:	dd00      	ble.n	60a2 <__aeabi_dmul+0x132>
    60a0:	e184      	b.n	63ac <__aeabi_dmul+0x43c>
    60a2:	221d      	movs	r2, #29
    60a4:	1ad3      	subs	r3, r2, r3
    60a6:	0022      	movs	r2, r4
    60a8:	0001      	movs	r1, r0
    60aa:	465e      	mov	r6, fp
    60ac:	40da      	lsrs	r2, r3
    60ae:	3908      	subs	r1, #8
    60b0:	408e      	lsls	r6, r1
    60b2:	0013      	movs	r3, r2
    60b4:	408c      	lsls	r4, r1
    60b6:	4333      	orrs	r3, r6
    60b8:	469b      	mov	fp, r3
    60ba:	0027      	movs	r7, r4
    60bc:	2300      	movs	r3, #0
    60be:	4e2f      	ldr	r6, [pc, #188]	; (617c <__aeabi_dmul+0x20c>)
    60c0:	f240 0800 	movw	r8, #0
    60c4:	1a36      	subs	r6, r6, r0
    60c6:	9302      	str	r3, [sp, #8]
    60c8:	e779      	b.n	5fbe <__aeabi_dmul+0x4e>
    60ca:	4653      	mov	r3, sl
    60cc:	4323      	orrs	r3, r4
    60ce:	bb63      	cbnz	r3, 612a <__aeabi_dmul+0x1ba>
    60d0:	2400      	movs	r4, #0
    60d2:	f240 70ff 	movw	r0, #2047	; 0x7ff
    60d6:	2202      	movs	r2, #2
    60d8:	e78b      	b.n	5ff2 <__aeabi_dmul+0x82>
    60da:	4653      	mov	r3, sl
    60dc:	4323      	orrs	r3, r4
    60de:	b303      	cbz	r3, 6122 <__aeabi_dmul+0x1b2>
    60e0:	2c00      	cmp	r4, #0
    60e2:	d100      	bne.n	60e6 <__aeabi_dmul+0x176>
    60e4:	e15e      	b.n	63a4 <__aeabi_dmul+0x434>
    60e6:	0020      	movs	r0, r4
    60e8:	f000 fe64 	bl	6db4 <__clzsi2>
    60ec:	0003      	movs	r3, r0
    60ee:	3b0b      	subs	r3, #11
    60f0:	2b1c      	cmp	r3, #28
    60f2:	dd00      	ble.n	60f6 <__aeabi_dmul+0x186>
    60f4:	e150      	b.n	6398 <__aeabi_dmul+0x428>
    60f6:	211d      	movs	r1, #29
    60f8:	1acb      	subs	r3, r1, r3
    60fa:	4651      	mov	r1, sl
    60fc:	0002      	movs	r2, r0
    60fe:	40d9      	lsrs	r1, r3
    6100:	4653      	mov	r3, sl
    6102:	3a08      	subs	r2, #8
    6104:	4094      	lsls	r4, r2
    6106:	4093      	lsls	r3, r2
    6108:	430c      	orrs	r4, r1
    610a:	4a1c      	ldr	r2, [pc, #112]	; (617c <__aeabi_dmul+0x20c>)
    610c:	1a10      	subs	r0, r2, r0
    610e:	2200      	movs	r2, #0
    6110:	e76f      	b.n	5ff2 <__aeabi_dmul+0x82>
    6112:	2501      	movs	r5, #1
    6114:	9b00      	ldr	r3, [sp, #0]
    6116:	f240 74ff 	movw	r4, #2047	; 0x7ff
    611a:	401d      	ands	r5, r3
    611c:	2200      	movs	r2, #0
    611e:	2700      	movs	r7, #0
    6120:	e796      	b.n	6050 <__aeabi_dmul+0xe0>
    6122:	2400      	movs	r4, #0
    6124:	2000      	movs	r0, #0
    6126:	2201      	movs	r2, #1
    6128:	e763      	b.n	5ff2 <__aeabi_dmul+0x82>
    612a:	4653      	mov	r3, sl
    612c:	f240 70ff 	movw	r0, #2047	; 0x7ff
    6130:	2203      	movs	r2, #3
    6132:	e75e      	b.n	5ff2 <__aeabi_dmul+0x82>
    6134:	2301      	movs	r3, #1
    6136:	f240 0b00 	movw	fp, #0
    613a:	f240 0804 	movw	r8, #4
    613e:	2600      	movs	r6, #0
    6140:	9302      	str	r3, [sp, #8]
    6142:	e73c      	b.n	5fbe <__aeabi_dmul+0x4e>
    6144:	2303      	movs	r3, #3
    6146:	0007      	movs	r7, r0
    6148:	f240 080c 	movw	r8, #12
    614c:	f240 76ff 	movw	r6, #2047	; 0x7ff
    6150:	9302      	str	r3, [sp, #8]
    6152:	e734      	b.n	5fbe <__aeabi_dmul+0x4e>
    6154:	2280      	movs	r2, #128	; 0x80
    6156:	2500      	movs	r5, #0
    6158:	2700      	movs	r7, #0
    615a:	0312      	lsls	r2, r2, #12
    615c:	f240 74ff 	movw	r4, #2047	; 0x7ff
    6160:	e776      	b.n	6050 <__aeabi_dmul+0xe0>
    6162:	465c      	mov	r4, fp
    6164:	003b      	movs	r3, r7
    6166:	9a02      	ldr	r2, [sp, #8]
    6168:	e764      	b.n	6034 <__aeabi_dmul+0xc4>
    616a:	465c      	mov	r4, fp
    616c:	003b      	movs	r3, r7
    616e:	9500      	str	r5, [sp, #0]
    6170:	9a02      	ldr	r2, [sp, #8]
    6172:	e75f      	b.n	6034 <__aeabi_dmul+0xc4>
    6174:	fffffc01 	.word	0xfffffc01
    6178:	0000728c 	.word	0x0000728c
    617c:	fffffc0d 	.word	0xfffffc0d
    6180:	f64f 75ff 	movw	r5, #65535	; 0xffff
    6184:	0c3a      	lsrs	r2, r7, #16
    6186:	4694      	mov	ip, r2
    6188:	0c1a      	lsrs	r2, r3, #16
    618a:	402b      	ands	r3, r5
    618c:	0019      	movs	r1, r3
    618e:	402f      	ands	r7, r5
    6190:	4379      	muls	r1, r7
    6192:	4689      	mov	r9, r1
    6194:	4661      	mov	r1, ip
    6196:	4648      	mov	r0, r9
    6198:	4359      	muls	r1, r3
    619a:	0015      	movs	r5, r2
    619c:	4688      	mov	r8, r1
    619e:	4661      	mov	r1, ip
    61a0:	0c00      	lsrs	r0, r0, #16
    61a2:	4682      	mov	sl, r0
    61a4:	437d      	muls	r5, r7
    61a6:	4351      	muls	r1, r2
    61a8:	4445      	add	r5, r8
    61aa:	4455      	add	r5, sl
    61ac:	9102      	str	r1, [sp, #8]
    61ae:	45a8      	cmp	r8, r5
    61b0:	d904      	bls.n	61bc <__aeabi_dmul+0x24c>
    61b2:	2080      	movs	r0, #128	; 0x80
    61b4:	0240      	lsls	r0, r0, #9
    61b6:	4680      	mov	r8, r0
    61b8:	4441      	add	r1, r8
    61ba:	9102      	str	r1, [sp, #8]
    61bc:	f64f 78ff 	movw	r8, #65535	; 0xffff
    61c0:	0c29      	lsrs	r1, r5, #16
    61c2:	4640      	mov	r0, r8
    61c4:	9103      	str	r1, [sp, #12]
    61c6:	4649      	mov	r1, r9
    61c8:	042d      	lsls	r5, r5, #16
    61ca:	4001      	ands	r1, r0
    61cc:	4689      	mov	r9, r1
    61ce:	0029      	movs	r1, r5
    61d0:	0c25      	lsrs	r5, r4, #16
    61d2:	4449      	add	r1, r9
    61d4:	4004      	ands	r4, r0
    61d6:	9104      	str	r1, [sp, #16]
    61d8:	0021      	movs	r1, r4
    61da:	4379      	muls	r1, r7
    61dc:	4688      	mov	r8, r1
    61de:	4661      	mov	r1, ip
    61e0:	4361      	muls	r1, r4
    61e2:	4689      	mov	r9, r1
    61e4:	4661      	mov	r1, ip
    61e6:	4369      	muls	r1, r5
    61e8:	468c      	mov	ip, r1
    61ea:	4641      	mov	r1, r8
    61ec:	0c09      	lsrs	r1, r1, #16
    61ee:	468a      	mov	sl, r1
    61f0:	436f      	muls	r7, r5
    61f2:	444f      	add	r7, r9
    61f4:	4457      	add	r7, sl
    61f6:	45b9      	cmp	r9, r7
    61f8:	d903      	bls.n	6202 <__aeabi_dmul+0x292>
    61fa:	2180      	movs	r1, #128	; 0x80
    61fc:	0249      	lsls	r1, r1, #9
    61fe:	4689      	mov	r9, r1
    6200:	44cc      	add	ip, r9
    6202:	0c39      	lsrs	r1, r7, #16
    6204:	4461      	add	r1, ip
    6206:	f64f 7cff 	movw	ip, #65535	; 0xffff
    620a:	9105      	str	r1, [sp, #20]
    620c:	4660      	mov	r0, ip
    620e:	4641      	mov	r1, r8
    6210:	4001      	ands	r1, r0
    6212:	4688      	mov	r8, r1
    6214:	9903      	ldr	r1, [sp, #12]
    6216:	043f      	lsls	r7, r7, #16
    6218:	4447      	add	r7, r8
    621a:	4688      	mov	r8, r1
    621c:	44b8      	add	r8, r7
    621e:	4641      	mov	r1, r8
    6220:	9103      	str	r1, [sp, #12]
    6222:	4659      	mov	r1, fp
    6224:	0c09      	lsrs	r1, r1, #16
    6226:	4688      	mov	r8, r1
    6228:	4658      	mov	r0, fp
    622a:	4661      	mov	r1, ip
    622c:	4001      	ands	r1, r0
    622e:	468c      	mov	ip, r1
    6230:	4359      	muls	r1, r3
    6232:	4689      	mov	r9, r1
    6234:	4641      	mov	r1, r8
    6236:	434b      	muls	r3, r1
    6238:	4351      	muls	r1, r2
    623a:	468a      	mov	sl, r1
    623c:	4661      	mov	r1, ip
    623e:	434a      	muls	r2, r1
    6240:	4649      	mov	r1, r9
    6242:	0c09      	lsrs	r1, r1, #16
    6244:	468b      	mov	fp, r1
    6246:	18d2      	adds	r2, r2, r3
    6248:	445a      	add	r2, fp
    624a:	4293      	cmp	r3, r2
    624c:	d903      	bls.n	6256 <__aeabi_dmul+0x2e6>
    624e:	2380      	movs	r3, #128	; 0x80
    6250:	025b      	lsls	r3, r3, #9
    6252:	469b      	mov	fp, r3
    6254:	44da      	add	sl, fp
    6256:	0c13      	lsrs	r3, r2, #16
    6258:	4453      	add	r3, sl
    625a:	f64f 7aff 	movw	sl, #65535	; 0xffff
    625e:	4648      	mov	r0, r9
    6260:	4651      	mov	r1, sl
    6262:	4001      	ands	r1, r0
    6264:	4689      	mov	r9, r1
    6266:	4641      	mov	r1, r8
    6268:	4361      	muls	r1, r4
    626a:	468a      	mov	sl, r1
    626c:	4641      	mov	r1, r8
    626e:	4369      	muls	r1, r5
    6270:	0412      	lsls	r2, r2, #16
    6272:	4491      	add	r9, r2
    6274:	4688      	mov	r8, r1
    6276:	4662      	mov	r2, ip
    6278:	4661      	mov	r1, ip
    627a:	4362      	muls	r2, r4
    627c:	434d      	muls	r5, r1
    627e:	0c14      	lsrs	r4, r2, #16
    6280:	4455      	add	r5, sl
    6282:	1964      	adds	r4, r4, r5
    6284:	45a2      	cmp	sl, r4
    6286:	d903      	bls.n	6290 <__aeabi_dmul+0x320>
    6288:	2180      	movs	r1, #128	; 0x80
    628a:	0249      	lsls	r1, r1, #9
    628c:	468c      	mov	ip, r1
    628e:	44e0      	add	r8, ip
    6290:	9803      	ldr	r0, [sp, #12]
    6292:	9902      	ldr	r1, [sp, #8]
    6294:	4684      	mov	ip, r0
    6296:	4461      	add	r1, ip
    6298:	42b9      	cmp	r1, r7
    629a:	41bf      	sbcs	r7, r7
    629c:	f64f 7cff 	movw	ip, #65535	; 0xffff
    62a0:	000d      	movs	r5, r1
    62a2:	4279      	negs	r1, r7
    62a4:	468a      	mov	sl, r1
    62a6:	9805      	ldr	r0, [sp, #20]
    62a8:	4661      	mov	r1, ip
    62aa:	4684      	mov	ip, r0
    62ac:	0427      	lsls	r7, r4, #16
    62ae:	4011      	ands	r1, r2
    62b0:	187a      	adds	r2, r7, r1
    62b2:	4462      	add	r2, ip
    62b4:	444d      	add	r5, r9
    62b6:	4694      	mov	ip, r2
    62b8:	002f      	movs	r7, r5
    62ba:	454d      	cmp	r5, r9
    62bc:	41ad      	sbcs	r5, r5
    62be:	44d4      	add	ip, sl
    62c0:	426d      	negs	r5, r5
    62c2:	469b      	mov	fp, r3
    62c4:	4282      	cmp	r2, r0
    62c6:	4192      	sbcs	r2, r2
    62c8:	45d4      	cmp	ip, sl
    62ca:	4189      	sbcs	r1, r1
    62cc:	46a9      	mov	r9, r5
    62ce:	44e3      	add	fp, ip
    62d0:	4252      	negs	r2, r2
    62d2:	4249      	negs	r1, r1
    62d4:	44d9      	add	r9, fp
    62d6:	0c24      	lsrs	r4, r4, #16
    62d8:	430a      	orrs	r2, r1
    62da:	1912      	adds	r2, r2, r4
    62dc:	45a9      	cmp	r9, r5
    62de:	41ad      	sbcs	r5, r5
    62e0:	459b      	cmp	fp, r3
    62e2:	41a4      	sbcs	r4, r4
    62e4:	464b      	mov	r3, r9
    62e6:	426d      	negs	r5, r5
    62e8:	4264      	negs	r4, r4
    62ea:	432c      	orrs	r4, r5
    62ec:	1914      	adds	r4, r2, r4
    62ee:	4444      	add	r4, r8
    62f0:	0ddb      	lsrs	r3, r3, #23
    62f2:	0264      	lsls	r4, r4, #9
    62f4:	431c      	orrs	r4, r3
    62f6:	9b04      	ldr	r3, [sp, #16]
    62f8:	027d      	lsls	r5, r7, #9
    62fa:	431d      	orrs	r5, r3
    62fc:	002b      	movs	r3, r5
    62fe:	1e5d      	subs	r5, r3, #1
    6300:	41ab      	sbcs	r3, r5
    6302:	0dff      	lsrs	r7, r7, #23
    6304:	431f      	orrs	r7, r3
    6306:	464b      	mov	r3, r9
    6308:	025b      	lsls	r3, r3, #9
    630a:	433b      	orrs	r3, r7
    630c:	01e2      	lsls	r2, r4, #7
    630e:	d557      	bpl.n	63c0 <__aeabi_dmul+0x450>
    6310:	2701      	movs	r7, #1
    6312:	085a      	lsrs	r2, r3, #1
    6314:	403b      	ands	r3, r7
    6316:	4313      	orrs	r3, r2
    6318:	07e7      	lsls	r7, r4, #31
    631a:	433b      	orrs	r3, r7
    631c:	0864      	lsrs	r4, r4, #1
    631e:	f240 32ff 	movw	r2, #1023	; 0x3ff
    6322:	9901      	ldr	r1, [sp, #4]
    6324:	188e      	adds	r6, r1, r2
    6326:	2e00      	cmp	r6, #0
    6328:	dd4c      	ble.n	63c4 <__aeabi_dmul+0x454>
    632a:	075a      	lsls	r2, r3, #29
    632c:	d009      	beq.n	6342 <__aeabi_dmul+0x3d2>
    632e:	220f      	movs	r2, #15
    6330:	401a      	ands	r2, r3
    6332:	2a04      	cmp	r2, #4
    6334:	d005      	beq.n	6342 <__aeabi_dmul+0x3d2>
    6336:	1d1a      	adds	r2, r3, #4
    6338:	429a      	cmp	r2, r3
    633a:	419b      	sbcs	r3, r3
    633c:	425b      	negs	r3, r3
    633e:	18e4      	adds	r4, r4, r3
    6340:	0013      	movs	r3, r2
    6342:	01e2      	lsls	r2, r4, #7
    6344:	d505      	bpl.n	6352 <__aeabi_dmul+0x3e2>
    6346:	4a4d      	ldr	r2, [pc, #308]	; (647c <__aeabi_dmul+0x50c>)
    6348:	9901      	ldr	r1, [sp, #4]
    634a:	4014      	ands	r4, r2
    634c:	f240 4200 	movw	r2, #1024	; 0x400
    6350:	188e      	adds	r6, r1, r2
    6352:	f240 72fe 	movw	r2, #2046	; 0x7fe
    6356:	4296      	cmp	r6, r2
    6358:	dd00      	ble.n	635c <__aeabi_dmul+0x3ec>
    635a:	e6da      	b.n	6112 <__aeabi_dmul+0x1a2>
    635c:	0767      	lsls	r7, r4, #29
    635e:	0264      	lsls	r4, r4, #9
    6360:	0b22      	lsrs	r2, r4, #12
    6362:	2501      	movs	r5, #1
    6364:	f240 74ff 	movw	r4, #2047	; 0x7ff
    6368:	08db      	lsrs	r3, r3, #3
    636a:	431f      	orrs	r7, r3
    636c:	9b00      	ldr	r3, [sp, #0]
    636e:	4034      	ands	r4, r6
    6370:	401d      	ands	r5, r3
    6372:	e66d      	b.n	6050 <__aeabi_dmul+0xe0>
    6374:	2280      	movs	r2, #128	; 0x80
    6376:	4659      	mov	r1, fp
    6378:	0312      	lsls	r2, r2, #12
    637a:	4211      	tst	r1, r2
    637c:	d007      	beq.n	638e <__aeabi_dmul+0x41e>
    637e:	4214      	tst	r4, r2
    6380:	d105      	bne.n	638e <__aeabi_dmul+0x41e>
    6382:	4322      	orrs	r2, r4
    6384:	0312      	lsls	r2, r2, #12
    6386:	0b12      	lsrs	r2, r2, #12
    6388:	464d      	mov	r5, r9
    638a:	001f      	movs	r7, r3
    638c:	e6e6      	b.n	615c <__aeabi_dmul+0x1ec>
    638e:	465b      	mov	r3, fp
    6390:	431a      	orrs	r2, r3
    6392:	0312      	lsls	r2, r2, #12
    6394:	0b12      	lsrs	r2, r2, #12
    6396:	e6e1      	b.n	615c <__aeabi_dmul+0x1ec>
    6398:	0003      	movs	r3, r0
    639a:	4654      	mov	r4, sl
    639c:	3b28      	subs	r3, #40	; 0x28
    639e:	409c      	lsls	r4, r3
    63a0:	2300      	movs	r3, #0
    63a2:	e6b2      	b.n	610a <__aeabi_dmul+0x19a>
    63a4:	f000 fd06 	bl	6db4 <__clzsi2>
    63a8:	3020      	adds	r0, #32
    63aa:	e69f      	b.n	60ec <__aeabi_dmul+0x17c>
    63ac:	0003      	movs	r3, r0
    63ae:	3b28      	subs	r3, #40	; 0x28
    63b0:	409c      	lsls	r4, r3
    63b2:	2700      	movs	r7, #0
    63b4:	46a3      	mov	fp, r4
    63b6:	e681      	b.n	60bc <__aeabi_dmul+0x14c>
    63b8:	f000 fcfc 	bl	6db4 <__clzsi2>
    63bc:	3020      	adds	r0, #32
    63be:	e66b      	b.n	6098 <__aeabi_dmul+0x128>
    63c0:	9601      	str	r6, [sp, #4]
    63c2:	e7ac      	b.n	631e <__aeabi_dmul+0x3ae>
    63c4:	2501      	movs	r5, #1
    63c6:	1baa      	subs	r2, r5, r6
    63c8:	2a38      	cmp	r2, #56	; 0x38
    63ca:	dd05      	ble.n	63d8 <__aeabi_dmul+0x468>
    63cc:	9b00      	ldr	r3, [sp, #0]
    63ce:	2400      	movs	r4, #0
    63d0:	401d      	ands	r5, r3
    63d2:	2200      	movs	r2, #0
    63d4:	2700      	movs	r7, #0
    63d6:	e63b      	b.n	6050 <__aeabi_dmul+0xe0>
    63d8:	2a1f      	cmp	r2, #31
    63da:	dc20      	bgt.n	641e <__aeabi_dmul+0x4ae>
    63dc:	2520      	movs	r5, #32
    63de:	0020      	movs	r0, r4
    63e0:	1aad      	subs	r5, r5, r2
    63e2:	001e      	movs	r6, r3
    63e4:	40ab      	lsls	r3, r5
    63e6:	40a8      	lsls	r0, r5
    63e8:	40d6      	lsrs	r6, r2
    63ea:	1e5d      	subs	r5, r3, #1
    63ec:	41ab      	sbcs	r3, r5
    63ee:	4330      	orrs	r0, r6
    63f0:	4318      	orrs	r0, r3
    63f2:	40d4      	lsrs	r4, r2
    63f4:	0743      	lsls	r3, r0, #29
    63f6:	d009      	beq.n	640c <__aeabi_dmul+0x49c>
    63f8:	230f      	movs	r3, #15
    63fa:	4003      	ands	r3, r0
    63fc:	2b04      	cmp	r3, #4
    63fe:	d005      	beq.n	640c <__aeabi_dmul+0x49c>
    6400:	0003      	movs	r3, r0
    6402:	1d18      	adds	r0, r3, #4
    6404:	4298      	cmp	r0, r3
    6406:	419b      	sbcs	r3, r3
    6408:	425b      	negs	r3, r3
    640a:	18e4      	adds	r4, r4, r3
    640c:	0223      	lsls	r3, r4, #8
    640e:	d51e      	bpl.n	644e <__aeabi_dmul+0x4de>
    6410:	2501      	movs	r5, #1
    6412:	9b00      	ldr	r3, [sp, #0]
    6414:	2401      	movs	r4, #1
    6416:	401d      	ands	r5, r3
    6418:	2200      	movs	r2, #0
    641a:	2700      	movs	r7, #0
    641c:	e618      	b.n	6050 <__aeabi_dmul+0xe0>
    641e:	201f      	movs	r0, #31
    6420:	0027      	movs	r7, r4
    6422:	4240      	negs	r0, r0
    6424:	1b86      	subs	r6, r0, r6
    6426:	40f7      	lsrs	r7, r6
    6428:	2a20      	cmp	r2, #32
    642a:	d01b      	beq.n	6464 <__aeabi_dmul+0x4f4>
    642c:	305f      	adds	r0, #95	; 0x5f
    642e:	1a82      	subs	r2, r0, r2
    6430:	4094      	lsls	r4, r2
    6432:	4323      	orrs	r3, r4
    6434:	1e5c      	subs	r4, r3, #1
    6436:	41a3      	sbcs	r3, r4
    6438:	433b      	orrs	r3, r7
    643a:	2707      	movs	r7, #7
    643c:	401f      	ands	r7, r3
    643e:	2200      	movs	r2, #0
    6440:	b14f      	cbz	r7, 6456 <__aeabi_dmul+0x4e6>
    6442:	220f      	movs	r2, #15
    6444:	2400      	movs	r4, #0
    6446:	401a      	ands	r2, r3
    6448:	0018      	movs	r0, r3
    644a:	2a04      	cmp	r2, #4
    644c:	d1d9      	bne.n	6402 <__aeabi_dmul+0x492>
    644e:	0003      	movs	r3, r0
    6450:	0767      	lsls	r7, r4, #29
    6452:	0264      	lsls	r4, r4, #9
    6454:	0b22      	lsrs	r2, r4, #12
    6456:	2501      	movs	r5, #1
    6458:	08db      	lsrs	r3, r3, #3
    645a:	431f      	orrs	r7, r3
    645c:	9b00      	ldr	r3, [sp, #0]
    645e:	2400      	movs	r4, #0
    6460:	401d      	ands	r5, r3
    6462:	e5f5      	b.n	6050 <__aeabi_dmul+0xe0>
    6464:	2400      	movs	r4, #0
    6466:	e7e4      	b.n	6432 <__aeabi_dmul+0x4c2>
    6468:	2280      	movs	r2, #128	; 0x80
    646a:	2501      	movs	r5, #1
    646c:	0312      	lsls	r2, r2, #12
    646e:	4322      	orrs	r2, r4
    6470:	9900      	ldr	r1, [sp, #0]
    6472:	0312      	lsls	r2, r2, #12
    6474:	0b12      	lsrs	r2, r2, #12
    6476:	400d      	ands	r5, r1
    6478:	001f      	movs	r7, r3
    647a:	e66f      	b.n	615c <__aeabi_dmul+0x1ec>
    647c:	feffffff 	.word	0xfeffffff

00006480 <__aeabi_dsub>:
    6480:	b5f0      	push	{r4, r5, r6, r7, lr}
    6482:	464f      	mov	r7, r9
    6484:	4646      	mov	r6, r8
    6486:	46d6      	mov	lr, sl
    6488:	030c      	lsls	r4, r1, #12
    648a:	b5c0      	push	{r6, r7, lr}
    648c:	0fcd      	lsrs	r5, r1, #31
    648e:	004f      	lsls	r7, r1, #1
    6490:	0a61      	lsrs	r1, r4, #9
    6492:	0f44      	lsrs	r4, r0, #29
    6494:	430c      	orrs	r4, r1
    6496:	00c1      	lsls	r1, r0, #3
    6498:	0058      	lsls	r0, r3, #1
    649a:	0d40      	lsrs	r0, r0, #21
    649c:	4684      	mov	ip, r0
    649e:	f240 79ff 	movw	r9, #2047	; 0x7ff
    64a2:	468a      	mov	sl, r1
    64a4:	000e      	movs	r6, r1
    64a6:	0319      	lsls	r1, r3, #12
    64a8:	0f50      	lsrs	r0, r2, #29
    64aa:	0a49      	lsrs	r1, r1, #9
    64ac:	0d7f      	lsrs	r7, r7, #21
    64ae:	46a8      	mov	r8, r5
    64b0:	0fdb      	lsrs	r3, r3, #31
    64b2:	4301      	orrs	r1, r0
    64b4:	00d2      	lsls	r2, r2, #3
    64b6:	45cc      	cmp	ip, r9
    64b8:	d100      	bne.n	64bc <__aeabi_dsub+0x3c>
    64ba:	e0df      	b.n	667c <__aeabi_dsub+0x1fc>
    64bc:	f240 0901 	movw	r9, #1
    64c0:	4648      	mov	r0, r9
    64c2:	4043      	eors	r3, r0
    64c4:	42ab      	cmp	r3, r5
    64c6:	d100      	bne.n	64ca <__aeabi_dsub+0x4a>
    64c8:	e0aa      	b.n	6620 <__aeabi_dsub+0x1a0>
    64ca:	4660      	mov	r0, ip
    64cc:	1a3d      	subs	r5, r7, r0
    64ce:	2d00      	cmp	r5, #0
    64d0:	dc00      	bgt.n	64d4 <__aeabi_dsub+0x54>
    64d2:	e10f      	b.n	66f4 <__aeabi_dsub+0x274>
    64d4:	b988      	cbnz	r0, 64fa <__aeabi_dsub+0x7a>
    64d6:	000b      	movs	r3, r1
    64d8:	4313      	orrs	r3, r2
    64da:	2b00      	cmp	r3, #0
    64dc:	d100      	bne.n	64e0 <__aeabi_dsub+0x60>
    64de:	e0e0      	b.n	66a2 <__aeabi_dsub+0x222>
    64e0:	1e6b      	subs	r3, r5, #1
    64e2:	2b00      	cmp	r3, #0
    64e4:	d000      	beq.n	64e8 <__aeabi_dsub+0x68>
    64e6:	e160      	b.n	67aa <__aeabi_dsub+0x32a>
    64e8:	4653      	mov	r3, sl
    64ea:	1a9e      	subs	r6, r3, r2
    64ec:	45b2      	cmp	sl, r6
    64ee:	4180      	sbcs	r0, r0
    64f0:	1a64      	subs	r4, r4, r1
    64f2:	4240      	negs	r0, r0
    64f4:	1a24      	subs	r4, r4, r0
    64f6:	2701      	movs	r7, #1
    64f8:	e01f      	b.n	653a <__aeabi_dsub+0xba>
    64fa:	f240 73ff 	movw	r3, #2047	; 0x7ff
    64fe:	429f      	cmp	r7, r3
    6500:	d048      	beq.n	6594 <__aeabi_dsub+0x114>
    6502:	2380      	movs	r3, #128	; 0x80
    6504:	041b      	lsls	r3, r3, #16
    6506:	4319      	orrs	r1, r3
    6508:	2d38      	cmp	r5, #56	; 0x38
    650a:	dd00      	ble.n	650e <__aeabi_dsub+0x8e>
    650c:	e12d      	b.n	676a <__aeabi_dsub+0x2ea>
    650e:	2d1f      	cmp	r5, #31
    6510:	dd00      	ble.n	6514 <__aeabi_dsub+0x94>
    6512:	e160      	b.n	67d6 <__aeabi_dsub+0x356>
    6514:	2320      	movs	r3, #32
    6516:	000e      	movs	r6, r1
    6518:	1b5b      	subs	r3, r3, r5
    651a:	0010      	movs	r0, r2
    651c:	409a      	lsls	r2, r3
    651e:	409e      	lsls	r6, r3
    6520:	40e8      	lsrs	r0, r5
    6522:	1e53      	subs	r3, r2, #1
    6524:	419a      	sbcs	r2, r3
    6526:	40e9      	lsrs	r1, r5
    6528:	4306      	orrs	r6, r0
    652a:	4316      	orrs	r6, r2
    652c:	4653      	mov	r3, sl
    652e:	1b9e      	subs	r6, r3, r6
    6530:	1a61      	subs	r1, r4, r1
    6532:	45b2      	cmp	sl, r6
    6534:	41a4      	sbcs	r4, r4
    6536:	4264      	negs	r4, r4
    6538:	1b0c      	subs	r4, r1, r4
    653a:	0223      	lsls	r3, r4, #8
    653c:	d400      	bmi.n	6540 <__aeabi_dsub+0xc0>
    653e:	e0ce      	b.n	66de <__aeabi_dsub+0x25e>
    6540:	0264      	lsls	r4, r4, #9
    6542:	0a65      	lsrs	r5, r4, #9
    6544:	2d00      	cmp	r5, #0
    6546:	d100      	bne.n	654a <__aeabi_dsub+0xca>
    6548:	e0f3      	b.n	6732 <__aeabi_dsub+0x2b2>
    654a:	0028      	movs	r0, r5
    654c:	f000 fc32 	bl	6db4 <__clzsi2>
    6550:	0003      	movs	r3, r0
    6552:	3b08      	subs	r3, #8
    6554:	2b1f      	cmp	r3, #31
    6556:	dd00      	ble.n	655a <__aeabi_dsub+0xda>
    6558:	e0f4      	b.n	6744 <__aeabi_dsub+0x2c4>
    655a:	2220      	movs	r2, #32
    655c:	0034      	movs	r4, r6
    655e:	1ad2      	subs	r2, r2, r3
    6560:	409d      	lsls	r5, r3
    6562:	40d4      	lsrs	r4, r2
    6564:	409e      	lsls	r6, r3
    6566:	4325      	orrs	r5, r4
    6568:	429f      	cmp	r7, r3
    656a:	dd00      	ble.n	656e <__aeabi_dsub+0xee>
    656c:	e0f1      	b.n	6752 <__aeabi_dsub+0x2d2>
    656e:	1bdf      	subs	r7, r3, r7
    6570:	1c7b      	adds	r3, r7, #1
    6572:	2b1f      	cmp	r3, #31
    6574:	dd00      	ble.n	6578 <__aeabi_dsub+0xf8>
    6576:	e11f      	b.n	67b8 <__aeabi_dsub+0x338>
    6578:	2220      	movs	r2, #32
    657a:	0030      	movs	r0, r6
    657c:	1ad2      	subs	r2, r2, r3
    657e:	0029      	movs	r1, r5
    6580:	4096      	lsls	r6, r2
    6582:	002c      	movs	r4, r5
    6584:	4091      	lsls	r1, r2
    6586:	40d8      	lsrs	r0, r3
    6588:	1e72      	subs	r2, r6, #1
    658a:	4196      	sbcs	r6, r2
    658c:	40dc      	lsrs	r4, r3
    658e:	2700      	movs	r7, #0
    6590:	4301      	orrs	r1, r0
    6592:	430e      	orrs	r6, r1
    6594:	0773      	lsls	r3, r6, #29
    6596:	d009      	beq.n	65ac <__aeabi_dsub+0x12c>
    6598:	230f      	movs	r3, #15
    659a:	4033      	ands	r3, r6
    659c:	2b04      	cmp	r3, #4
    659e:	d005      	beq.n	65ac <__aeabi_dsub+0x12c>
    65a0:	1d33      	adds	r3, r6, #4
    65a2:	42b3      	cmp	r3, r6
    65a4:	41b6      	sbcs	r6, r6
    65a6:	4276      	negs	r6, r6
    65a8:	19a4      	adds	r4, r4, r6
    65aa:	001e      	movs	r6, r3
    65ac:	0223      	lsls	r3, r4, #8
    65ae:	d528      	bpl.n	6602 <__aeabi_dsub+0x182>
    65b0:	f240 73ff 	movw	r3, #2047	; 0x7ff
    65b4:	3701      	adds	r7, #1
    65b6:	429f      	cmp	r7, r3
    65b8:	d100      	bne.n	65bc <__aeabi_dsub+0x13c>
    65ba:	e0ce      	b.n	675a <__aeabi_dsub+0x2da>
    65bc:	401f      	ands	r7, r3
    65be:	2501      	movs	r5, #1
    65c0:	4643      	mov	r3, r8
    65c2:	4ac1      	ldr	r2, [pc, #772]	; (68c8 <__aeabi_dsub+0x448>)
    65c4:	08f6      	lsrs	r6, r6, #3
    65c6:	4014      	ands	r4, r2
    65c8:	0762      	lsls	r2, r4, #29
    65ca:	0264      	lsls	r4, r4, #9
    65cc:	4316      	orrs	r6, r2
    65ce:	0b24      	lsrs	r4, r4, #12
    65d0:	401d      	ands	r5, r3
    65d2:	2100      	movs	r1, #0
    65d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
    65d8:	0324      	lsls	r4, r4, #12
    65da:	0b23      	lsrs	r3, r4, #12
    65dc:	0d0c      	lsrs	r4, r1, #20
    65de:	0524      	lsls	r4, r4, #20
    65e0:	431c      	orrs	r4, r3
    65e2:	f2c8 020f 	movt	r2, #32783	; 0x800f
    65e6:	053b      	lsls	r3, r7, #20
    65e8:	4014      	ands	r4, r2
    65ea:	4323      	orrs	r3, r4
    65ec:	005b      	lsls	r3, r3, #1
    65ee:	07ed      	lsls	r5, r5, #31
    65f0:	085b      	lsrs	r3, r3, #1
    65f2:	432b      	orrs	r3, r5
    65f4:	0030      	movs	r0, r6
    65f6:	0019      	movs	r1, r3
    65f8:	bc1c      	pop	{r2, r3, r4}
    65fa:	4690      	mov	r8, r2
    65fc:	4699      	mov	r9, r3
    65fe:	46a2      	mov	sl, r4
    6600:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6602:	2501      	movs	r5, #1
    6604:	4643      	mov	r3, r8
    6606:	0762      	lsls	r2, r4, #29
    6608:	08f6      	lsrs	r6, r6, #3
    660a:	4316      	orrs	r6, r2
    660c:	08e4      	lsrs	r4, r4, #3
    660e:	401d      	ands	r5, r3
    6610:	f240 73ff 	movw	r3, #2047	; 0x7ff
    6614:	429f      	cmp	r7, r3
    6616:	d037      	beq.n	6688 <__aeabi_dsub+0x208>
    6618:	0324      	lsls	r4, r4, #12
    661a:	0b24      	lsrs	r4, r4, #12
    661c:	401f      	ands	r7, r3
    661e:	e7d8      	b.n	65d2 <__aeabi_dsub+0x152>
    6620:	4663      	mov	r3, ip
    6622:	1afb      	subs	r3, r7, r3
    6624:	2b00      	cmp	r3, #0
    6626:	dc00      	bgt.n	662a <__aeabi_dsub+0x1aa>
    6628:	e0a5      	b.n	6776 <__aeabi_dsub+0x2f6>
    662a:	4660      	mov	r0, ip
    662c:	b3d8      	cbz	r0, 66a6 <__aeabi_dsub+0x226>
    662e:	f240 7cff 	movw	ip, #2047	; 0x7ff
    6632:	4567      	cmp	r7, ip
    6634:	d0ae      	beq.n	6594 <__aeabi_dsub+0x114>
    6636:	2680      	movs	r6, #128	; 0x80
    6638:	0436      	lsls	r6, r6, #16
    663a:	4331      	orrs	r1, r6
    663c:	2b38      	cmp	r3, #56	; 0x38
    663e:	dc00      	bgt.n	6642 <__aeabi_dsub+0x1c2>
    6640:	e10a      	b.n	6858 <__aeabi_dsub+0x3d8>
    6642:	430a      	orrs	r2, r1
    6644:	0016      	movs	r6, r2
    6646:	2100      	movs	r1, #0
    6648:	1e72      	subs	r2, r6, #1
    664a:	4196      	sbcs	r6, r2
    664c:	4456      	add	r6, sl
    664e:	4556      	cmp	r6, sl
    6650:	4180      	sbcs	r0, r0
    6652:	1909      	adds	r1, r1, r4
    6654:	4244      	negs	r4, r0
    6656:	190c      	adds	r4, r1, r4
    6658:	0223      	lsls	r3, r4, #8
    665a:	d540      	bpl.n	66de <__aeabi_dsub+0x25e>
    665c:	f240 73ff 	movw	r3, #2047	; 0x7ff
    6660:	3701      	adds	r7, #1
    6662:	429f      	cmp	r7, r3
    6664:	d100      	bne.n	6668 <__aeabi_dsub+0x1e8>
    6666:	e15e      	b.n	6926 <__aeabi_dsub+0x4a6>
    6668:	2201      	movs	r2, #1
    666a:	4b97      	ldr	r3, [pc, #604]	; (68c8 <__aeabi_dsub+0x448>)
    666c:	401c      	ands	r4, r3
    666e:	0873      	lsrs	r3, r6, #1
    6670:	4016      	ands	r6, r2
    6672:	431e      	orrs	r6, r3
    6674:	07e2      	lsls	r2, r4, #31
    6676:	4316      	orrs	r6, r2
    6678:	0864      	lsrs	r4, r4, #1
    667a:	e78b      	b.n	6594 <__aeabi_dsub+0x114>
    667c:	0008      	movs	r0, r1
    667e:	4310      	orrs	r0, r2
    6680:	2800      	cmp	r0, #0
    6682:	d000      	beq.n	6686 <__aeabi_dsub+0x206>
    6684:	e71e      	b.n	64c4 <__aeabi_dsub+0x44>
    6686:	e719      	b.n	64bc <__aeabi_dsub+0x3c>
    6688:	0023      	movs	r3, r4
    668a:	4333      	orrs	r3, r6
    668c:	2b00      	cmp	r3, #0
    668e:	d100      	bne.n	6692 <__aeabi_dsub+0x212>
    6690:	e1df      	b.n	6a52 <__aeabi_dsub+0x5d2>
    6692:	2380      	movs	r3, #128	; 0x80
    6694:	031b      	lsls	r3, r3, #12
    6696:	431c      	orrs	r4, r3
    6698:	0324      	lsls	r4, r4, #12
    669a:	0b24      	lsrs	r4, r4, #12
    669c:	f240 77ff 	movw	r7, #2047	; 0x7ff
    66a0:	e797      	b.n	65d2 <__aeabi_dsub+0x152>
    66a2:	002f      	movs	r7, r5
    66a4:	e776      	b.n	6594 <__aeabi_dsub+0x114>
    66a6:	0008      	movs	r0, r1
    66a8:	4310      	orrs	r0, r2
    66aa:	2800      	cmp	r0, #0
    66ac:	d100      	bne.n	66b0 <__aeabi_dsub+0x230>
    66ae:	e0d1      	b.n	6854 <__aeabi_dsub+0x3d4>
    66b0:	1e58      	subs	r0, r3, #1
    66b2:	2800      	cmp	r0, #0
    66b4:	d000      	beq.n	66b8 <__aeabi_dsub+0x238>
    66b6:	e0f3      	b.n	68a0 <__aeabi_dsub+0x420>
    66b8:	4452      	add	r2, sl
    66ba:	4552      	cmp	r2, sl
    66bc:	4180      	sbcs	r0, r0
    66be:	1864      	adds	r4, r4, r1
    66c0:	4240      	negs	r0, r0
    66c2:	1824      	adds	r4, r4, r0
    66c4:	0016      	movs	r6, r2
    66c6:	2701      	movs	r7, #1
    66c8:	0223      	lsls	r3, r4, #8
    66ca:	d508      	bpl.n	66de <__aeabi_dsub+0x25e>
    66cc:	2702      	movs	r7, #2
    66ce:	e7cb      	b.n	6668 <__aeabi_dsub+0x1e8>
    66d0:	4664      	mov	r4, ip
    66d2:	432c      	orrs	r4, r5
    66d4:	2c00      	cmp	r4, #0
    66d6:	d100      	bne.n	66da <__aeabi_dsub+0x25a>
    66d8:	e1dc      	b.n	6a94 <__aeabi_dsub+0x614>
    66da:	002c      	movs	r4, r5
    66dc:	4666      	mov	r6, ip
    66de:	0773      	lsls	r3, r6, #29
    66e0:	d000      	beq.n	66e4 <__aeabi_dsub+0x264>
    66e2:	e759      	b.n	6598 <__aeabi_dsub+0x118>
    66e4:	0763      	lsls	r3, r4, #29
    66e6:	08f6      	lsrs	r6, r6, #3
    66e8:	431e      	orrs	r6, r3
    66ea:	2501      	movs	r5, #1
    66ec:	4643      	mov	r3, r8
    66ee:	08e4      	lsrs	r4, r4, #3
    66f0:	401d      	ands	r5, r3
    66f2:	e78d      	b.n	6610 <__aeabi_dsub+0x190>
    66f4:	2d00      	cmp	r5, #0
    66f6:	d17d      	bne.n	67f4 <__aeabi_dsub+0x374>
    66f8:	f240 75ff 	movw	r5, #2047	; 0x7ff
    66fc:	1c78      	adds	r0, r7, #1
    66fe:	4005      	ands	r5, r0
    6700:	2d01      	cmp	r5, #1
    6702:	dc00      	bgt.n	6706 <__aeabi_dsub+0x286>
    6704:	e0fe      	b.n	6904 <__aeabi_dsub+0x484>
    6706:	4650      	mov	r0, sl
    6708:	1a80      	subs	r0, r0, r2
    670a:	4582      	cmp	sl, r0
    670c:	41b6      	sbcs	r6, r6
    670e:	1a65      	subs	r5, r4, r1
    6710:	4276      	negs	r6, r6
    6712:	1bad      	subs	r5, r5, r6
    6714:	4684      	mov	ip, r0
    6716:	0228      	lsls	r0, r5, #8
    6718:	d400      	bmi.n	671c <__aeabi_dsub+0x29c>
    671a:	e091      	b.n	6840 <__aeabi_dsub+0x3c0>
    671c:	4650      	mov	r0, sl
    671e:	1a16      	subs	r6, r2, r0
    6720:	42b2      	cmp	r2, r6
    6722:	4192      	sbcs	r2, r2
    6724:	1b0c      	subs	r4, r1, r4
    6726:	4255      	negs	r5, r2
    6728:	1b65      	subs	r5, r4, r5
    672a:	4698      	mov	r8, r3
    672c:	2d00      	cmp	r5, #0
    672e:	d000      	beq.n	6732 <__aeabi_dsub+0x2b2>
    6730:	e70b      	b.n	654a <__aeabi_dsub+0xca>
    6732:	0030      	movs	r0, r6
    6734:	f000 fb3e 	bl	6db4 <__clzsi2>
    6738:	3020      	adds	r0, #32
    673a:	0003      	movs	r3, r0
    673c:	3b08      	subs	r3, #8
    673e:	2b1f      	cmp	r3, #31
    6740:	dc00      	bgt.n	6744 <__aeabi_dsub+0x2c4>
    6742:	e70a      	b.n	655a <__aeabi_dsub+0xda>
    6744:	0035      	movs	r5, r6
    6746:	3828      	subs	r0, #40	; 0x28
    6748:	4085      	lsls	r5, r0
    674a:	2600      	movs	r6, #0
    674c:	429f      	cmp	r7, r3
    674e:	dc00      	bgt.n	6752 <__aeabi_dsub+0x2d2>
    6750:	e70d      	b.n	656e <__aeabi_dsub+0xee>
    6752:	4c5d      	ldr	r4, [pc, #372]	; (68c8 <__aeabi_dsub+0x448>)
    6754:	1aff      	subs	r7, r7, r3
    6756:	402c      	ands	r4, r5
    6758:	e71c      	b.n	6594 <__aeabi_dsub+0x114>
    675a:	2501      	movs	r5, #1
    675c:	4643      	mov	r3, r8
    675e:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6762:	401d      	ands	r5, r3
    6764:	2400      	movs	r4, #0
    6766:	2600      	movs	r6, #0
    6768:	e733      	b.n	65d2 <__aeabi_dsub+0x152>
    676a:	430a      	orrs	r2, r1
    676c:	0016      	movs	r6, r2
    676e:	2100      	movs	r1, #0
    6770:	1e72      	subs	r2, r6, #1
    6772:	4196      	sbcs	r6, r2
    6774:	e6da      	b.n	652c <__aeabi_dsub+0xac>
    6776:	2b00      	cmp	r3, #0
    6778:	d000      	beq.n	677c <__aeabi_dsub+0x2fc>
    677a:	e0ea      	b.n	6952 <__aeabi_dsub+0x4d2>
    677c:	f240 7cff 	movw	ip, #2047	; 0x7ff
    6780:	4660      	mov	r0, ip
    6782:	1c7b      	adds	r3, r7, #1
    6784:	4018      	ands	r0, r3
    6786:	2801      	cmp	r0, #1
    6788:	dc00      	bgt.n	678c <__aeabi_dsub+0x30c>
    678a:	e09f      	b.n	68cc <__aeabi_dsub+0x44c>
    678c:	4563      	cmp	r3, ip
    678e:	d100      	bne.n	6792 <__aeabi_dsub+0x312>
    6790:	e0c7      	b.n	6922 <__aeabi_dsub+0x4a2>
    6792:	4452      	add	r2, sl
    6794:	4552      	cmp	r2, sl
    6796:	4180      	sbcs	r0, r0
    6798:	1864      	adds	r4, r4, r1
    679a:	4240      	negs	r0, r0
    679c:	1824      	adds	r4, r4, r0
    679e:	07e6      	lsls	r6, r4, #31
    67a0:	0852      	lsrs	r2, r2, #1
    67a2:	4316      	orrs	r6, r2
    67a4:	0864      	lsrs	r4, r4, #1
    67a6:	001f      	movs	r7, r3
    67a8:	e6f4      	b.n	6594 <__aeabi_dsub+0x114>
    67aa:	f240 7cff 	movw	ip, #2047	; 0x7ff
    67ae:	4565      	cmp	r5, ip
    67b0:	d100      	bne.n	67b4 <__aeabi_dsub+0x334>
    67b2:	e082      	b.n	68ba <__aeabi_dsub+0x43a>
    67b4:	001d      	movs	r5, r3
    67b6:	e6a7      	b.n	6508 <__aeabi_dsub+0x88>
    67b8:	0029      	movs	r1, r5
    67ba:	3f1f      	subs	r7, #31
    67bc:	40f9      	lsrs	r1, r7
    67be:	2b20      	cmp	r3, #32
    67c0:	d07e      	beq.n	68c0 <__aeabi_dsub+0x440>
    67c2:	2240      	movs	r2, #64	; 0x40
    67c4:	1ad3      	subs	r3, r2, r3
    67c6:	409d      	lsls	r5, r3
    67c8:	432e      	orrs	r6, r5
    67ca:	1e75      	subs	r5, r6, #1
    67cc:	41ae      	sbcs	r6, r5
    67ce:	2400      	movs	r4, #0
    67d0:	430e      	orrs	r6, r1
    67d2:	2700      	movs	r7, #0
    67d4:	e783      	b.n	66de <__aeabi_dsub+0x25e>
    67d6:	002b      	movs	r3, r5
    67d8:	000e      	movs	r6, r1
    67da:	3b20      	subs	r3, #32
    67dc:	40de      	lsrs	r6, r3
    67de:	2d20      	cmp	r5, #32
    67e0:	d070      	beq.n	68c4 <__aeabi_dsub+0x444>
    67e2:	2340      	movs	r3, #64	; 0x40
    67e4:	1b5d      	subs	r5, r3, r5
    67e6:	40a9      	lsls	r1, r5
    67e8:	430a      	orrs	r2, r1
    67ea:	1e51      	subs	r1, r2, #1
    67ec:	418a      	sbcs	r2, r1
    67ee:	2100      	movs	r1, #0
    67f0:	4316      	orrs	r6, r2
    67f2:	e69b      	b.n	652c <__aeabi_dsub+0xac>
    67f4:	2f00      	cmp	r7, #0
    67f6:	d040      	beq.n	687a <__aeabi_dsub+0x3fa>
    67f8:	f240 76ff 	movw	r6, #2047	; 0x7ff
    67fc:	45b4      	cmp	ip, r6
    67fe:	d049      	beq.n	6894 <__aeabi_dsub+0x414>
    6800:	2680      	movs	r6, #128	; 0x80
    6802:	0436      	lsls	r6, r6, #16
    6804:	426d      	negs	r5, r5
    6806:	4334      	orrs	r4, r6
    6808:	2d38      	cmp	r5, #56	; 0x38
    680a:	dd00      	ble.n	680e <__aeabi_dsub+0x38e>
    680c:	e0c5      	b.n	699a <__aeabi_dsub+0x51a>
    680e:	2d1f      	cmp	r5, #31
    6810:	dd00      	ble.n	6814 <__aeabi_dsub+0x394>
    6812:	e142      	b.n	6a9a <__aeabi_dsub+0x61a>
    6814:	2720      	movs	r7, #32
    6816:	0026      	movs	r6, r4
    6818:	4650      	mov	r0, sl
    681a:	1b7f      	subs	r7, r7, r5
    681c:	40be      	lsls	r6, r7
    681e:	40e8      	lsrs	r0, r5
    6820:	4306      	orrs	r6, r0
    6822:	4650      	mov	r0, sl
    6824:	40b8      	lsls	r0, r7
    6826:	1e47      	subs	r7, r0, #1
    6828:	41b8      	sbcs	r0, r7
    682a:	40ec      	lsrs	r4, r5
    682c:	4330      	orrs	r0, r6
    682e:	1a16      	subs	r6, r2, r0
    6830:	42b2      	cmp	r2, r6
    6832:	4192      	sbcs	r2, r2
    6834:	1b0c      	subs	r4, r1, r4
    6836:	4252      	negs	r2, r2
    6838:	1aa4      	subs	r4, r4, r2
    683a:	4667      	mov	r7, ip
    683c:	4698      	mov	r8, r3
    683e:	e67c      	b.n	653a <__aeabi_dsub+0xba>
    6840:	4664      	mov	r4, ip
    6842:	432c      	orrs	r4, r5
    6844:	4666      	mov	r6, ip
    6846:	2c00      	cmp	r4, #0
    6848:	d000      	beq.n	684c <__aeabi_dsub+0x3cc>
    684a:	e67b      	b.n	6544 <__aeabi_dsub+0xc4>
    684c:	2500      	movs	r5, #0
    684e:	2700      	movs	r7, #0
    6850:	2600      	movs	r6, #0
    6852:	e6dd      	b.n	6610 <__aeabi_dsub+0x190>
    6854:	001f      	movs	r7, r3
    6856:	e69d      	b.n	6594 <__aeabi_dsub+0x114>
    6858:	2b1f      	cmp	r3, #31
    685a:	dc67      	bgt.n	692c <__aeabi_dsub+0x4ac>
    685c:	2620      	movs	r6, #32
    685e:	1af0      	subs	r0, r6, r3
    6860:	000e      	movs	r6, r1
    6862:	4684      	mov	ip, r0
    6864:	4086      	lsls	r6, r0
    6866:	0010      	movs	r0, r2
    6868:	40d8      	lsrs	r0, r3
    686a:	4306      	orrs	r6, r0
    686c:	4660      	mov	r0, ip
    686e:	4082      	lsls	r2, r0
    6870:	1e50      	subs	r0, r2, #1
    6872:	4182      	sbcs	r2, r0
    6874:	40d9      	lsrs	r1, r3
    6876:	4316      	orrs	r6, r2
    6878:	e6e8      	b.n	664c <__aeabi_dsub+0x1cc>
    687a:	0026      	movs	r6, r4
    687c:	4650      	mov	r0, sl
    687e:	4306      	orrs	r6, r0
    6880:	2e00      	cmp	r6, #0
    6882:	d100      	bne.n	6886 <__aeabi_dsub+0x406>
    6884:	e084      	b.n	6990 <__aeabi_dsub+0x510>
    6886:	43ed      	mvns	r5, r5
    6888:	2d00      	cmp	r5, #0
    688a:	d0d0      	beq.n	682e <__aeabi_dsub+0x3ae>
    688c:	f240 76ff 	movw	r6, #2047	; 0x7ff
    6890:	45b4      	cmp	ip, r6
    6892:	d1b9      	bne.n	6808 <__aeabi_dsub+0x388>
    6894:	000c      	movs	r4, r1
    6896:	0016      	movs	r6, r2
    6898:	f240 77ff 	movw	r7, #2047	; 0x7ff
    689c:	4698      	mov	r8, r3
    689e:	e679      	b.n	6594 <__aeabi_dsub+0x114>
    68a0:	f240 79ff 	movw	r9, #2047	; 0x7ff
    68a4:	454b      	cmp	r3, r9
    68a6:	d008      	beq.n	68ba <__aeabi_dsub+0x43a>
    68a8:	0003      	movs	r3, r0
    68aa:	e6c7      	b.n	663c <__aeabi_dsub+0x1bc>
    68ac:	f240 76ff 	movw	r6, #2047	; 0x7ff
    68b0:	45b4      	cmp	ip, r6
    68b2:	d000      	beq.n	68b6 <__aeabi_dsub+0x436>
    68b4:	e080      	b.n	69b8 <__aeabi_dsub+0x538>
    68b6:	000c      	movs	r4, r1
    68b8:	0016      	movs	r6, r2
    68ba:	f240 77ff 	movw	r7, #2047	; 0x7ff
    68be:	e669      	b.n	6594 <__aeabi_dsub+0x114>
    68c0:	2500      	movs	r5, #0
    68c2:	e781      	b.n	67c8 <__aeabi_dsub+0x348>
    68c4:	2100      	movs	r1, #0
    68c6:	e78f      	b.n	67e8 <__aeabi_dsub+0x368>
    68c8:	ff7fffff 	.word	0xff7fffff
    68cc:	0023      	movs	r3, r4
    68ce:	4650      	mov	r0, sl
    68d0:	4303      	orrs	r3, r0
    68d2:	2f00      	cmp	r7, #0
    68d4:	d000      	beq.n	68d8 <__aeabi_dsub+0x458>
    68d6:	e0c1      	b.n	6a5c <__aeabi_dsub+0x5dc>
    68d8:	2b00      	cmp	r3, #0
    68da:	d100      	bne.n	68de <__aeabi_dsub+0x45e>
    68dc:	e101      	b.n	6ae2 <__aeabi_dsub+0x662>
    68de:	000b      	movs	r3, r1
    68e0:	4313      	orrs	r3, r2
    68e2:	2b00      	cmp	r3, #0
    68e4:	d100      	bne.n	68e8 <__aeabi_dsub+0x468>
    68e6:	e655      	b.n	6594 <__aeabi_dsub+0x114>
    68e8:	4452      	add	r2, sl
    68ea:	4552      	cmp	r2, sl
    68ec:	4180      	sbcs	r0, r0
    68ee:	1864      	adds	r4, r4, r1
    68f0:	4240      	negs	r0, r0
    68f2:	1824      	adds	r4, r4, r0
    68f4:	0016      	movs	r6, r2
    68f6:	0223      	lsls	r3, r4, #8
    68f8:	d400      	bmi.n	68fc <__aeabi_dsub+0x47c>
    68fa:	e6f0      	b.n	66de <__aeabi_dsub+0x25e>
    68fc:	4b85      	ldr	r3, [pc, #532]	; (6b14 <__aeabi_dsub+0x694>)
    68fe:	3701      	adds	r7, #1
    6900:	401c      	ands	r4, r3
    6902:	e647      	b.n	6594 <__aeabi_dsub+0x114>
    6904:	0025      	movs	r5, r4
    6906:	4650      	mov	r0, sl
    6908:	4305      	orrs	r5, r0
    690a:	bba7      	cbnz	r7, 6976 <__aeabi_dsub+0x4f6>
    690c:	2d00      	cmp	r5, #0
    690e:	d168      	bne.n	69e2 <__aeabi_dsub+0x562>
    6910:	000c      	movs	r4, r1
    6912:	4314      	orrs	r4, r2
    6914:	2c00      	cmp	r4, #0
    6916:	d100      	bne.n	691a <__aeabi_dsub+0x49a>
    6918:	e0bc      	b.n	6a94 <__aeabi_dsub+0x614>
    691a:	000c      	movs	r4, r1
    691c:	0016      	movs	r6, r2
    691e:	4698      	mov	r8, r3
    6920:	e638      	b.n	6594 <__aeabi_dsub+0x114>
    6922:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6926:	2400      	movs	r4, #0
    6928:	2600      	movs	r6, #0
    692a:	e671      	b.n	6610 <__aeabi_dsub+0x190>
    692c:	001e      	movs	r6, r3
    692e:	0008      	movs	r0, r1
    6930:	3e20      	subs	r6, #32
    6932:	40f0      	lsrs	r0, r6
    6934:	0006      	movs	r6, r0
    6936:	2b20      	cmp	r3, #32
    6938:	d100      	bne.n	693c <__aeabi_dsub+0x4bc>
    693a:	e0a9      	b.n	6a90 <__aeabi_dsub+0x610>
    693c:	f240 0c40 	movw	ip, #64	; 0x40
    6940:	4660      	mov	r0, ip
    6942:	1ac3      	subs	r3, r0, r3
    6944:	4099      	lsls	r1, r3
    6946:	430a      	orrs	r2, r1
    6948:	1e51      	subs	r1, r2, #1
    694a:	418a      	sbcs	r2, r1
    694c:	2100      	movs	r1, #0
    694e:	4316      	orrs	r6, r2
    6950:	e67c      	b.n	664c <__aeabi_dsub+0x1cc>
    6952:	bb47      	cbnz	r7, 69a6 <__aeabi_dsub+0x526>
    6954:	0026      	movs	r6, r4
    6956:	4650      	mov	r0, sl
    6958:	4306      	orrs	r6, r0
    695a:	2e00      	cmp	r6, #0
    695c:	d100      	bne.n	6960 <__aeabi_dsub+0x4e0>
    695e:	e0ad      	b.n	6abc <__aeabi_dsub+0x63c>
    6960:	43db      	mvns	r3, r3
    6962:	2b00      	cmp	r3, #0
    6964:	d1a2      	bne.n	68ac <__aeabi_dsub+0x42c>
    6966:	1886      	adds	r6, r0, r2
    6968:	4296      	cmp	r6, r2
    696a:	4192      	sbcs	r2, r2
    696c:	1864      	adds	r4, r4, r1
    696e:	4252      	negs	r2, r2
    6970:	18a4      	adds	r4, r4, r2
    6972:	4667      	mov	r7, ip
    6974:	e670      	b.n	6658 <__aeabi_dsub+0x1d8>
    6976:	2d00      	cmp	r5, #0
    6978:	d14c      	bne.n	6a14 <__aeabi_dsub+0x594>
    697a:	0008      	movs	r0, r1
    697c:	4310      	orrs	r0, r2
    697e:	2800      	cmp	r0, #0
    6980:	d100      	bne.n	6984 <__aeabi_dsub+0x504>
    6982:	e09f      	b.n	6ac4 <__aeabi_dsub+0x644>
    6984:	000c      	movs	r4, r1
    6986:	0016      	movs	r6, r2
    6988:	4698      	mov	r8, r3
    698a:	f240 77ff 	movw	r7, #2047	; 0x7ff
    698e:	e601      	b.n	6594 <__aeabi_dsub+0x114>
    6990:	000c      	movs	r4, r1
    6992:	0016      	movs	r6, r2
    6994:	4667      	mov	r7, ip
    6996:	4698      	mov	r8, r3
    6998:	e5fc      	b.n	6594 <__aeabi_dsub+0x114>
    699a:	4650      	mov	r0, sl
    699c:	4320      	orrs	r0, r4
    699e:	1e44      	subs	r4, r0, #1
    69a0:	41a0      	sbcs	r0, r4
    69a2:	2400      	movs	r4, #0
    69a4:	e743      	b.n	682e <__aeabi_dsub+0x3ae>
    69a6:	f240 76ff 	movw	r6, #2047	; 0x7ff
    69aa:	45b4      	cmp	ip, r6
    69ac:	d100      	bne.n	69b0 <__aeabi_dsub+0x530>
    69ae:	e782      	b.n	68b6 <__aeabi_dsub+0x436>
    69b0:	2680      	movs	r6, #128	; 0x80
    69b2:	0436      	lsls	r6, r6, #16
    69b4:	425b      	negs	r3, r3
    69b6:	4334      	orrs	r4, r6
    69b8:	2b38      	cmp	r3, #56	; 0x38
    69ba:	dd00      	ble.n	69be <__aeabi_dsub+0x53e>
    69bc:	e089      	b.n	6ad2 <__aeabi_dsub+0x652>
    69be:	2b1f      	cmp	r3, #31
    69c0:	dd00      	ble.n	69c4 <__aeabi_dsub+0x544>
    69c2:	e091      	b.n	6ae8 <__aeabi_dsub+0x668>
    69c4:	2720      	movs	r7, #32
    69c6:	0026      	movs	r6, r4
    69c8:	4650      	mov	r0, sl
    69ca:	1aff      	subs	r7, r7, r3
    69cc:	40be      	lsls	r6, r7
    69ce:	40d8      	lsrs	r0, r3
    69d0:	4306      	orrs	r6, r0
    69d2:	4650      	mov	r0, sl
    69d4:	40b8      	lsls	r0, r7
    69d6:	1e47      	subs	r7, r0, #1
    69d8:	41b8      	sbcs	r0, r7
    69da:	4306      	orrs	r6, r0
    69dc:	40dc      	lsrs	r4, r3
    69de:	18b6      	adds	r6, r6, r2
    69e0:	e7c2      	b.n	6968 <__aeabi_dsub+0x4e8>
    69e2:	000d      	movs	r5, r1
    69e4:	4315      	orrs	r5, r2
    69e6:	2d00      	cmp	r5, #0
    69e8:	d100      	bne.n	69ec <__aeabi_dsub+0x56c>
    69ea:	e5d3      	b.n	6594 <__aeabi_dsub+0x114>
    69ec:	4650      	mov	r0, sl
    69ee:	1a80      	subs	r0, r0, r2
    69f0:	4582      	cmp	sl, r0
    69f2:	41b6      	sbcs	r6, r6
    69f4:	1a65      	subs	r5, r4, r1
    69f6:	4276      	negs	r6, r6
    69f8:	1bad      	subs	r5, r5, r6
    69fa:	4684      	mov	ip, r0
    69fc:	0228      	lsls	r0, r5, #8
    69fe:	d400      	bmi.n	6a02 <__aeabi_dsub+0x582>
    6a00:	e666      	b.n	66d0 <__aeabi_dsub+0x250>
    6a02:	4650      	mov	r0, sl
    6a04:	1a16      	subs	r6, r2, r0
    6a06:	42b2      	cmp	r2, r6
    6a08:	4192      	sbcs	r2, r2
    6a0a:	1b0c      	subs	r4, r1, r4
    6a0c:	4252      	negs	r2, r2
    6a0e:	1aa4      	subs	r4, r4, r2
    6a10:	4698      	mov	r8, r3
    6a12:	e5bf      	b.n	6594 <__aeabi_dsub+0x114>
    6a14:	000d      	movs	r5, r1
    6a16:	4315      	orrs	r5, r2
    6a18:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6a1c:	2d00      	cmp	r5, #0
    6a1e:	d100      	bne.n	6a22 <__aeabi_dsub+0x5a2>
    6a20:	e5b8      	b.n	6594 <__aeabi_dsub+0x114>
    6a22:	4650      	mov	r0, sl
    6a24:	0766      	lsls	r6, r4, #29
    6a26:	08c0      	lsrs	r0, r0, #3
    6a28:	4306      	orrs	r6, r0
    6a2a:	2080      	movs	r0, #128	; 0x80
    6a2c:	08e4      	lsrs	r4, r4, #3
    6a2e:	0300      	lsls	r0, r0, #12
    6a30:	4204      	tst	r4, r0
    6a32:	d007      	beq.n	6a44 <__aeabi_dsub+0x5c4>
    6a34:	08cd      	lsrs	r5, r1, #3
    6a36:	4205      	tst	r5, r0
    6a38:	d104      	bne.n	6a44 <__aeabi_dsub+0x5c4>
    6a3a:	002c      	movs	r4, r5
    6a3c:	4698      	mov	r8, r3
    6a3e:	08d6      	lsrs	r6, r2, #3
    6a40:	0749      	lsls	r1, r1, #29
    6a42:	430e      	orrs	r6, r1
    6a44:	0f73      	lsrs	r3, r6, #29
    6a46:	00e4      	lsls	r4, r4, #3
    6a48:	431c      	orrs	r4, r3
    6a4a:	00f6      	lsls	r6, r6, #3
    6a4c:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6a50:	e5a0      	b.n	6594 <__aeabi_dsub+0x114>
    6a52:	2600      	movs	r6, #0
    6a54:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6a58:	2400      	movs	r4, #0
    6a5a:	e5ba      	b.n	65d2 <__aeabi_dsub+0x152>
    6a5c:	2b00      	cmp	r3, #0
    6a5e:	d100      	bne.n	6a62 <__aeabi_dsub+0x5e2>
    6a60:	e729      	b.n	68b6 <__aeabi_dsub+0x436>
    6a62:	000b      	movs	r3, r1
    6a64:	4313      	orrs	r3, r2
    6a66:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6a6a:	2b00      	cmp	r3, #0
    6a6c:	d100      	bne.n	6a70 <__aeabi_dsub+0x5f0>
    6a6e:	e591      	b.n	6594 <__aeabi_dsub+0x114>
    6a70:	08c0      	lsrs	r0, r0, #3
    6a72:	0766      	lsls	r6, r4, #29
    6a74:	4306      	orrs	r6, r0
    6a76:	2080      	movs	r0, #128	; 0x80
    6a78:	08e4      	lsrs	r4, r4, #3
    6a7a:	0300      	lsls	r0, r0, #12
    6a7c:	4204      	tst	r4, r0
    6a7e:	d0e1      	beq.n	6a44 <__aeabi_dsub+0x5c4>
    6a80:	08cb      	lsrs	r3, r1, #3
    6a82:	4203      	tst	r3, r0
    6a84:	d1de      	bne.n	6a44 <__aeabi_dsub+0x5c4>
    6a86:	08d6      	lsrs	r6, r2, #3
    6a88:	0749      	lsls	r1, r1, #29
    6a8a:	430e      	orrs	r6, r1
    6a8c:	001c      	movs	r4, r3
    6a8e:	e7d9      	b.n	6a44 <__aeabi_dsub+0x5c4>
    6a90:	2100      	movs	r1, #0
    6a92:	e758      	b.n	6946 <__aeabi_dsub+0x4c6>
    6a94:	2500      	movs	r5, #0
    6a96:	2600      	movs	r6, #0
    6a98:	e5ba      	b.n	6610 <__aeabi_dsub+0x190>
    6a9a:	002e      	movs	r6, r5
    6a9c:	0020      	movs	r0, r4
    6a9e:	3e20      	subs	r6, #32
    6aa0:	40f0      	lsrs	r0, r6
    6aa2:	0006      	movs	r6, r0
    6aa4:	2d20      	cmp	r5, #32
    6aa6:	d031      	beq.n	6b0c <__aeabi_dsub+0x68c>
    6aa8:	2740      	movs	r7, #64	; 0x40
    6aaa:	1b7d      	subs	r5, r7, r5
    6aac:	40ac      	lsls	r4, r5
    6aae:	4650      	mov	r0, sl
    6ab0:	4320      	orrs	r0, r4
    6ab2:	1e44      	subs	r4, r0, #1
    6ab4:	41a0      	sbcs	r0, r4
    6ab6:	2400      	movs	r4, #0
    6ab8:	4330      	orrs	r0, r6
    6aba:	e6b8      	b.n	682e <__aeabi_dsub+0x3ae>
    6abc:	000c      	movs	r4, r1
    6abe:	0016      	movs	r6, r2
    6ac0:	4667      	mov	r7, ip
    6ac2:	e567      	b.n	6594 <__aeabi_dsub+0x114>
    6ac4:	2480      	movs	r4, #128	; 0x80
    6ac6:	2500      	movs	r5, #0
    6ac8:	0324      	lsls	r4, r4, #12
    6aca:	f240 77ff 	movw	r7, #2047	; 0x7ff
    6ace:	2600      	movs	r6, #0
    6ad0:	e59e      	b.n	6610 <__aeabi_dsub+0x190>
    6ad2:	4650      	mov	r0, sl
    6ad4:	4320      	orrs	r0, r4
    6ad6:	0006      	movs	r6, r0
    6ad8:	1e70      	subs	r0, r6, #1
    6ada:	4186      	sbcs	r6, r0
    6adc:	2400      	movs	r4, #0
    6ade:	18b6      	adds	r6, r6, r2
    6ae0:	e742      	b.n	6968 <__aeabi_dsub+0x4e8>
    6ae2:	000c      	movs	r4, r1
    6ae4:	0016      	movs	r6, r2
    6ae6:	e555      	b.n	6594 <__aeabi_dsub+0x114>
    6ae8:	001e      	movs	r6, r3
    6aea:	0020      	movs	r0, r4
    6aec:	3e20      	subs	r6, #32
    6aee:	40f0      	lsrs	r0, r6
    6af0:	0006      	movs	r6, r0
    6af2:	2b20      	cmp	r3, #32
    6af4:	d00c      	beq.n	6b10 <__aeabi_dsub+0x690>
    6af6:	2740      	movs	r7, #64	; 0x40
    6af8:	1afb      	subs	r3, r7, r3
    6afa:	409c      	lsls	r4, r3
    6afc:	4650      	mov	r0, sl
    6afe:	4320      	orrs	r0, r4
    6b00:	1e44      	subs	r4, r0, #1
    6b02:	41a0      	sbcs	r0, r4
    6b04:	4306      	orrs	r6, r0
    6b06:	2400      	movs	r4, #0
    6b08:	18b6      	adds	r6, r6, r2
    6b0a:	e72d      	b.n	6968 <__aeabi_dsub+0x4e8>
    6b0c:	2400      	movs	r4, #0
    6b0e:	e7ce      	b.n	6aae <__aeabi_dsub+0x62e>
    6b10:	2400      	movs	r4, #0
    6b12:	e7f3      	b.n	6afc <__aeabi_dsub+0x67c>
    6b14:	ff7fffff 	.word	0xff7fffff

00006b18 <__aeabi_d2iz>:
    6b18:	b530      	push	{r4, r5, lr}
    6b1a:	f240 35fe 	movw	r5, #1022	; 0x3fe
    6b1e:	030a      	lsls	r2, r1, #12
    6b20:	004b      	lsls	r3, r1, #1
    6b22:	0b12      	lsrs	r2, r2, #12
    6b24:	0d5b      	lsrs	r3, r3, #21
    6b26:	0fc9      	lsrs	r1, r1, #31
    6b28:	2400      	movs	r4, #0
    6b2a:	42ab      	cmp	r3, r5
    6b2c:	dd12      	ble.n	6b54 <__aeabi_d2iz+0x3c>
    6b2e:	f240 441d 	movw	r4, #1053	; 0x41d
    6b32:	42a3      	cmp	r3, r4
    6b34:	dc10      	bgt.n	6b58 <__aeabi_d2iz+0x40>
    6b36:	2480      	movs	r4, #128	; 0x80
    6b38:	f240 4533 	movw	r5, #1075	; 0x433
    6b3c:	0364      	lsls	r4, r4, #13
    6b3e:	4322      	orrs	r2, r4
    6b40:	1aed      	subs	r5, r5, r3
    6b42:	2d1f      	cmp	r5, #31
    6b44:	dd0b      	ble.n	6b5e <__aeabi_d2iz+0x46>
    6b46:	f240 4013 	movw	r0, #1043	; 0x413
    6b4a:	1ac3      	subs	r3, r0, r3
    6b4c:	40da      	lsrs	r2, r3
    6b4e:	4254      	negs	r4, r2
    6b50:	b901      	cbnz	r1, 6b54 <__aeabi_d2iz+0x3c>
    6b52:	0014      	movs	r4, r2
    6b54:	0020      	movs	r0, r4
    6b56:	bd30      	pop	{r4, r5, pc}
    6b58:	4b04      	ldr	r3, [pc, #16]	; (6b6c <__aeabi_d2iz+0x54>)
    6b5a:	18cc      	adds	r4, r1, r3
    6b5c:	e7fa      	b.n	6b54 <__aeabi_d2iz+0x3c>
    6b5e:	4c04      	ldr	r4, [pc, #16]	; (6b70 <__aeabi_d2iz+0x58>)
    6b60:	40e8      	lsrs	r0, r5
    6b62:	46a4      	mov	ip, r4
    6b64:	4463      	add	r3, ip
    6b66:	409a      	lsls	r2, r3
    6b68:	4302      	orrs	r2, r0
    6b6a:	e7f0      	b.n	6b4e <__aeabi_d2iz+0x36>
    6b6c:	7fffffff 	.word	0x7fffffff
    6b70:	fffffbed 	.word	0xfffffbed

00006b74 <__aeabi_i2d>:
    6b74:	b570      	push	{r4, r5, r6, lr}
    6b76:	2800      	cmp	r0, #0
    6b78:	d038      	beq.n	6bec <__aeabi_i2d+0x78>
    6b7a:	17c3      	asrs	r3, r0, #31
    6b7c:	18c4      	adds	r4, r0, r3
    6b7e:	405c      	eors	r4, r3
    6b80:	0fc5      	lsrs	r5, r0, #31
    6b82:	0020      	movs	r0, r4
    6b84:	f000 f916 	bl	6db4 <__clzsi2>
    6b88:	f240 431e 	movw	r3, #1054	; 0x41e
    6b8c:	f240 4233 	movw	r2, #1075	; 0x433
    6b90:	1a1b      	subs	r3, r3, r0
    6b92:	1ad2      	subs	r2, r2, r3
    6b94:	2a1f      	cmp	r2, #31
    6b96:	dd1d      	ble.n	6bd4 <__aeabi_i2d+0x60>
    6b98:	f240 4213 	movw	r2, #1043	; 0x413
    6b9c:	1ad2      	subs	r2, r2, r3
    6b9e:	4094      	lsls	r4, r2
    6ba0:	f240 72ff 	movw	r2, #2047	; 0x7ff
    6ba4:	4013      	ands	r3, r2
    6ba6:	2200      	movs	r2, #0
    6ba8:	0324      	lsls	r4, r4, #12
    6baa:	0b24      	lsrs	r4, r4, #12
    6bac:	2100      	movs	r1, #0
    6bae:	0010      	movs	r0, r2
    6bb0:	0324      	lsls	r4, r4, #12
    6bb2:	0d0a      	lsrs	r2, r1, #20
    6bb4:	0b24      	lsrs	r4, r4, #12
    6bb6:	0512      	lsls	r2, r2, #20
    6bb8:	4322      	orrs	r2, r4
    6bba:	f64f 74ff 	movw	r4, #65535	; 0xffff
    6bbe:	f2c8 040f 	movt	r4, #32783	; 0x800f
    6bc2:	4022      	ands	r2, r4
    6bc4:	051b      	lsls	r3, r3, #20
    6bc6:	4313      	orrs	r3, r2
    6bc8:	005b      	lsls	r3, r3, #1
    6bca:	07ed      	lsls	r5, r5, #31
    6bcc:	085b      	lsrs	r3, r3, #1
    6bce:	432b      	orrs	r3, r5
    6bd0:	0019      	movs	r1, r3
    6bd2:	bd70      	pop	{r4, r5, r6, pc}
    6bd4:	0021      	movs	r1, r4
    6bd6:	4091      	lsls	r1, r2
    6bd8:	000a      	movs	r2, r1
    6bda:	210b      	movs	r1, #11
    6bdc:	1a08      	subs	r0, r1, r0
    6bde:	40c4      	lsrs	r4, r0
    6be0:	f240 71ff 	movw	r1, #2047	; 0x7ff
    6be4:	0324      	lsls	r4, r4, #12
    6be6:	0b24      	lsrs	r4, r4, #12
    6be8:	400b      	ands	r3, r1
    6bea:	e7df      	b.n	6bac <__aeabi_i2d+0x38>
    6bec:	2500      	movs	r5, #0
    6bee:	2300      	movs	r3, #0
    6bf0:	2400      	movs	r4, #0
    6bf2:	2200      	movs	r2, #0
    6bf4:	e7da      	b.n	6bac <__aeabi_i2d+0x38>
    6bf6:	46c0      	nop			; (mov r8, r8)

00006bf8 <__aeabi_f2d>:
    6bf8:	0041      	lsls	r1, r0, #1
    6bfa:	0e09      	lsrs	r1, r1, #24
    6bfc:	1c4b      	adds	r3, r1, #1
    6bfe:	0242      	lsls	r2, r0, #9
    6c00:	b2db      	uxtb	r3, r3
    6c02:	b570      	push	{r4, r5, r6, lr}
    6c04:	0a56      	lsrs	r6, r2, #9
    6c06:	0fc4      	lsrs	r4, r0, #31
    6c08:	2b01      	cmp	r3, #1
    6c0a:	dd19      	ble.n	6c40 <__aeabi_f2d+0x48>
    6c0c:	0b13      	lsrs	r3, r2, #12
    6c0e:	f240 3280 	movw	r2, #896	; 0x380
    6c12:	0776      	lsls	r6, r6, #29
    6c14:	188d      	adds	r5, r1, r2
    6c16:	2100      	movs	r1, #0
    6c18:	0d0a      	lsrs	r2, r1, #20
    6c1a:	0512      	lsls	r2, r2, #20
    6c1c:	431a      	orrs	r2, r3
    6c1e:	f240 73ff 	movw	r3, #2047	; 0x7ff
    6c22:	402b      	ands	r3, r5
    6c24:	f64f 75ff 	movw	r5, #65535	; 0xffff
    6c28:	f2c8 050f 	movt	r5, #32783	; 0x800f
    6c2c:	402a      	ands	r2, r5
    6c2e:	051b      	lsls	r3, r3, #20
    6c30:	4313      	orrs	r3, r2
    6c32:	005b      	lsls	r3, r3, #1
    6c34:	07e4      	lsls	r4, r4, #31
    6c36:	085b      	lsrs	r3, r3, #1
    6c38:	4323      	orrs	r3, r4
    6c3a:	0030      	movs	r0, r6
    6c3c:	0019      	movs	r1, r3
    6c3e:	bd70      	pop	{r4, r5, r6, pc}
    6c40:	b9a9      	cbnz	r1, 6c6e <__aeabi_f2d+0x76>
    6c42:	b30e      	cbz	r6, 6c88 <__aeabi_f2d+0x90>
    6c44:	0030      	movs	r0, r6
    6c46:	f000 f8b5 	bl	6db4 <__clzsi2>
    6c4a:	280a      	cmp	r0, #10
    6c4c:	dc1f      	bgt.n	6c8e <__aeabi_f2d+0x96>
    6c4e:	230b      	movs	r3, #11
    6c50:	0032      	movs	r2, r6
    6c52:	1a1b      	subs	r3, r3, r0
    6c54:	40da      	lsrs	r2, r3
    6c56:	0003      	movs	r3, r0
    6c58:	3315      	adds	r3, #21
    6c5a:	409e      	lsls	r6, r3
    6c5c:	f240 3589 	movw	r5, #905	; 0x389
    6c60:	f240 71ff 	movw	r1, #2047	; 0x7ff
    6c64:	0312      	lsls	r2, r2, #12
    6c66:	1a2d      	subs	r5, r5, r0
    6c68:	0b13      	lsrs	r3, r2, #12
    6c6a:	400d      	ands	r5, r1
    6c6c:	e7d3      	b.n	6c16 <__aeabi_f2d+0x1e>
    6c6e:	b13e      	cbz	r6, 6c80 <__aeabi_f2d+0x88>
    6c70:	2380      	movs	r3, #128	; 0x80
    6c72:	0b12      	lsrs	r2, r2, #12
    6c74:	031b      	lsls	r3, r3, #12
    6c76:	0776      	lsls	r6, r6, #29
    6c78:	4313      	orrs	r3, r2
    6c7a:	f240 75ff 	movw	r5, #2047	; 0x7ff
    6c7e:	e7ca      	b.n	6c16 <__aeabi_f2d+0x1e>
    6c80:	f240 75ff 	movw	r5, #2047	; 0x7ff
    6c84:	2300      	movs	r3, #0
    6c86:	e7c6      	b.n	6c16 <__aeabi_f2d+0x1e>
    6c88:	2500      	movs	r5, #0
    6c8a:	2300      	movs	r3, #0
    6c8c:	e7c3      	b.n	6c16 <__aeabi_f2d+0x1e>
    6c8e:	0003      	movs	r3, r0
    6c90:	0032      	movs	r2, r6
    6c92:	3b0b      	subs	r3, #11
    6c94:	409a      	lsls	r2, r3
    6c96:	2600      	movs	r6, #0
    6c98:	e7e0      	b.n	6c5c <__aeabi_f2d+0x64>
    6c9a:	46c0      	nop			; (mov r8, r8)

00006c9c <__aeabi_d2f>:
    6c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c9e:	f240 75ff 	movw	r5, #2047	; 0x7ff
    6ca2:	004c      	lsls	r4, r1, #1
    6ca4:	030b      	lsls	r3, r1, #12
    6ca6:	0d64      	lsrs	r4, r4, #21
    6ca8:	0f46      	lsrs	r6, r0, #29
    6caa:	0a5b      	lsrs	r3, r3, #9
    6cac:	1c67      	adds	r7, r4, #1
    6cae:	4333      	orrs	r3, r6
    6cb0:	0fc9      	lsrs	r1, r1, #31
    6cb2:	00c6      	lsls	r6, r0, #3
    6cb4:	403d      	ands	r5, r7
    6cb6:	2d01      	cmp	r5, #1
    6cb8:	dd29      	ble.n	6d0e <__aeabi_d2f+0x72>
    6cba:	4a3b      	ldr	r2, [pc, #236]	; (6da8 <__aeabi_d2f+0x10c>)
    6cbc:	18a5      	adds	r5, r4, r2
    6cbe:	2dfe      	cmp	r5, #254	; 0xfe
    6cc0:	dc1c      	bgt.n	6cfc <__aeabi_d2f+0x60>
    6cc2:	2d00      	cmp	r5, #0
    6cc4:	dd3e      	ble.n	6d44 <__aeabi_d2f+0xa8>
    6cc6:	0180      	lsls	r0, r0, #6
    6cc8:	0002      	movs	r2, r0
    6cca:	1e50      	subs	r0, r2, #1
    6ccc:	4182      	sbcs	r2, r0
    6cce:	0f76      	lsrs	r6, r6, #29
    6cd0:	4332      	orrs	r2, r6
    6cd2:	00db      	lsls	r3, r3, #3
    6cd4:	4313      	orrs	r3, r2
    6cd6:	075a      	lsls	r2, r3, #29
    6cd8:	d004      	beq.n	6ce4 <__aeabi_d2f+0x48>
    6cda:	220f      	movs	r2, #15
    6cdc:	401a      	ands	r2, r3
    6cde:	2a04      	cmp	r2, #4
    6ce0:	d000      	beq.n	6ce4 <__aeabi_d2f+0x48>
    6ce2:	3304      	adds	r3, #4
    6ce4:	2280      	movs	r2, #128	; 0x80
    6ce6:	04d2      	lsls	r2, r2, #19
    6ce8:	401a      	ands	r2, r3
    6cea:	2a00      	cmp	r2, #0
    6cec:	d059      	beq.n	6da2 <__aeabi_d2f+0x106>
    6cee:	3501      	adds	r5, #1
    6cf0:	2dff      	cmp	r5, #255	; 0xff
    6cf2:	d003      	beq.n	6cfc <__aeabi_d2f+0x60>
    6cf4:	019b      	lsls	r3, r3, #6
    6cf6:	0a5b      	lsrs	r3, r3, #9
    6cf8:	b2ec      	uxtb	r4, r5
    6cfa:	e001      	b.n	6d00 <__aeabi_d2f+0x64>
    6cfc:	24ff      	movs	r4, #255	; 0xff
    6cfe:	2300      	movs	r3, #0
    6d00:	0258      	lsls	r0, r3, #9
    6d02:	05e4      	lsls	r4, r4, #23
    6d04:	0a40      	lsrs	r0, r0, #9
    6d06:	07c9      	lsls	r1, r1, #31
    6d08:	4320      	orrs	r0, r4
    6d0a:	4308      	orrs	r0, r1
    6d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d0e:	b144      	cbz	r4, 6d22 <__aeabi_d2f+0x86>
    6d10:	431e      	orrs	r6, r3
    6d12:	2e00      	cmp	r6, #0
    6d14:	d0f2      	beq.n	6cfc <__aeabi_d2f+0x60>
    6d16:	2080      	movs	r0, #128	; 0x80
    6d18:	00db      	lsls	r3, r3, #3
    6d1a:	0480      	lsls	r0, r0, #18
    6d1c:	4303      	orrs	r3, r0
    6d1e:	25ff      	movs	r5, #255	; 0xff
    6d20:	e7d9      	b.n	6cd6 <__aeabi_d2f+0x3a>
    6d22:	4333      	orrs	r3, r6
    6d24:	b11b      	cbz	r3, 6d2e <__aeabi_d2f+0x92>
    6d26:	2305      	movs	r3, #5
    6d28:	08db      	lsrs	r3, r3, #3
    6d2a:	2cff      	cmp	r4, #255	; 0xff
    6d2c:	d003      	beq.n	6d36 <__aeabi_d2f+0x9a>
    6d2e:	025b      	lsls	r3, r3, #9
    6d30:	0a5b      	lsrs	r3, r3, #9
    6d32:	b2e4      	uxtb	r4, r4
    6d34:	e7e4      	b.n	6d00 <__aeabi_d2f+0x64>
    6d36:	b393      	cbz	r3, 6d9e <__aeabi_d2f+0x102>
    6d38:	2080      	movs	r0, #128	; 0x80
    6d3a:	03c0      	lsls	r0, r0, #15
    6d3c:	4303      	orrs	r3, r0
    6d3e:	025b      	lsls	r3, r3, #9
    6d40:	0a5b      	lsrs	r3, r3, #9
    6d42:	e7dd      	b.n	6d00 <__aeabi_d2f+0x64>
    6d44:	002a      	movs	r2, r5
    6d46:	3217      	adds	r2, #23
    6d48:	db14      	blt.n	6d74 <__aeabi_d2f+0xd8>
    6d4a:	2280      	movs	r2, #128	; 0x80
    6d4c:	271e      	movs	r7, #30
    6d4e:	0412      	lsls	r2, r2, #16
    6d50:	4313      	orrs	r3, r2
    6d52:	1b7f      	subs	r7, r7, r5
    6d54:	2f1f      	cmp	r7, #31
    6d56:	dc0f      	bgt.n	6d78 <__aeabi_d2f+0xdc>
    6d58:	4a14      	ldr	r2, [pc, #80]	; (6dac <__aeabi_d2f+0x110>)
    6d5a:	4694      	mov	ip, r2
    6d5c:	4464      	add	r4, ip
    6d5e:	0032      	movs	r2, r6
    6d60:	40a6      	lsls	r6, r4
    6d62:	0035      	movs	r5, r6
    6d64:	40a3      	lsls	r3, r4
    6d66:	1e6e      	subs	r6, r5, #1
    6d68:	41b5      	sbcs	r5, r6
    6d6a:	40fa      	lsrs	r2, r7
    6d6c:	432b      	orrs	r3, r5
    6d6e:	4313      	orrs	r3, r2
    6d70:	2500      	movs	r5, #0
    6d72:	e7b0      	b.n	6cd6 <__aeabi_d2f+0x3a>
    6d74:	2400      	movs	r4, #0
    6d76:	e7d6      	b.n	6d26 <__aeabi_d2f+0x8a>
    6d78:	2202      	movs	r2, #2
    6d7a:	4252      	negs	r2, r2
    6d7c:	1b55      	subs	r5, r2, r5
    6d7e:	001a      	movs	r2, r3
    6d80:	40ea      	lsrs	r2, r5
    6d82:	2f20      	cmp	r7, #32
    6d84:	d009      	beq.n	6d9a <__aeabi_d2f+0xfe>
    6d86:	480a      	ldr	r0, [pc, #40]	; (6db0 <__aeabi_d2f+0x114>)
    6d88:	4684      	mov	ip, r0
    6d8a:	4464      	add	r4, ip
    6d8c:	40a3      	lsls	r3, r4
    6d8e:	4333      	orrs	r3, r6
    6d90:	1e5e      	subs	r6, r3, #1
    6d92:	41b3      	sbcs	r3, r6
    6d94:	2500      	movs	r5, #0
    6d96:	4313      	orrs	r3, r2
    6d98:	e79d      	b.n	6cd6 <__aeabi_d2f+0x3a>
    6d9a:	2300      	movs	r3, #0
    6d9c:	e7f7      	b.n	6d8e <__aeabi_d2f+0xf2>
    6d9e:	2300      	movs	r3, #0
    6da0:	e7ae      	b.n	6d00 <__aeabi_d2f+0x64>
    6da2:	002c      	movs	r4, r5
    6da4:	e7c0      	b.n	6d28 <__aeabi_d2f+0x8c>
    6da6:	46c0      	nop			; (mov r8, r8)
    6da8:	fffffc80 	.word	0xfffffc80
    6dac:	fffffc82 	.word	0xfffffc82
    6db0:	fffffca2 	.word	0xfffffca2

00006db4 <__clzsi2>:
    6db4:	211c      	movs	r1, #28
    6db6:	2301      	movs	r3, #1
    6db8:	041b      	lsls	r3, r3, #16
    6dba:	4298      	cmp	r0, r3
    6dbc:	d301      	bcc.n	6dc2 <__clzsi2+0xe>
    6dbe:	0c00      	lsrs	r0, r0, #16
    6dc0:	3910      	subs	r1, #16
    6dc2:	0a1b      	lsrs	r3, r3, #8
    6dc4:	4298      	cmp	r0, r3
    6dc6:	d301      	bcc.n	6dcc <__clzsi2+0x18>
    6dc8:	0a00      	lsrs	r0, r0, #8
    6dca:	3908      	subs	r1, #8
    6dcc:	091b      	lsrs	r3, r3, #4
    6dce:	4298      	cmp	r0, r3
    6dd0:	d301      	bcc.n	6dd6 <__clzsi2+0x22>
    6dd2:	0900      	lsrs	r0, r0, #4
    6dd4:	3904      	subs	r1, #4
    6dd6:	a202      	add	r2, pc, #8	; (adr r2, 6de0 <__clzsi2+0x2c>)
    6dd8:	5c10      	ldrb	r0, [r2, r0]
    6dda:	1840      	adds	r0, r0, r1
    6ddc:	4770      	bx	lr
    6dde:	46c0      	nop			; (mov r8, r8)
    6de0:	02020304 	.word	0x02020304
    6de4:	01010101 	.word	0x01010101
	...

00006df0 <__libc_init_array>:
    6df0:	b570      	push	{r4, r5, r6, lr}
    6df2:	2500      	movs	r5, #0
    6df4:	4b0e      	ldr	r3, [pc, #56]	; (6e30 <__libc_init_array+0x40>)
    6df6:	4c0f      	ldr	r4, [pc, #60]	; (6e34 <__libc_init_array+0x44>)
    6df8:	1ae4      	subs	r4, r4, r3
    6dfa:	10a4      	asrs	r4, r4, #2
    6dfc:	42a5      	cmp	r5, r4
    6dfe:	d109      	bne.n	6e14 <__libc_init_array+0x24>
    6e00:	2500      	movs	r5, #0
    6e02:	f000 fa63 	bl	72cc <_init>
    6e06:	4c0c      	ldr	r4, [pc, #48]	; (6e38 <__libc_init_array+0x48>)
    6e08:	4b0c      	ldr	r3, [pc, #48]	; (6e3c <__libc_init_array+0x4c>)
    6e0a:	1ae4      	subs	r4, r4, r3
    6e0c:	10a4      	asrs	r4, r4, #2
    6e0e:	42a5      	cmp	r5, r4
    6e10:	d107      	bne.n	6e22 <__libc_init_array+0x32>
    6e12:	bd70      	pop	{r4, r5, r6, pc}
    6e14:	4a06      	ldr	r2, [pc, #24]	; (6e30 <__libc_init_array+0x40>)
    6e16:	00ab      	lsls	r3, r5, #2
    6e18:	189b      	adds	r3, r3, r2
    6e1a:	681b      	ldr	r3, [r3, #0]
    6e1c:	4798      	blx	r3
    6e1e:	3501      	adds	r5, #1
    6e20:	e7ec      	b.n	6dfc <__libc_init_array+0xc>
    6e22:	4a06      	ldr	r2, [pc, #24]	; (6e3c <__libc_init_array+0x4c>)
    6e24:	00ab      	lsls	r3, r5, #2
    6e26:	189b      	adds	r3, r3, r2
    6e28:	681b      	ldr	r3, [r3, #0]
    6e2a:	4798      	blx	r3
    6e2c:	3501      	adds	r5, #1
    6e2e:	e7ee      	b.n	6e0e <__libc_init_array+0x1e>
    6e30:	000072d8 	.word	0x000072d8
    6e34:	000072d8 	.word	0x000072d8
    6e38:	000072dc 	.word	0x000072dc
    6e3c:	000072d8 	.word	0x000072d8

00006e40 <memcpy>:
    6e40:	2300      	movs	r3, #0
    6e42:	b510      	push	{r4, lr}
    6e44:	429a      	cmp	r2, r3
    6e46:	d100      	bne.n	6e4a <memcpy+0xa>
    6e48:	bd10      	pop	{r4, pc}
    6e4a:	5ccc      	ldrb	r4, [r1, r3]
    6e4c:	54c4      	strb	r4, [r0, r3]
    6e4e:	3301      	adds	r3, #1
    6e50:	e7f8      	b.n	6e44 <memcpy+0x4>
    6e52:	0000      	movs	r0, r0
    6e54:	682f2e2e 	.word	0x682f2e2e
    6e58:	692f6c61 	.word	0x692f6c61
    6e5c:	756c636e 	.word	0x756c636e
    6e60:	682f6564 	.word	0x682f6564
    6e64:	775f6c61 	.word	0x775f6c61
    6e68:	682e7464 	.word	0x682e7464
    6e6c:	00000000 	.word	0x00000000
    6e70:	00000ba0 	.word	0x00000ba0
    6e74:	00000a90 	.word	0x00000a90
    6e78:	00000ab2 	.word	0x00000ab2
    6e7c:	00000b56 	.word	0x00000b56
    6e80:	00000b74 	.word	0x00000b74

00006e84 <aucCRCHi>:
    6e84:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6e94:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6ea4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6eb4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6ec4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6ed4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6ee4:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6ef4:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6f04:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6f14:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6f24:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6f34:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6f44:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@
    6f54:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6f64:	4180c001 4081c100 4081c100 4180c001     ...A...@...@...A
    6f74:	4081c100 4180c001 4180c001 4081c100     ...@...A...A...@

00006f84 <aucCRCLo>:
    6f84:	01c1c000 c20203c3 c70706c6 04c4c505     ................
    6f94:	cd0d0ccc 0ececf0f 0bcbca0a c80809c9     ................
    6fa4:	d91918d8 1adadb1b 1fdfde1e dc1c1ddd     ................
    6fb4:	15d5d414 d61617d7 d31312d2 10d0d111     ................
    6fc4:	f13130f0 32f2f333 37f7f636 f43435f5     .01.3..26..7.54.
    6fd4:	3dfdfc3c fe3e3fff fb3b3afa 38f8f939     <..=.?>..:;.9..8
    6fe4:	29e9e828 ea2a2beb ef2f2eee 2ceced2d     (..).+*.../.-..,
    6ff4:	e52524e4 26e6e727 23e3e222 e02021e1     .$%.'..&"..#.! .
    7004:	a16160a0 62a2a363 67a7a666 a46465a5     .`a.c..bf..g.ed.
    7014:	6dadac6c ae6e6faf ab6b6aaa 68a8a969     l..m.on..jk.i..h
    7024:	79b9b878 ba7a7bbb bf7f7ebe 7cbcbd7d     x..y.{z..~..}..|
    7034:	b57574b4 76b6b777 73b3b272 b07071b1     .tu.w..vr..s.qp.
    7044:	51919050 92525393 97575696 54949555     P..Q.SR..VW.U..T
    7054:	9d5d5c9c 5e9e9f5f 5b9b9a5a 98585999     .\]._..^Z..[.YX.
    7064:	89494888 4a8a8b4b 4f8f8e4e 8c4c4d8d     .HI.K..JN..O.ML.
    7074:	45858444 86464787 83434282 40808141     D..E.GF..BC.A..@
    7084:	682f2e2e 732f6c61 682f6372 695f6c61     ../hal/src/hal_i
    7094:	6d5f6332 6e79735f 00632e63 682f2e2e     2c_m_sync.c.../h
    70a4:	732f6c61 682f6372 695f6c61 00632e6f     al/src/hal_io.c.
    70b4:	682f2e2e 732f6c61 682f6372 745f6c61     ../hal/src/hal_t
    70c4:	72656d69 0000632e 682f2e2e 752f6c61     imer.c..../hal/u
    70d4:	736c6974 6372732f 6974752f 6c5f736c     tils/src/utils_l
    70e4:	2e747369 00000063 42000400 42000800     ist.c......B...B
    70f4:	42000c00                                ...B

000070f8 <_usarts>:
	...

00007110 <_i2cms>:
    7110:	00000001 00200014 00000100 00000049     ...... .....I...
    7120:	00d70000 00f42400                       .....$..

00007128 <_i2css>:
	...

00007138 <sercomspi_regs>:
    7138:	0011000c 00020000 00000000 01ff004f     ............O...
    7148:	00000000 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    7158:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..

00007168 <_tcs>:
    7168:	00002200 00000008 00000000 00000000     ."..............
    7178:	00000320 00000000 00002402 00000708      ........$......
	...
    7190:	00001e84 00000000 682f2e2e 742f6c70     ........../hpl/t
    71a0:	70682f63 63745f6c 0000632e 682f2e2e     c/hpl_tc.c..../h
    71b0:	772f6c70 682f7464 775f6c70 632e7464     pl/wdt/hpl_wdt.c
    71c0:	00000000 0000346e 000034aa 000034ba     ....n4...4...4..
    71d0:	000034ca 000034da 000034ea 000034fa     .4...4...4...4..
    71e0:	0000350a 00003df6 00003e44 00003dfc     .5...=..D>...=..
    71f0:	00003e02 00003e08 00003e0e 00003e14     .>...>...>...>..
    7200:	00003e1a 00003e20 00ccbbaa 00004ab4     .>.. >.......J..
    7210:	00004a12 00004a12 00004a10 00004aa6     .J...J...J...J..
    7220:	00004aa6 00004a9c 00004a10 00004aa6     .J...J...J...J..
    7230:	00004a9c 00004aa6 00004a10 00004aac     .J...J...J...J..
    7240:	00004aac 00004aac 00004b48 00005930     .J...J..HK..0Y..
    7250:	00005918 00005910 000057dc 00005910     .Y...Y...W...Y..
    7260:	000058be 00005910 000057dc 00005918     .X...Y...W...Y..
    7270:	00005918 000058be 000057dc 000057d2     .Y...X...W...W..
    7280:	000057d2 000057d2 00005b42 00006180     .W...W..B[...a..
    7290:	00006034 00006034 00006030 00006162     4`..4`..0`..ba..
    72a0:	00006162 00006154 00006030 00006162     ba..Ta..0`..ba..
    72b0:	00006154 00006162 00006030 0000616a     Ta..ba..0`..ja..
    72c0:	0000616a 0000616a 00006374              ja..ja..tc..

000072cc <_init>:
    72cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72ce:	46c0      	nop			; (mov r8, r8)
    72d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    72d2:	bc08      	pop	{r3}
    72d4:	469e      	mov	lr, r3
    72d6:	4770      	bx	lr

000072d8 <__init_array_start>:
    72d8:	00000121 	.word	0x00000121

000072dc <_fini>:
    72dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72de:	46c0      	nop			; (mov r8, r8)
    72e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    72e2:	bc08      	pop	{r3}
    72e4:	469e      	mov	lr, r3
    72e6:	4770      	bx	lr

000072e8 <__fini_array_start>:
    72e8:	000000f5 	.word	0x000000f5
