0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab1_Task2/Lab1_Task2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab1_Task2/Lab1_Task2.srcs/sim_1/new/tb_half_adder.sv,1731326439,systemVerilog,,,,testbench,,,,,,,,
/home/it/Vivado_Projects/Lab1_Task2/Lab1_Task2.srcs/sources_1/new/half_adder.v,1731325091,verilog,,,,half_adder,,,,,,,,
