include mapped_io
include usart
include timer

const
  PINA*    = MappedIoRegister[uint8](0x20)
  DDRA*    = MappedIoRegister[uint8](0x21)
  PORTA*   = MappedIoRegister[uint8](0x22)
  PINB*    = MappedIoRegister[uint8](0x23)
  DDRB*    = MappedIoRegister[uint8](0x24)
  PORTB*   = MappedIoRegister[uint8](0x25)
  PINC*    = MappedIoRegister[uint8](0x26)
  DDRC*    = MappedIoRegister[uint8](0x27)
  PORTC*   = MappedIoRegister[uint8](0x28)
  PIND*    = MappedIoRegister[uint8](0x29)
  DDRD*    = MappedIoRegister[uint8](0x2A)
  PORTD*   = MappedIoRegister[uint8](0x2B)
  PINE*    = MappedIoRegister[uint8](0x2C)
  DDRE*    = MappedIoRegister[uint8](0x2D)
  PORTE*   = MappedIoRegister[uint8](0x2E)
  PINF*    = MappedIoRegister[uint8](0x2F)
  DDRF*    = MappedIoRegister[uint8](0x30)
  PORTF*   = MappedIoRegister[uint8](0x31)
  PING*    = MappedIoRegister[uint8](0x32)
  DDRG*    = MappedIoRegister[uint8](0x33)
  PORTG*   = MappedIoRegister[uint8](0x34)
  TIFR0*   = MappedIoRegister[uint8](0x35)
  TIFR1*   = MappedIoRegister[uint8](0x36)
  TIFR2*   = MappedIoRegister[uint8](0x37)
  EIFR*    = MappedIoRegister[uint8](0x3C)
  EIMSK*   = MappedIoRegister[uint8](0x3D)
  GPIOR0*  = MappedIoRegister[uint8](0x3E)
  EECR*    = MappedIoRegister[uint8](0x3F)
  EEDR*    = MappedIoRegister[uint8](0x40)
  EEAR*    = MappedIoRegister[uint16](0x41)
  EEARL*   = MappedIoRegister[uint8](0x41)
  EEARH*   = MappedIoRegister[uint8](0x42)
  GTCCR*   = MappedIoRegister[uint8](0x43)
  TCCR0A*  = MappedIoRegister[uint8](0x44)
  TCNT0*   = MappedIoRegister[uint8](0x46)
  OCR0A*   = MappedIoRegister[uint8](0x47)
  GPIOR1*  = MappedIoRegister[uint8](0x4A)
  GPIOR2*  = MappedIoRegister[uint8](0x4B)
  SPCR*    = MappedIoRegister[uint8](0x4C)
  SPSR*    = MappedIoRegister[uint8](0x4D)
  SPDR*    = MappedIoRegister[uint8](0x4E)
  ACSR*    = MappedIoRegister[uint8](0x50)
  OCDR*    = MappedIoRegister[uint8](0x51)
  SMCR*    = MappedIoRegister[uint8](0x53)
  MCUSR*   = MappedIoRegister[uint8](0x54)
  MCUCR*   = MappedIoRegister[uint8](0x55)
  SPMCSR*  = MappedIoRegister[uint8](0x57)
  SP*      = MappedIoRegister[uint16](0x5D)
  SPL*     = MappedIoRegister[uint8](0x5D)
  SPH*     = MappedIoRegister[uint8](0x5E)
  SREG*    = MappedIoRegister[uint8](0x5F)
  WDTCR*   = MappedIoRegister[uint8](0x60)
  CLKPR*   = MappedIoRegister[uint8](0x61)
  PRR*     = MappedIoRegister[uint8](0x64)
  OSCCAL*  = MappedIoRegister[uint8](0x66)
  EICRA*   = MappedIoRegister[uint8](0x69)
  PCMSK0*  = MappedIoRegister[uint8](0x6B)
  PCMSK1*  = MappedIoRegister[uint8](0x6C)
  TIMSK0*  = MappedIoRegister[uint8](0x6E)
  TIMSK1*  = MappedIoRegister[uint8](0x6F)
  TIMSK2*  = MappedIoRegister[uint8](0x70)
  ADC*     = MappedIoRegister[uint16](0x78)
  ADCL*    = MappedIoRegister[uint8](0x78)
  ADCH*    = MappedIoRegister[uint8](0x79)
  ADCSRA*  = MappedIoRegister[uint8](0x7A)
  ADCSRB*  = MappedIoRegister[uint8](0x7B)
  ADMUX*   = MappedIoRegister[uint8](0x7C)
  DIDR0*   = MappedIoRegister[uint8](0x7E)
  DIDR1*   = MappedIoRegister[uint8](0x7F)
  TCCR1A*  = MappedIoRegister[uint8](0x80)
  TCCR1B*  = MappedIoRegister[uint8](0x81)
  TCCR1C*  = MappedIoRegister[uint8](0x82)
  TCNT1*   = MappedIoRegister[uint16](0x84)
  TCNT1L*  = MappedIoRegister[uint8](0x84)
  TCNT1H*  = MappedIoRegister[uint8](0x85)
  ICR1*    = MappedIoRegister[uint16](0x86)
  ICR1L*   = MappedIoRegister[uint8](0x86)
  ICR1H*   = MappedIoRegister[uint8](0x87)
  OCR1A*   = MappedIoRegister[uint16](0x88)
  OCR1AL*  = MappedIoRegister[uint8](0x88)
  OCR1AH*  = MappedIoRegister[uint8](0x89)
  OCR1B*   = MappedIoRegister[uint16](0x8A)
  OCR1BL*  = MappedIoRegister[uint8](0x8A)
  OCR1BH*  = MappedIoRegister[uint8](0x8B)
  TCCR2A*  = MappedIoRegister[uint8](0xB0)
  TCNT2*   = MappedIoRegister[uint8](0xB2)
  OCR2A*   = MappedIoRegister[uint8](0xB3)
  ASSR*    = MappedIoRegister[uint8](0xB6)
  USICR*   = MappedIoRegister[uint8](0xB8)
  USISR*   = MappedIoRegister[uint8](0xB9)
  USIDR*   = MappedIoRegister[uint8](0xBA)
  UCSR0A*  = MappedIoRegister[uint8](0xC0)
  UCSR0B*  = MappedIoRegister[uint8](0xC1)
  UCSR0C*  = MappedIoRegister[uint8](0xC2)
  UBRR0*   = MappedIoRegister[uint16](0xC4)
  UBRR0L*  = MappedIoRegister[uint8](0xC4)
  UBRR0H*  = MappedIoRegister[uint8](0xC5)
  UDR0*    = MappedIoRegister[uint8](0xC6)
  LCDCRA*  = MappedIoRegister[uint8](0xE4)
  LCDCRB*  = MappedIoRegister[uint8](0xE5)
  LCDFRR*  = MappedIoRegister[uint8](0xE6)
  LCDCCR*  = MappedIoRegister[uint8](0xE7)
  LCDDR00* = MappedIoRegister[uint8](0xEC)
  LCDDR01* = MappedIoRegister[uint8](0xED)
  LCDDR02* = MappedIoRegister[uint8](0xEE)
  LCDDR03* = MappedIoRegister[uint8](0xEF)
  LCDDR05* = MappedIoRegister[uint8](0xF1)
  LCDDR06* = MappedIoRegister[uint8](0xF2)
  LCDDR07* = MappedIoRegister[uint8](0xF3)
  LCDDR08* = MappedIoRegister[uint8](0xF4)
  LCDDR10* = MappedIoRegister[uint8](0xF6)
  LCDDR11* = MappedIoRegister[uint8](0xF7)
  LCDDR12* = MappedIoRegister[uint8](0xF8)
  LCDDR13* = MappedIoRegister[uint8](0xF9)
  LCDDR15* = MappedIoRegister[uint8](0xFB)
  LCDDR16* = MappedIoRegister[uint8](0xFC)
  LCDDR17* = MappedIoRegister[uint8](0xFD)
  LCDDR18* = MappedIoRegister[uint8](0xFE)

const
  porta* = Port(direction: DDRA, output: PORTA, input: PINA)
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portc* = Port(direction: DDRC, output: PORTC, input: PINC)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)
  portf* = Port(direction: DDRF, output: PORTF, input: PINF)
  portg* = Port(direction: DDRG, output: PORTG, input: PING)

