--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\XilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml timer.twx timer.ncd -o timer.twr timer.pcf -ucf
timer.ucf

Design file:              timer.ncd
Physical constraint file: timer.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pb_rst      |    3.578(R)|      SLOW  |   -1.567(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
display<2>  |         9.065(R)|      SLOW  |         4.490(R)|      FAST  |clk_BUFGP         |   0.000|
display<5>  |         8.954(R)|      SLOW  |         4.797(R)|      FAST  |clk_BUFGP         |   0.000|
display<7>  |         8.897(R)|      SLOW  |         4.616(R)|      FAST  |clk_BUFGP         |   0.000|
display<8>  |         9.204(R)|      SLOW  |         4.839(R)|      FAST  |clk_BUFGP         |   0.000|
display<9>  |         9.354(R)|      SLOW  |         4.926(R)|      FAST  |clk_BUFGP         |   0.000|
display<10> |         8.696(R)|      SLOW  |         4.480(R)|      FAST  |clk_BUFGP         |   0.000|
display<11> |         9.174(R)|      SLOW  |         4.530(R)|      FAST  |clk_BUFGP         |   0.000|
display<12> |         9.171(R)|      SLOW  |         4.807(R)|      FAST  |clk_BUFGP         |   0.000|
display<13> |         9.286(R)|      SLOW  |         4.821(R)|      FAST  |clk_BUFGP         |   0.000|
display<14> |         9.041(R)|      SLOW  |         4.751(R)|      FAST  |clk_BUFGP         |   0.000|
display<15> |         8.945(R)|      SLOW  |         4.702(R)|      FAST  |clk_BUFGP         |   0.000|
display<16> |         8.915(R)|      SLOW  |         4.680(R)|      FAST  |clk_BUFGP         |   0.000|
display<17> |         8.996(R)|      SLOW  |         4.750(R)|      FAST  |clk_BUFGP         |   0.000|
display<18> |         8.921(R)|      SLOW  |         4.698(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.852|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu May 14 14:49:04 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



