# Compile of full_adder2.v was successful.
# Compile of full_adder2_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of full_adder2.v was successful.
# Compile of full_adder2_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of full_adder2_tb.v failed with 1 errors.
# Compile of full_adder2.v was successful.
# Compile of full_adder2_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of full_adder2_tb.v failed with 1 errors.
# Compile of full_adder2_tb.v failed with 1 errors.
# Error opening C:/Users/Likith/Desktop/MyVerilog/full_adder2/(vlog-13069) C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v
# Path name 'C:/Users/Likith/Desktop/MyVerilog/full_adder2/(vlog-13069) C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v' doesn't exist.
# Error opening C:/Users/Likith/Desktop/MyVerilog/full_adder2/(vlog-13069) C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v
# Path name 'C:/Users/Likith/Desktop/MyVerilog/full_adder2/(vlog-13069) C:/Users/Likith/Desktop/MyVerilog/full_adder2/full_adder2_tb.v' doesn't exist.
# Compile of full_adder2_tb.v failed with 1 errors.
# Compile of full_adder2.v was successful.
# Compile of full_adder2_tb.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of full_adder2.v was successful.
# Compile of full_adder2_tb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.full_adder2_tb
# vsim -gui work.full_adder2_tb 
# Start time: 19:35:05 on Nov 27,2023
# Loading work.full_adder2_tb
# Loading work.full_adder2
add wave sim:/full_adder2_tb/*
run -all
# End time: 19:37:31 on Nov 27,2023, Elapsed time: 0:02:26
# Errors: 0, Warnings: 0
