
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000046                       # Number of seconds simulated
sim_ticks                                    46379000                       # Number of ticks simulated
final_tick                                   46379000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 167491                       # Simulator instruction rate (inst/s)
host_op_rate                                   177994                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               89559596                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646676                       # Number of bytes of host memory used
host_seconds                                     0.52                       # Real time elapsed on the host
sim_insts                                       86730                       # Number of instructions simulated
sim_ops                                         92172                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           24896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              62208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          804502038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          536794670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1341296708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     804502038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        804502038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        12419414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12419414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        12419414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         804502038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         536794670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1353716122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         973                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                       973                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  61888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   62272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46371500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   973                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    344.558140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.998305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   326.582109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           48     27.91%     27.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     26.16%     54.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           19     11.05%     65.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      8.14%     73.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.81%     79.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.07%     83.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.07%     87.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.16%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20     11.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          172                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9045000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                27176250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9353.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28103.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1334.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1342.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.80                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      47221.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   997920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   544500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5545800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26622990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               161250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               36415260                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            929.168118                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      3229000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37815500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   196560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   107250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1092000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20300265                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5699250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               29938125                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            764.166294                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12997000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      28503500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   12760                       # Number of BP lookups
system.cpu.branchPred.condPredicted             10791                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1178                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10910                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    7908                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             72.483960                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     762                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 14                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                            92759                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              27655                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         115812                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       12760                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               8670                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         31924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2453                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                     15118                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   641                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              60806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.042496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.237501                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41582     68.38%     68.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      986      1.62%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1132      1.86%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      599      0.99%     72.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1052      1.73%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      472      0.78%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      894      1.47%     76.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5495      9.04%     85.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     8594     14.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                60806                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.137561                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.248526                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    24058                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 18238                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     16602                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   963                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    945                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  822                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   290                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 117579                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1053                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    945                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    25007                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    2730                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5834                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     16576                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  9714                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 114294                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    90                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    266                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    228                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8944                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              138931                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                555566                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           172269                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                113439                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    25492                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                114                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            113                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      4066                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                24203                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                8401                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1040                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              488                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     109260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 242                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    100006                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               581                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        56065                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             67                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         60806                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.644673                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.790301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29731     48.89%     48.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4395      7.23%     56.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2928      4.82%     60.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                5253      8.64%     69.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               18499     30.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           60806                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 56422     56.42%     56.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12876     12.88%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                23285     23.28%     92.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7420      7.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 100006                       # Type of FU issued
system.cpu.iq.rate                           1.078127                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          21                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000210                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             261364                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            126855                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        97271                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  56                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  99999                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              111                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3909                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1467                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    945                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2135                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   509                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              109510                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               189                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 24203                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 8401                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                109                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   484                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             52                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            420                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          521                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  941                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 98725                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 22481                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1281                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                        29747                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     8877                       # Number of branches executed
system.cpu.iew.exec_stores                       7266                       # Number of stores executed
system.cpu.iew.exec_rate                     1.064317                       # Inst execution rate
system.cpu.iew.wb_sent                          97800                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         97299                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     72560                       # num instructions producing a value
system.cpu.iew.wb_consumers                    128022                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.048944                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.566778                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           17341                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        58201                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.583684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.495035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        31687     54.44%     54.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        10848     18.64%     73.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2887      4.96%     78.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1119      1.92%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1713      2.94%     82.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4009      6.89%     89.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          633      1.09%     90.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          942      1.62%     92.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         4363      7.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        58201                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86730                       # Number of instructions committed
system.cpu.commit.committedOps                  92172                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          27228                       # Number of memory references committed
system.cpu.commit.loads                         20294                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                       8076                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     84564                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            52120     56.55%     56.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12821     13.91%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           20294     22.02%     92.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6934      7.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             92172                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  4363                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       163168                       # The number of ROB reads
system.cpu.rob.rob_writes                      221640                       # The number of ROB writes
system.cpu.timesIdled                             384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86730                       # Number of Instructions Simulated
system.cpu.committedOps                         92172                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.069515                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.069515                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.935004                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.935004                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   148025                       # number of integer regfile reads
system.cpu.int_regfile_writes                   78736                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    360825                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    40730                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   30349                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                25                       # number of replacements
system.cpu.dcache.tags.tagsinuse           222.502369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               25823                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.383033                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   222.502369                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.217287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.217287                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.355469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             58373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            58373                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        21840                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           21840                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         3876                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3876                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         25716                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            25716                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        25721                       # number of overall hits
system.cpu.dcache.overall_hits::total           25721                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          260                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           260                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2907                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         3167                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3167                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3167                       # number of overall misses
system.cpu.dcache.overall_misses::total          3167                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15442250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15442250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    156808242                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    156808242                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       141250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    172250492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    172250492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    172250492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    172250492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        22100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        22100                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6783                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        28883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        28883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        28888                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        28888                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011765                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.428571                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.428571                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.109649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.109649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.109630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.109630                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59393.269231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59393.269231                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53941.603715                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53941.603715                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54389.167035                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54389.167035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54389.167035                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54389.167035                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          477                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.800000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           98                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           98                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2682                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2682                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2780                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2780                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2780                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          162                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          162                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          225                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          225                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     10130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10130500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     12193745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12193745                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       134250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     22324245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22324245                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     22324245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22324245                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007330                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033171                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013399                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013397                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62533.950617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62533.950617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 54194.422222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54194.422222                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        67125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57685.387597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57685.387597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57685.387597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57685.387597                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               202                       # number of replacements
system.cpu.icache.tags.tagsinuse           260.994138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               14332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               583                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             24.583190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   260.994138                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.509754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.509754                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             30819                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            30819                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        14332                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           14332                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         14332                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            14332                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        14332                       # number of overall hits
system.cpu.icache.overall_hits::total           14332                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          786                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           786                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          786                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            786                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          786                       # number of overall misses
system.cpu.icache.overall_misses::total           786                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42734250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42734250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42734250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42734250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42734250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42734250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        15118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15118                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        15118                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15118                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        15118                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15118                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.051991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051991                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.051991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.051991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051991                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54369.274809                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54369.274809                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54369.274809                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54369.274809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54369.274809                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54369.274809                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          202                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          202                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          202                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          202                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          202                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          202                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32168750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32168750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32168750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32168750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32168750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32168750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.038629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.038629                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.038629                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.038629                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.038629                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.038629                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55083.476027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55083.476027                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55083.476027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55083.476027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55083.476027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55083.476027                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 748                       # Transaction distribution
system.membus.trans_dist::ReadResp                747                       # Transaction distribution
system.membus.trans_dist::Writeback                 9                       # Transaction distribution
system.membus.trans_dist::ReadExReq               225                       # Transaction distribution
system.membus.trans_dist::ReadExResp              225                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        25472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   62784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               982                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                     982    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 982                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1240500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3099750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2077500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
