##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for timer_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (timer_clk:R vs. timer_clk:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                    | Frequency: 30.39 MHz  | Target: 0.40 MHz   | 
Clock: Clock_2                    | Frequency: 28.54 MHz  | Target: 0.40 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 95.97 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL                     | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clk                  | Frequency: 34.49 MHz  | Target: 0.01 MHz   | 
Clock: timer_clk(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        2.5e+006         2467092     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        2.5e+006         2464959     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          31462       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          31246       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clk     timer_clk      1e+008           99971003    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  24772         Clock_1:R         
SCL_2(0)_PAD:out  26089         Clock_2:R         
SDA_1(0)_PAD:out  24367         Clock_1:R         
SDA_2(0)_PAD:out  25219         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 30.39 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2467092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26898
-------------------------------------   ----- 
End-of-path arrival time (ps)           26898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1          macrocell5     13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q               macrocell5      3350  18059  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell9      3177  21235  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell9      3350  24585  2467092  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2313  26898  2467092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 28.54 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2464959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29031
-------------------------------------   ----- 
End-of-path arrival time (ps)           29031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell12    11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell12     3350  15996  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     7383  23379  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  26729  2464959  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2302  29031  2464959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 95.97 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31246  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4679   6910  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clk
***************************************
Clock: timer_clk
Frequency: 34.49 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99971003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell20   5130  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell21      0  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell21   3300  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell22      0  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell22   3300  24767  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell23      0  24767  99971003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell23      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31246  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4679   6910  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      2005   2005  31462  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   4689   6694  31462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1


5.3::Critical Path Report for (timer_clk:R vs. timer_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99971003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell20   5130  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell21      0  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell21   3300  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell22      0  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell22   3300  24767  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell23      0  24767  99971003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell23      0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2464959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29031
-------------------------------------   ----- 
End-of-path arrival time (ps)           29031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell12    11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell12     3350  15996  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     7383  23379  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  26729  2464959  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2302  29031  2464959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2467092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26898
-------------------------------------   ----- 
End-of-path arrival time (ps)           26898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1          macrocell5     13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q               macrocell5      3350  18059  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell9      3177  21235  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell9      3350  24585  2467092  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2313  26898  2467092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6910
-------------------------------------   ---- 
End-of-path arrival time (ps)           6910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31246  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4679   6910  31246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6694
-------------------------------------   ---- 
End-of-path arrival time (ps)           6694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      2005   2005  31462  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   4689   6694  31462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31652p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                               iocell13      1828   1828  31652  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/main_0  macrocell49   4676   6504  31652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 31652p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                             iocell13      1828   1828  31652  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_6  macrocell57   4676   6504  31652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32129p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32129  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/main_0  macrocell59   4724   6027  32129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32129p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6027
-------------------------------------   ---- 
End-of-path arrival time (ps)           6027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32129  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0  macrocell69   4724   6027  32129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32283p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32283  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/main_0  macrocell35   4624   5874  32283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32283p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32283  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0  macrocell45   4624   5874  32283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 32417p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                               iocell10      1114   1114  32417  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/main_0  macrocell25   4626   5740  32417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 32417p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                             iocell10      1114   1114  32417  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_6  macrocell33   4626   5740  32417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2464959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29031
-------------------------------------   ----- 
End-of-path arrival time (ps)           29031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell12    11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell12     3350  15996  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell17     7383  23379  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell17     3350  26729  2464959  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell6   2302  29031  2464959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2466976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29514
-------------------------------------   ----- 
End-of-path arrival time (ps)           29514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell16  17523  18773  2466976  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  22123  2466976  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0       macrocell65   7391  29514  2466976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2466978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29512
-------------------------------------   ----- 
End-of-path arrival time (ps)           29512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell16  17523  18773  2466976  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  22123  2466976  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_1           macrocell58   7389  29512  2466978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2467092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26898
-------------------------------------   ----- 
End-of-path arrival time (ps)           26898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1          macrocell5     13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q               macrocell5      3350  18059  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell9      3177  21235  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell9      3350  24585  2467092  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell4   2313  26898  2467092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2467748p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28122
-------------------------------------   ----- 
End-of-path arrival time (ps)           28122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q                 macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1            macrocell12    11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q                 macrocell12     3350  15996  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell13     6482  22478  2467748  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell13     3350  25828  2467748  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell7   2294  28122  2467748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2468055p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27815
-------------------------------------   ----- 
End-of-path arrival time (ps)           27815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1            macrocell5     13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q                 macrocell5      3350  18059  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell6      4093  22152  2468055  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell6      3350  25502  2468055  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell5   2313  27815  2468055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2468122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25868
-------------------------------------   ----- 
End-of-path arrival time (ps)           25868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell16    17523  18773  2466976  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16     3350  22123  2466976  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell6   3745  25868  2468122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2469175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27315
-------------------------------------   ----- 
End-of-path arrival time (ps)           27315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell8   14029  15279  2469175  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell8    3350  18629  2469175  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0       macrocell41   8687  27315  2469175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2470359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25511
-------------------------------------   ----- 
End-of-path arrival time (ps)           25511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q                 macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell7     16489  17739  2470359  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell7      3350  21089  2470359  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell5   4423  25511  2470359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell5       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2470618p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25872
-------------------------------------   ----- 
End-of-path arrival time (ps)           25872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell16  17523  18773  2466976  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell16   3350  22123  2466976  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_1           macrocell55   3749  25872  2470618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2471265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25225
-------------------------------------   ----- 
End-of-path arrival time (ps)           25225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell8   14029  15279  2469175  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell8    3350  18629  2469175  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_1           macrocell34   6596  25225  2471265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2471275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25215
-------------------------------------   ----- 
End-of-path arrival time (ps)           25215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell8   14029  15279  2469175  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell8    3350  18629  2469175  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_1           macrocell31   6586  25215  2471275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2471501p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22489
-------------------------------------   ----- 
End-of-path arrival time (ps)           22489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q               macrocell27     1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell8     14029  15279  2469175  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell8      3350  18629  2469175  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell4   3860  22489  2471501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2473213p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22657
-------------------------------------   ----- 
End-of-path arrival time (ps)           22657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q                 macrocell51     1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell14    15755  17005  2473213  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell14     3350  20355  2473213  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell7   2302  22657  2473213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell7       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2473645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22845
-------------------------------------   ----- 
End-of-path arrival time (ps)           22845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q             macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/main_5  macrocell66  15931  17181  2473645  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/q       macrocell66   3350  20531  2473645  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_5        macrocell28   2314  22845  2473645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2473809p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22681
-------------------------------------   ----- 
End-of-path arrival time (ps)           22681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q               macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/main_9  macrocell15  15842  17092  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/q       macrocell15   3350  20442  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_8        macrocell54   2240  22681  2473809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:Net_643_3\/main_8
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2474012p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22478
-------------------------------------   ----- 
End-of-path arrival time (ps)           22478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1  macrocell12  11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q       macrocell12   3350  15996  2464959  RISE       1
\LED_Driver2:Net_643_3\/main_8           macrocell70   6482  22478  2474012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2474025p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22465
-------------------------------------   ----- 
End-of-path arrival time (ps)           22465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q            macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1       macrocell12  11396  12646  2464959  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q            macrocell12   3350  15996  2464959  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell64   6469  22465  2474025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:Net_643_3\/main_8
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2474338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22152
-------------------------------------   ----- 
End-of-path arrival time (ps)           22152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1  macrocell5   13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q       macrocell5    3350  18059  2467092  RISE       1
\LED_Driver1:Net_643_3\/main_8           macrocell46   4093  22152  2474338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2474610p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21880
-------------------------------------   ----- 
End-of-path arrival time (ps)           21880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q               macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/main_9  macrocell1   14376  15626  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  18976  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_6        macrocell26   2904  21880  2474610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2475131p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21359
-------------------------------------   ----- 
End-of-path arrival time (ps)           21359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q               macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/main_9  macrocell23  13840  15090  2475131  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/q       macrocell23   3350  18440  2475131  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_6        macrocell50   2919  21359  2475131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2476142p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20348
-------------------------------------   ----- 
End-of-path arrival time (ps)           20348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q            macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_1       macrocell5   13459  14709  2467092  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q            macrocell5    3350  18059  2467092  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell40   2289  20348  2476142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2476205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20285
-------------------------------------   ----- 
End-of-path arrival time (ps)           20285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_3  macrocell55  19035  20285  2476205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2476584p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19906
-------------------------------------   ----- 
End-of-path arrival time (ps)           19906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_2  macrocell33  18656  19906  2476584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:sda_x_wire\/main_4
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2476591p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19899
-------------------------------------   ----- 
End-of-path arrival time (ps)           19899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:sda_x_wire\/main_4     macrocell47  18649  19899  2476591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2476942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19548
-------------------------------------   ----- 
End-of-path arrival time (ps)           19548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q               macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/main_9  macrocell42  12054  13304  2476942  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/q       macrocell42   3350  16654  2476942  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_8        macrocell30   2893  19548  2476942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2476952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19538
-------------------------------------   ----- 
End-of-path arrival time (ps)           19538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q               macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/main_9  macrocell18  12048  13298  2476952  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/q       macrocell18   3350  16648  2476952  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_5        macrocell52   2890  19538  2476952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2477651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18839
-------------------------------------   ----- 
End-of-path arrival time (ps)           18839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_3  macrocell34  17589  18839  2477651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2478603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17887
-------------------------------------   ----- 
End-of-path arrival time (ps)           17887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell67  16637  17887  2478603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2478803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17687
-------------------------------------   ----- 
End-of-path arrival time (ps)           17687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_3  macrocell31  16437  17687  2478803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2478844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17646
-------------------------------------   ----- 
End-of-path arrival time (ps)           17646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_6  macrocell54  16396  17646  2478844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2479066p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17424
-------------------------------------   ----- 
End-of-path arrival time (ps)           17424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_2  macrocell32  16174  17424  2479066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:Net_643_3\/main_2
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2479084p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17406
-------------------------------------   ----- 
End-of-path arrival time (ps)           17406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:Net_643_3\/main_2      macrocell46  16156  17406  2479084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:Net_643_3\/main_2
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2479493p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16997
-------------------------------------   ----- 
End-of-path arrival time (ps)           16997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:Net_643_3\/main_2      macrocell70  15747  16997  2479493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2479619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16871
-------------------------------------   ----- 
End-of-path arrival time (ps)           16871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_2  macrocell57  15621  16871  2479619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2479753p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16737
-------------------------------------   ----- 
End-of-path arrival time (ps)           16737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_1  macrocell28  15487  16737  2479753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2479802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16688
-------------------------------------   ----- 
End-of-path arrival time (ps)           16688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_9  macrocell51  15438  16688  2479802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2479994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16496
-------------------------------------   ----- 
End-of-path arrival time (ps)           16496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  2476703  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_0             macrocell54    12916  16496  2479994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2480150p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16340
-------------------------------------   ----- 
End-of-path arrival time (ps)           16340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_2  macrocell29  15090  16340  2480150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2480171p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16319
-------------------------------------   ----- 
End-of-path arrival time (ps)           16319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_3  macrocell58  15069  16319  2480171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2480311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16179
-------------------------------------   ----- 
End-of-path arrival time (ps)           16179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_9  macrocell27  14929  16179  2480311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2480505p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15985
-------------------------------------   ----- 
End-of-path arrival time (ps)           15985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell64  14735  15985  2480505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2480514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15976
-------------------------------------   ----- 
End-of-path arrival time (ps)           15976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  2476703  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_3             macrocell51    12396  15976  2480514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2480687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15803
-------------------------------------   ----- 
End-of-path arrival time (ps)           15803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_6  macrocell55  14553  15803  2480687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2480833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15657
-------------------------------------   ----- 
End-of-path arrival time (ps)           15657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_5  macrocell33  14407  15657  2480833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:sda_x_wire\/main_7
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2480842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15648
-------------------------------------   ----- 
End-of-path arrival time (ps)           15648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:sda_x_wire\/main_7     macrocell47  14398  15648  2480842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:Net_643_3\/main_6
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2481058p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15432
-------------------------------------   ----- 
End-of-path arrival time (ps)           15432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:Net_643_3\/main_6    macrocell70  14182  15432  2481058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:Net_643_3\/main_6
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2481186p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15304
-------------------------------------   ----- 
End-of-path arrival time (ps)           15304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:Net_643_3\/main_6    macrocell46  14054  15304  2481186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:Net_643_3\/main_5
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2481754p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14736
-------------------------------------   ----- 
End-of-path arrival time (ps)           14736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:Net_643_3\/main_5      macrocell70  13486  14736  2481754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2481874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14616
-------------------------------------   ----- 
End-of-path arrival time (ps)           14616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q       macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell67  13366  14616  2481874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2481958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14532
-------------------------------------   ----- 
End-of-path arrival time (ps)           14532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_2  macrocell56  13282  14532  2481958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:sda_x_wire\/main_4
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2481959p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14531
-------------------------------------   ----- 
End-of-path arrival time (ps)           14531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:sda_x_wire\/main_4     macrocell71  13281  14531  2481959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2482345p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14145
-------------------------------------   ----- 
End-of-path arrival time (ps)           14145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_1  macrocell32  12895  14145  2482345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:Net_643_3\/main_1
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2482362p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:Net_643_3\/main_1      macrocell46  12878  14128  2482362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2482759p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13731
-------------------------------------   ----- 
End-of-path arrival time (ps)           13731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  2476470  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_3             macrocell27    10151  13731  2482759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2482768p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13722
-------------------------------------   ----- 
End-of-path arrival time (ps)           13722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_7  macrocell55  12472  13722  2482768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2482799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13691
-------------------------------------   ----- 
End-of-path arrival time (ps)           13691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_6  macrocell30  12441  13691  2482799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2482856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13634
-------------------------------------   ----- 
End-of-path arrival time (ps)           13634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_6  macrocell32  12384  13634  2482856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2483120p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13370
-------------------------------------   ----- 
End-of-path arrival time (ps)           13370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_6  macrocell31  12120  13370  2483120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2483200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13290
-------------------------------------   ----- 
End-of-path arrival time (ps)           13290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_5  macrocell50  12040  13290  2483200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2483422p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13068
-------------------------------------   ----- 
End-of-path arrival time (ps)           13068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_1  macrocell29  11818  13068  2483422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2483447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13043
-------------------------------------   ----- 
End-of-path arrival time (ps)           13043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_5  macrocell26  11793  13043  2483447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2483500p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12990
-------------------------------------   ----- 
End-of-path arrival time (ps)           12990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_5  macrocell32  11740  12990  2483500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:Net_643_3\/main_5
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2483516p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:Net_643_3\/main_5      macrocell46  11724  12974  2483516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2483524p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12966
-------------------------------------   ----- 
End-of-path arrival time (ps)           12966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q   macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_10  macrocell51  11716  12966  2483524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2483528p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12962
-------------------------------------   ----- 
End-of-path arrival time (ps)           12962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_7  macrocell54  11712  12962  2483528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:sda_x_wire\/main_7
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2483614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12876
-------------------------------------   ----- 
End-of-path arrival time (ps)           12876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:sda_x_wire\/main_7     macrocell71  11626  12876  2483614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver1:bI2C_UDB:StsReg\/clock
Path slack     : 2483627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15873
-------------------------------------   ----- 
End-of-path arrival time (ps)           15873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q     macrocell35    1250   1250  2474325  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/main_0  macrocell3     7629   8879  2483627  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/q       macrocell3     3350  12229  2483627  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/status_5  statusicell2   3644  15873  2483627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/clock                        statusicell2        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2484234p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12256
-------------------------------------   ----- 
End-of-path arrival time (ps)           12256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_5  macrocell57  11006  12256  2484234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2484293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12197
-------------------------------------   ----- 
End-of-path arrival time (ps)           12197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_3  macrocell52  10947  12197  2484293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_6  macrocell53  10938  12188  2484302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2484319p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12171
-------------------------------------   ----- 
End-of-path arrival time (ps)           12171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_6  macrocell56  10921  12171  2484319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2484544p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11946
-------------------------------------   ----- 
End-of-path arrival time (ps)           11946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_2  macrocell55  10696  11946  2484544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11909
-------------------------------------   ----- 
End-of-path arrival time (ps)           11909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_5  macrocell29  10659  11909  2484581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2484668p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11822
-------------------------------------   ----- 
End-of-path arrival time (ps)           11822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_2  macrocell53  10572  11822  2484668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2484686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11804
-------------------------------------   ----- 
End-of-path arrival time (ps)           11804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell40  10554  11804  2484686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2484734p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11756
-------------------------------------   ----- 
End-of-path arrival time (ps)           11756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_1  macrocell33  10506  11756  2484734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:sda_x_wire\/main_3
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2484744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11746
-------------------------------------   ----- 
End-of-path arrival time (ps)           11746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:sda_x_wire\/main_3     macrocell47  10496  11746  2484744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484774p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11716
-------------------------------------   ----- 
End-of-path arrival time (ps)           11716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_6  macrocell27  10466  11716  2484774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2485099p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11391
-------------------------------------   ----- 
End-of-path arrival time (ps)           11391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_10  macrocell27  10141  11391  2485099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2485135p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11355
-------------------------------------   ----- 
End-of-path arrival time (ps)           11355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_6  macrocell29  10105  11355  2485135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2485338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  2476703  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_0             macrocell53     7572  11152  2485338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2485395p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11095
-------------------------------------   ----- 
End-of-path arrival time (ps)           11095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5  macrocell68   9845  11095  2485395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:sda_x_wire\/main_8
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2485403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11087
-------------------------------------   ----- 
End-of-path arrival time (ps)           11087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:sda_x_wire\/main_8   macrocell71   9837  11087  2485403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2485424p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_5  macrocell56   9816  11066  2485424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2485536p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10954
-------------------------------------   ----- 
End-of-path arrival time (ps)           10954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2479857  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_0           macrocell26    9744  10954  2485536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:Net_643_3\/main_1
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2485611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10879
-------------------------------------   ----- 
End-of-path arrival time (ps)           10879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:Net_643_3\/main_1      macrocell70   9629  10879  2485611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2485640p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10850
-------------------------------------   ----- 
End-of-path arrival time (ps)           10850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_5  macrocell55   9600  10850  2485640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2485650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_2  macrocell30   9590  10840  2485650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2485797p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10693
-------------------------------------   ----- 
End-of-path arrival time (ps)           10693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_2  macrocell34   9443  10693  2485797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2485804p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10686
-------------------------------------   ----- 
End-of-path arrival time (ps)           10686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_7  macrocell27   9436  10686  2485804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2485806p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10684
-------------------------------------   ----- 
End-of-path arrival time (ps)           10684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_2  macrocell31   9434  10684  2485806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2485952p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  2476470  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_0             macrocell30     6958  10538  2485952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10453
-------------------------------------   ----- 
End-of-path arrival time (ps)           10453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell2   1210   1210  2479770  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_1           macrocell27    9243  10453  2486037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2486042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_1  macrocell52   9198  10448  2486042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2486078p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10412
-------------------------------------   ----- 
End-of-path arrival time (ps)           10412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_4  macrocell55   9162  10412  2486078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_8  macrocell27   9110  10360  2486130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2486149p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10341
-------------------------------------   ----- 
End-of-path arrival time (ps)           10341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q         macrocell35   1250   1250  2474325  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0  macrocell44   9091  10341  2486149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2486191p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10299
-------------------------------------   ----- 
End-of-path arrival time (ps)           10299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_4  macrocell33   9049  10299  2486191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:sda_x_wire\/main_6
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2486204p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10286
-------------------------------------   ----- 
End-of-path arrival time (ps)           10286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:sda_x_wire\/main_6     macrocell47   9036  10286  2486204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2486224p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5  macrocell44   9016  10266  2486224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_3  macrocell30   8915  10165  2486325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2486338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10152
-------------------------------------   ----- 
End-of-path arrival time (ps)           10152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_5  macrocell53   8902  10152  2486338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10138
-------------------------------------   ----- 
End-of-path arrival time (ps)           10138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q     macrocell41   1250   1250  2480160  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_11  macrocell27   8888  10138  2486352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2486444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10046
-------------------------------------   ----- 
End-of-path arrival time (ps)           10046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1  macrocell65   8796  10046  2486444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2486463p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10027
-------------------------------------   ----- 
End-of-path arrival time (ps)           10027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_6  macrocell58   8777  10027  2486463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2486488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_3  macrocell33   8752  10002  2486488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2486494p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9996
-------------------------------------   ---- 
End-of-path arrival time (ps)           9996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2473809  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_7  macrocell57   8746   9996  2486494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2486597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9893
-------------------------------------   ---- 
End-of-path arrival time (ps)           9893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_1  macrocell57   8643   9893  2486597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:Net_643_3\/main_4
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2486707p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:Net_643_3\/main_4      macrocell70   8533   9783  2486707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486803p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9687
-------------------------------------   ---- 
End-of-path arrival time (ps)           9687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2467092  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_5  macrocell27   8437   9687  2486803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2486877p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_0  macrocell28   8363   9613  2486877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2486894p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9596
-------------------------------------   ---- 
End-of-path arrival time (ps)           9596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_3  macrocell26   8346   9596  2486894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_10
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2486896p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9594
-------------------------------------   ---- 
End-of-path arrival time (ps)           9594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q  macrocell67   1250   1250  2486896  RISE       1
\LED_Driver2:sda_x_wire\/main_10         macrocell71   8344   9594  2486896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2486931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9559
-------------------------------------   ---- 
End-of-path arrival time (ps)           9559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_2  macrocell26   8309   9559  2486931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2486964p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9526
-------------------------------------   ---- 
End-of-path arrival time (ps)           9526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_5  macrocell31   8276   9526  2486964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486984p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9506
-------------------------------------   ---- 
End-of-path arrival time (ps)           9506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  2481293  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_2           macrocell27    8296   9506  2486984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:sda_x_wire\/main_5
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2487024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9466
-------------------------------------   ---- 
End-of-path arrival time (ps)           9466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:sda_x_wire\/main_5     macrocell47   8216   9466  2487024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2487054p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9436
-------------------------------------   ---- 
End-of-path arrival time (ps)           9436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q            macrocell35   1250   1250  2474325  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell36   8186   9436  2487054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:Net_643_3\/main_3
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2487087p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9403
-------------------------------------   ---- 
End-of-path arrival time (ps)           9403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:Net_643_3\/main_3      macrocell70   8153   9403  2487087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver2:bI2C_UDB:StsReg\/clock
Path slack     : 2487099p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12401
-------------------------------------   ----- 
End-of-path arrival time (ps)           12401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q     macrocell59    1250   1250  2472164  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/main_0  macrocell10    4878   6128  2487099  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/q       macrocell10    3350   9478  2487099  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/status_5  statusicell3   2922  12401  2487099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/clock                        statusicell3        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487151p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell2   1210   1210  2480891  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_0           macrocell27    8129   9339  2487151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2487164p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_2  macrocell58   8076   9326  2487164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2487165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_4  macrocell52   8075   9325  2487165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2487177p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9313
-------------------------------------   ---- 
End-of-path arrival time (ps)           9313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_7  macrocell53   8063   9313  2487177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2487252p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9238
-------------------------------------   ---- 
End-of-path arrival time (ps)           9238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_4  macrocell50   7988   9238  2487252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2487253p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9237
-------------------------------------   ---- 
End-of-path arrival time (ps)           9237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_5  macrocell34   7987   9237  2487253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9203
-------------------------------------   ---- 
End-of-path arrival time (ps)           9203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_4  macrocell27   7953   9203  2487287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver2:sda_x_wire\/main_2
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487296p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9194
-------------------------------------   ---- 
End-of-path arrival time (ps)           9194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb  datapathcell6   2520   2520  2487296  RISE       1
\LED_Driver2:sda_x_wire\/main_2            macrocell71     6674   9194  2487296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2487320p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9170
-------------------------------------   ---- 
End-of-path arrival time (ps)           9170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_7  macrocell33   7920   9170  2487320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2487325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9165
-------------------------------------   ---- 
End-of-path arrival time (ps)           9165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1  macrocell41   7915   9165  2487325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2487338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9152
-------------------------------------   ---- 
End-of-path arrival time (ps)           9152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell43   7902   9152  2487338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:sda_x_wire\/main_8
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2487338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9152
-------------------------------------   ---- 
End-of-path arrival time (ps)           9152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:sda_x_wire\/main_8   macrocell47   7902   9152  2487338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:Net_643_3\/q
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2487355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:Net_643_3\/q                 macrocell46   1250   1250  2475742  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1  macrocell45   7885   9135  2487355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2487511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8979
-------------------------------------   ---- 
End-of-path arrival time (ps)           8979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_3  macrocell32   7729   8979  2487511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:sda_x_wire\/main_3
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487514p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8976
-------------------------------------   ---- 
End-of-path arrival time (ps)           8976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:sda_x_wire\/main_3     macrocell71   7726   8976  2487514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:Net_643_3\/main_3
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2487530p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8960
-------------------------------------   ---- 
End-of-path arrival time (ps)           8960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:Net_643_3\/main_3      macrocell46   7710   8960  2487530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487596p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_7  macrocell30   7644   8894  2487596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487784p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8706
-------------------------------------   ---- 
End-of-path arrival time (ps)           8706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_6  macrocell51   7456   8706  2487784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_4  macrocell54   7416   8666  2487824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487824p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_7  macrocell51   7416   8666  2487824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487853p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8637
-------------------------------------   ---- 
End-of-path arrival time (ps)           8637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_4  macrocell30   7387   8637  2487853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2487869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_8   macrocell33   7371   8621  2487869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2487870p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8620
-------------------------------------   ---- 
End-of-path arrival time (ps)           8620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_8   macrocell57   7370   8620  2487870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2487878p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8612
-------------------------------------   ---- 
End-of-path arrival time (ps)           8612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell43   7362   8612  2487878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487885p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8605
-------------------------------------   ---- 
End-of-path arrival time (ps)           8605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q     macrocell65   1250   1250  2482285  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_11  macrocell51   7355   8605  2487885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2488004p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_3  macrocell28   7236   8486  2488004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2488050p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8440
-------------------------------------   ---- 
End-of-path arrival time (ps)           8440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_1  macrocell56   7190   8440  2488050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2488216p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8274
-------------------------------------   ---- 
End-of-path arrival time (ps)           8274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_7  macrocell31   7024   8274  2488216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2488236p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2474610  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_6  macrocell34   7004   8254  2488236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:Net_643_3\/q
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2488237p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:Net_643_3\/q                 macrocell70   1250   1250  2470218  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1  macrocell69   7003   8253  2488237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2488389p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8101
-------------------------------------   ---- 
End-of-path arrival time (ps)           8101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_3  macrocell57   6851   8101  2488389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2488492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8008
-------------------------------------   ---- 
End-of-path arrival time (ps)           8008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q         macrocell49     1250   1250  2488492  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/route_si  datapathcell6   6758   8008  2488492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:sda_x_wire\/main_1
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2488561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7929
-------------------------------------   ---- 
End-of-path arrival time (ps)           7929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  2484407  RISE       1
\LED_Driver2:sda_x_wire\/main_1                   macrocell71    6719   7929  2488561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2488587p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_3  macrocell29   6653   7903  2488587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2488702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7788
-------------------------------------   ---- 
End-of-path arrival time (ps)           7788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_4  macrocell28   6538   7788  2488702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:sda_x_wire\/main_6
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2488718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7772
-------------------------------------   ---- 
End-of-path arrival time (ps)           7772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:sda_x_wire\/main_6     macrocell71   6522   7772  2488718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2488732p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7758
-------------------------------------   ---- 
End-of-path arrival time (ps)           7758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_1  macrocell30   6508   7758  2488732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2488750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7740
-------------------------------------   ---- 
End-of-path arrival time (ps)           7740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_3  macrocell54   6490   7740  2488750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2488770p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7730
-------------------------------------   ---- 
End-of-path arrival time (ps)           7730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q         macrocell25     1250   1250  2488770  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/route_si  datapathcell4   6480   7730  2488770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2488779p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_4  macrocell34   6461   7711  2488779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2488788p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7702
-------------------------------------   ---- 
End-of-path arrival time (ps)           7702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_4  macrocell31   6452   7702  2488788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver1:sda_x_wire\/main_2
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2488845p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7645
-------------------------------------   ---- 
End-of-path arrival time (ps)           7645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell4   2520   2520  2488845  RISE       1
\LED_Driver1:sda_x_wire\/main_2            macrocell47     5125   7645  2488845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2488915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7575
-------------------------------------   ---- 
End-of-path arrival time (ps)           7575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_1  macrocell54   6325   7575  2488915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2488991p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell5   2290   2290  2482169  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell40     5209   7499  2488991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2488997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7493
-------------------------------------   ---- 
End-of-path arrival time (ps)           7493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_0\/q       macrocell34   1250   1250  2488997  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_0  macrocell34   6243   7493  2488997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_8  macrocell51   6014   7264  2489226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2489243p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7247
-------------------------------------   ---- 
End-of-path arrival time (ps)           7247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_4  macrocell58   5997   7247  2489243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2489250p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_5  macrocell58   5990   7240  2489250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2489265p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_4  macrocell57   5975   7225  2489265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2489285p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7205
-------------------------------------   ---- 
End-of-path arrival time (ps)           7205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_4  macrocell26   5955   7205  2489285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2489293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7197
-------------------------------------   ---- 
End-of-path arrival time (ps)           7197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_3  macrocell56   5947   7197  2489293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:Net_643_3\/main_7
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2489338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:Net_643_3\/main_7           macrocell46   5902   7152  2489338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2489438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7052
-------------------------------------   ---- 
End-of-path arrival time (ps)           7052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell4   3580   3580  2476470  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_0             macrocell29     3472   7052  2489438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 2489444p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  2489444  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_1             macrocell72    5836   7046  2489444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2489624p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2470354  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_1  macrocell26   5616   6866  2489624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2489671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_4  macrocell56   5569   6819  2489671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489856p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6634
-------------------------------------   ---- 
End-of-path arrival time (ps)           6634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_4  macrocell51   5384   6634  2489856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2489980p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_3  macrocell50   5260   6510  2489980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:sda_x_wire\/main_1
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2490198p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2479857  RISE       1
\LED_Driver1:sda_x_wire\/main_1                   macrocell47    5082   6292  2490198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2490231p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6259
-------------------------------------   ---- 
End-of-path arrival time (ps)           6259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2471223  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_5  macrocell30   5009   6259  2490231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2490240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2475678  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_7  macrocell29   5000   6250  2490240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2490309p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2474814  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_2  macrocell28   4931   6181  2490309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2490347p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q            macrocell59   1250   1250  2472164  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0  macrocell60   4893   6143  2490347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490362p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6128
-------------------------------------   ---- 
End-of-path arrival time (ps)           6128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q         macrocell59   1250   1250  2472164  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0  macrocell68   4878   6128  2490362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2490478p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q        macrocell60   1250   1250  2472308  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell61   4762   6012  2490478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490487p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q    macrocell60   1250   1250  2472308  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1  macrocell68   4753   6003  2490487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_9
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2490558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q  macrocell65   1250   1250  2482285  RISE       1
\LED_Driver2:sda_x_wire\/main_9        macrocell71   4682   5932  2490558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2490690p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5800
-------------------------------------   ---- 
End-of-path arrival time (ps)           5800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2466266  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_5  macrocell54   4550   5800  2490690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490720p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5770
-------------------------------------   ---- 
End-of-path arrival time (ps)           5770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q   macrocell37   1250   1250  2488062  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2  macrocell44   4520   5770  2490720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2490790p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5700
-------------------------------------   ---- 
End-of-path arrival time (ps)           5700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q        macrocell62   1250   1250  2488099  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell63   4450   5700  2490790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2490908p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  2484407  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_0           macrocell50    4372   5582  2490908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2491121p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q            macrocell25   1250   1250  2488770  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell38   4119   5369  2491121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5179
-------------------------------------   ---- 
End-of-path arrival time (ps)           5179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  2483070  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_2           macrocell51    3969   5179  2491311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2491361p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q    macrocell62   1250   1250  2488099  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3  macrocell68   3879   5129  2491361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2491386p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_2  macrocell54   3854   5104  2491386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2491403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q    macrocell36   1250   1250  2477457  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1  macrocell44   3837   5087  2491403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2491416p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5074
-------------------------------------   ---- 
End-of-path arrival time (ps)           5074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_0  macrocell52   3824   5074  2491416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2491466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_3\/q       macrocell55   1250   1250  2491466  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_0  macrocell55   3774   5024  2491466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:Net_643_3\/main_7
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2491475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2469889  RISE       1
\LED_Driver2:Net_643_3\/main_7           macrocell70   3765   5015  2491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:sda_x_wire\/q
Path End       : \LED_Driver1:sda_x_wire\/main_0
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491522p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:sda_x_wire\/q       macrocell47   1250   1250  2491522  RISE       1
\LED_Driver1:sda_x_wire\/main_0  macrocell47   3718   4968  2491522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:sda_x_wire\/main_5
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491531p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4959
-------------------------------------   ---- 
End-of-path arrival time (ps)           4959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:sda_x_wire\/main_5     macrocell71   3709   4959  2491531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2491551p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_2  macrocell50   3689   4939  2491551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2491574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4916
-------------------------------------   ---- 
End-of-path arrival time (ps)           4916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell7       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell7   2290   2290  2482558  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell64     2626   4916  2491574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_9
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491616p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q  macrocell41   1250   1250  2480160  RISE       1
\LED_Driver1:sda_x_wire\/main_9        macrocell47   3624   4874  2491616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2491620p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2470390  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_4  macrocell53   3620   4870  2491620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2491647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q       macrocell41   1250   1250  2480160  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2  macrocell41   3593   4843  2491647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2491681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_1  macrocell53   3559   4809  2491681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2491783p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q            macrocell49   1250   1250  2488492  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0  macrocell62   3457   4707  2491783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491833p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  2482611  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_0           macrocell51    3447   4657  2491833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2491865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q        macrocell38   1250   1250  2487902  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell39   3375   4625  2491865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2491869p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_4  macrocell32   3371   4621  2491869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:Net_643_3\/main_4
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2491889p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:Net_643_3\/main_4      macrocell46   3351   4601  2491889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2464959  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_5  macrocell51   3319   4569  2491921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q   macrocell39   1250   1250  2488969  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4  macrocell44   3200   4450  2492040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2492311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q        macrocell36   1250   1250  2477457  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell37   2929   4179  2492311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2492315p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2469721  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_1  macrocell50   2925   4175  2492315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 2492356p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  2492356  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_1             macrocell48    2924   4134  2492356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2492419p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_0\/q       macrocell58   1250   1250  2492419  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_0  macrocell58   2821   4071  2492419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2492450p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_2  macrocell52   2790   4040  2492450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2470970  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_3  macrocell53   2780   4030  2492460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2492464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_3\/q       macrocell31   1250   1250  2492464  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_0  macrocell31   2776   4026  2492464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492558p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell3        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  2484705  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_1           macrocell51    2722   3932  2492558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2492592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_2\/q       macrocell56   1250   1250  2492592  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_0  macrocell56   2648   3898  2492592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2492631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_2\/q       macrocell32   1250   1250  2492631  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_0  macrocell32   2609   3859  2492631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2492645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_1\/q       macrocell57   1250   1250  2492645  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_0  macrocell57   2595   3845  2492645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2492717p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3773
-------------------------------------   ---- 
End-of-path arrival time (ps)           3773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_1\/q       macrocell33   1250   1250  2492717  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_0  macrocell33   2523   3773  2492717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q   macrocell63   1250   1250  2489666  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4  macrocell68   2311   3561  2492929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:bus_busy_reg\/q       macrocell44   1250   1250  2492930  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6  macrocell44   2310   3560  2492930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492939p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:bus_busy_reg\/q       macrocell68   1250   1250  2492939  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6  macrocell68   2301   3551  2492939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q    macrocell38   1250   1250  2487902  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3  macrocell44   2299   3549  2492941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492946p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2476486  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_4  macrocell29   2294   3544  2492946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2492947p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q       macrocell65   1250   1250  2482285  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2  macrocell65   2293   3543  2492947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492954p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q   macrocell61   1250   1250  2489691  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2  macrocell68   2286   3536  2492954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:sda_x_wire\/q
Path End       : \LED_Driver2:sda_x_wire\/main_0
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2492956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:sda_x_wire\/q       macrocell71   1250   1250  2492956  RISE       1
\LED_Driver2:sda_x_wire\/main_0  macrocell71   2284   3534  2492956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_10
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2492997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell43   1250   1250  2492997  RISE       1
\LED_Driver1:sda_x_wire\/main_10         macrocell47   2243   3493  2492997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99971003p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24767
-------------------------------------   ----- 
End-of-path arrival time (ps)           24767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell20   5130  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell21      0  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell21   3300  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell22      0  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell22   3300  24767  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell23      0  24767  99971003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell23      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99972000p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23770
-------------------------------------   ----- 
End-of-path arrival time (ps)           23770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    6120  12040  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    5130  17170  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  17170  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3300  20470  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  20470  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell10   3300  23770  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell11      0  23770  99972000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell11      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99973821p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21949
-------------------------------------   ----- 
End-of-path arrival time (ps)           21949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4299  10219  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  15349  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  15349  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18649  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18649  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell18   3300  21949  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell19      0  21949  99973821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell19      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99974159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21611
-------------------------------------   ----- 
End-of-path arrival time (ps)           21611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3961   9881  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  15011  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  15011  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18311  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18311  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3300  21611  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  21611  99974159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell15      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99974303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21467
-------------------------------------   ----- 
End-of-path arrival time (ps)           21467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell20   5130  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell21      0  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell21   3300  21467  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell22      0  21467  99974303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell22      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99975300p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20470
-------------------------------------   ----- 
End-of-path arrival time (ps)           20470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    6120  12040  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    5130  17170  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  17170  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell9    3300  20470  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell10      0  20470  99975300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell10      0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99976919p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22581
-------------------------------------   ----- 
End-of-path arrival time (ps)           22581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/main_1         macrocell19     10988  16908  99976919  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/q              macrocell19      3350  20258  99976919  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2323  22581  99976919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99977121p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18649
-------------------------------------   ----- 
End-of-path arrival time (ps)           18649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4299  10219  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  15349  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  15349  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell17   3300  18649  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell18      0  18649  99977121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell18      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99977459p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18311
-------------------------------------   ----- 
End-of-path arrival time (ps)           18311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3961   9881  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  15011  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  15011  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3300  18311  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  18311  99977459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell14      0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99977603p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18167
-------------------------------------   ----- 
End-of-path arrival time (ps)           18167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell20   5130  18167  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell21      0  18167  99977603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell21      0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99977958p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17812
-------------------------------------   ----- 
End-of-path arrival time (ps)           17812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4672   9382  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14512  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14512  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell2   3300  17812  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell3      0  17812  99977958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99978600p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17170
-------------------------------------   ----- 
End-of-path arrival time (ps)           17170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    6120  12040  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell8    5130  17170  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell9       0  17170  99978600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell9       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_111/main_1
Capture Clock  : Net_111/clock_0
Path slack     : 99979573p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16917
-------------------------------------   ----- 
End-of-path arrival time (ps)           16917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell11   2740   5920  99972000  RISE       1
Net_111/main_1                                        macrocell73     10997  16917  99979573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b2_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99980270p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19230
-------------------------------------   ----- 
End-of-path arrival time (ps)           19230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/main_1         macrocell20      6316  12236  99980270  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/q              macrocell20      3350  15586  99980270  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     3644  19230  99980270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980343p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13597
-------------------------------------   ----- 
End-of-path arrival time (ps)           13597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell21   7677  13597  99980343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell21      0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980421p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15349
-------------------------------------   ----- 
End-of-path arrival time (ps)           15349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4299  10219  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell16   5130  15349  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell17      0  15349  99980421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell17      0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980620p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13320
-------------------------------------   ----- 
End-of-path arrival time (ps)           13320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell9    7400  13320  99980620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell9       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99980759p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15011
-------------------------------------   ----- 
End-of-path arrival time (ps)           15011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3961   9881  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   5130  15011  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  15011  99980759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell13      0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99980903p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell20   7117  13037  99980903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \c1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99980997p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18503
-------------------------------------   ----- 
End-of-path arrival time (ps)           18503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/main_1         macrocell22      6903  12823  99980997  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/q              macrocell22      3350  16173  99980997  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2330  18503  99980997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell7        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99981258p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4672   9382  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell1   5130  14512  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell2      0  14512  99981258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99981900p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12040
-------------------------------------   ----- 
End-of-path arrival time (ps)           12040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell8    6120  12040  99981900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_154/main_1
Capture Clock  : Net_154/clock_0
Path slack     : 99982605p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13885
-------------------------------------   ----- 
End-of-path arrival time (ps)           13885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2740   5920  99974159  RISE       1
Net_154/main_1                                        macrocell74      7965  13885  99982605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Node_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99982614p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16886
-------------------------------------   ----- 
End-of-path arrival time (ps)           16886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:status_tc\/main_1         macrocell2      3719   8429  99982614  RISE       1
\Node_Timer:TimerUDB:status_tc\/q              macrocell2      3350  11779  99982614  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell1    5106  16886  99982614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:rstSts:stsreg\/clock                  statusicell1        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b3_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99983039p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16461
-------------------------------------   ----- 
End-of-path arrival time (ps)           16461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/main_1         macrocell21      4313  10233  99983039  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/q              macrocell21      3350  13583  99983039  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2878  16461  99983039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99983339p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10601
-------------------------------------   ----- 
End-of-path arrival time (ps)           10601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell17   4681  10601  99983339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell17      0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99983674p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10266
-------------------------------------   ----- 
End-of-path arrival time (ps)           10266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell22   4346  10266  99983674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell22      0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99983676p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10264
-------------------------------------   ----- 
End-of-path arrival time (ps)           10264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell23   2740   5920  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell23   4344  10264  99983676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell23      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99983721p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10219
-------------------------------------   ----- 
End-of-path arrival time (ps)           10219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell16   4299  10219  99983721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99983775p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell13   4245  10165  99983775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell13      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99984009p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9931
-------------------------------------   ---- 
End-of-path arrival time (ps)           9931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell2   5221   9931  99984009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99984059p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9881
-------------------------------------   ---- 
End-of-path arrival time (ps)           9881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3961   9881  99984059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99984237p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99975379  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell10   8493   9703  99984237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell10      0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99984238p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  99975379  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell11   8492   9702  99984238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell11      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99984558p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9382
-------------------------------------   ---- 
End-of-path arrival time (ps)           9382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell1   4672   9382  99984558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99985251p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell10   2769   8689  99985251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell10      0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985257p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8683
-------------------------------------   ---- 
End-of-path arrival time (ps)           8683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell8     760    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell9       0    760  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell9    1210   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell10      0   1970  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell10   1210   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell11      0   3180  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell11   2740   5920  99972000  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell11   2763   8683  99985257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell11      0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99985277p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8663
-------------------------------------   ---- 
End-of-path arrival time (ps)           8663
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99975379  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell9   7453   8663  99985277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell9       0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99985279p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99975379  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell8   7451   8661  99985279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell8       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_174/main_1
Capture Clock  : Net_174/clock_0
Path slack     : 99985287p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11203
-------------------------------------   ----- 
End-of-path arrival time (ps)           11203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell20    760    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell21      0    760  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell21   1210   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell22      0   1970  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell22   1210   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell23      0   3180  99971003  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell23   2740   5920  99971003  RISE       1
Net_174/main_1                                        macrocell76      5283  11203  99985287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : Net_164/main_1
Capture Clock  : Net_164/clock_0
Path slack     : 99985370p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell19   2740   5920  99973821  RISE       1
Net_164/main_1                                        macrocell75      5200  11120  99985370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99985424p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8516
-------------------------------------   ---- 
End-of-path arrival time (ps)           8516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell18   2596   8516  99985424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell18      0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985425p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell16    760    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell17      0    760  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell17   1210   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell18      0   1970  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell18   1210   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell19      0   3180  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell19   2740   5920  99973821  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell19   2595   8515  99985425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell19      0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99985486p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8454
-------------------------------------   ---- 
End-of-path arrival time (ps)           8454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell14   2534   8454  99985486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell14      0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99985488p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12    760    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0    760  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1210   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   1970  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1210   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   3180  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2740   5920  99974159  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell15   2532   8452  99985488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell15      0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99986269p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell1    760    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell2      0    760  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell2   1210   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell3      0   1970  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell3   2740   4710  99977958  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell3   2961   7671  99986269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_154/main_0
Capture Clock  : Net_154/clock_0
Path slack     : 99987045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9445
-------------------------------------   ---- 
End-of-path arrival time (ps)           9445
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  99979336  RISE       1
Net_154/main_0                                                   macrocell74    8235   9445  99987045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99987779p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99980051  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell23   4951   6161  99987779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell23      0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99988203p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99980051  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell22   4527   5737  99988203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell22      0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99988467p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99979336  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell15   4263   5473  99988467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell15      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99988471p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99979336  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell14   4259   5469  99988471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell14      0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 99988657p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99979531  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell18   4073   5283  99988657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u2\/clock         datapathcell18      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 99988661p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5279
-------------------------------------   ---- 
End-of-path arrival time (ps)           5279
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99979531  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell19   4069   5279  99988661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u3\/clock         datapathcell19      0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989179p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99983491  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell3   3551   4761  99989179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u2\/clock                datapathcell3       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99989236p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99979336  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell12   3494   4704  99989236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell12      0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99989429p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4511
-------------------------------------   ---- 
End-of-path arrival time (ps)           4511
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99979531  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell17   3301   4511  99989429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell17      0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99989431p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99979531  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell16   3299   4509  99989431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell16      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99989522p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99979336  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell13   3208   4418  99989522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell13      0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_174/main_0
Capture Clock  : Net_174/clock_0
Path slack     : 99989780p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6710
-------------------------------------   ---- 
End-of-path arrival time (ps)           6710
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  99980051  RISE       1
Net_174/main_0                                                   macrocell76    5500   6710  99989780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 99989951p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3989
-------------------------------------   ---- 
End-of-path arrival time (ps)           3989
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99980051  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell20   2779   3989  99989951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u0\/clock         datapathcell20      0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 99989954p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3986
-------------------------------------   ---- 
End-of-path arrival time (ps)           3986
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99980051  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell21   2776   3986  99989954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT32:timerdp:u1\/clock         datapathcell21      0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99990091p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99983491  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell1   2639   3849  99990091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Node_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99990095p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock       controlcell1        0      0  RISE       1

Data path
pin name                                                  model name     delay     AT     slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Node_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  99983491  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell2   2635   3845  99990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Node_Timer:TimerUDB:sT24:timerdp:u1\/clock                datapathcell2       0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_111/main_0
Capture Clock  : Net_111/clock_0
Path slack     : 99990232p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6258
-------------------------------------   ---- 
End-of-path arrival time (ps)           6258
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  99975379  RISE       1
Net_111/main_0                                                   macrocell73    5048   6258  99990232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_164/main_0
Capture Clock  : Net_164/clock_0
Path slack     : 99992268p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  99979531  RISE       1
Net_164/main_0                                                   macrocell75    3012   4222  99992268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

