Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid re-execution or '-suppress=ASLR_DETECTED_INFO' to suppress this message.
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version V-2023.12-1_Full64; Runtime version V-2023.12-1_Full64;  Jun 11 16:57 2024
Inference image #1 
Current correction count = 1
Inference image #2 
Current correction count = 2
Inference image #3 
Current correction count = 3
Inference image #4 
Current correction count = 4
Inference image #5 
Current correction count = 5
Inference image #6 
Current correction count = 6
Inference image #7 
Current correction count = 7
Inference image #8 
Current correction count = 8
Inference image #9 
Current correction count = 9
Inference image #10 
Current correction count = 10
Inference image #11 
-------------------------------------------------------
Accuracy = 10.00
-------------------------------------------------------
mcycleh = 00000000, mcycle = 007d4627
minstreth = 00000000, minstret = 001ccc99
-------------------------------------------------------
$finish called from file "/home/AS20243506/AS501_assignment/sim/tb_modified/core_tb_100.sv", line 178.
$finish at simulation time         821094650000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 82109465000000 fs
CPU Time:     40.910 seconds;       Data structure size:  66.2Mb
Tue Jun 11 16:57:50 2024
