# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../fpga_labs_fa22/lab1/src/z1top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
