$date
	Sat Sep  9 13:06:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module count_1_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$scope module hj $end
$var wire 1 " clk $end
$var wire 1 # w1 $end
$var wire 1 ! q $end
$scope module kl $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$var reg 1 # qbar $end
$upscope $end
$upscope $end
$upscope $end
$scope module count_3_tb $end
$var wire 3 $ q [2:0] $end
$var reg 1 % clk $end
$scope module yu $end
$var wire 1 % clk $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 3 ( q [2:0] $end
$scope module io $end
$var wire 1 ) w1 $end
$var wire 1 & q $end
$var wire 1 ' clk $end
$scope module kl $end
$var wire 1 ) d $end
$var wire 1 ' clk $end
$var reg 1 & q $end
$var reg 1 ) qbar $end
$upscope $end
$upscope $end
$scope module iu $end
$var wire 1 % clk $end
$var wire 1 * w1 $end
$var wire 1 ' q $end
$scope module kl $end
$var wire 1 % clk $end
$var wire 1 * d $end
$var reg 1 ' q $end
$var reg 1 * qbar $end
$upscope $end
$upscope $end
$scope module op $end
$var wire 1 & clk $end
$var wire 1 + w1 $end
$var wire 1 , q $end
$scope module kl $end
$var wire 1 & clk $end
$var wire 1 + d $end
$var reg 1 , q $end
$var reg 1 + qbar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module d_ff_tb $end
$var wire 1 - qbar $end
$var wire 1 . q $end
$var reg 1 / clk $end
$var reg 1 0 d $end
$scope module gh $end
$var wire 1 / clk $end
$var wire 1 0 d $end
$var reg 1 . q $end
$var reg 1 - qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
0/
0.
1-
0,
1+
1*
1)
b0 (
0'
0&
0%
b0 $
1#
0"
0!
$end
#5
0+
1,
0)
1&
0-
1.
0*
b111 $
b111 (
1'
0#
1!
1/
1%
1"
#10
0/
0%
0"
#15
1-
0.
1*
b110 $
b110 (
0'
1#
0!
1/
1%
1"
00
#20
0/
0%
0"
#25
1)
0&
0*
b101 $
b101 (
1'
0#
1!
1/
1%
1"
#30
0/
0%
0"
10
#35
0-
1.
1*
b100 $
b100 (
0'
1#
0!
1/
1%
1"
#40
0/
0%
0"
#45
1+
0,
0)
1&
1-
0.
0*
b11 $
b11 (
1'
0#
1!
1/
1%
1"
00
