13:44
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:44:21 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 500 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 465
SB_DFFE => 24
SB_DFFESR => 11
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 997
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 500
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1997, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/n21, loads : 23
  Net : c0/tx/r_SM_Main_2, loads : 21
  Net : c0/byte_transmit_counter_0, loads : 21
  Net : c0/n4801, loads : 20
  Net : c0/byte_transmit_counter2_3, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.168  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.997  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	997
    Number of DFFs      	:	500
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	999
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	443
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	472
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	999/7680
    PLBs                        :	138/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.8 (sec)

Final Design Statistics
    Number of LUTs      	:	999
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	999/7680
    PLBs                        :	169/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 58.30 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4441
used logic cells: 999
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1135 
I1212: Iteration  1 :   609 unrouted : 2 seconds
I1212: Iteration  2 :   120 unrouted : 2 seconds
I1212: Iteration  3 :    35 unrouted : 2 seconds
I1212: Iteration  4 :     2 unrouted : 2 seconds
I1212: Iteration  5 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
 total           336756K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:46:21 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 500 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 460
SB_DFFE => 29
SB_DFFESR => 11
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 996
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 500
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1928, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/n21_adj_1949, loads : 22
  Net : c0/byte_transmit_counter_0, loads : 21
  Net : c0/n4641, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.918  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	996
    Number of DFFs      	:	500
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	998
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	443
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	471
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	998/7680
    PLBs                        :	137/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.3 (sec)

Final Design Statistics
    Number of LUTs      	:	998
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	998/7680
    PLBs                        :	175/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4829
used logic cells: 998
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4829
used logic cells: 998
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1146 
I1212: Iteration  1 :   188 unrouted : 2 seconds
I1212: Iteration  2 :    29 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           337252K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:50:56 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 500 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 460
SB_DFFE => 29
SB_DFFESR => 11
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 998
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 500
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1928, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx/r_SM_Main_2, loads : 36
  Net : c0/n21, loads : 22
  Net : c0/byte_transmit_counter_0, loads : 21
  Net : c0/n4646, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.324  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.955  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	998
    Number of DFFs      	:	500
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1000
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	443
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	473
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	1000/7680
    PLBs                        :	136/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1000
    Number of DFFs      	:	499
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1000/7680
    PLBs                        :	172/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 61.92 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4992
used logic cells: 1000
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4992
used logic cells: 1000
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1137 
I1212: Iteration  1 :   217 unrouted : 2 seconds
I1212: Iteration  2 :    26 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           337288K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 13:57:00 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(116): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(126): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(160): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(212): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 464
SB_DFFE => 25
SB_DFFESR => 9
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 981
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1686, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx2/r_SM_Main_2, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/n4315, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.930  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.975  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	981
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	441
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	458
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	983/7680
    PLBs                        :	134/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.1 (sec)

Final Design Statistics
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	983/7680
    PLBs                        :	163/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.94 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4432
used logic cells: 983
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4432
used logic cells: 983
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1132 
I1212: Iteration  1 :   229 unrouted : 1 seconds
I1212: Iteration  2 :    38 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           337036K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:03:48 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = nextCRC16_D160.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16_D160.v(25): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:04:17 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = nextCRC16_D160.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16_D160.v(26): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:07:27 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = nextCRC16_D160.vh
nextCRC16_D160.vh suffix does not match HDL source.

-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for nextCRC16_D160.vh in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:07:55 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = nextCRC16_D160.vg
-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for nextCRC16_D160.vg in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:08:18 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = nextCRC16_D160.v
-sdc option: SDC file input not used.
ERROR - synthesis: nextCRC16_D160.v(27): syntax error near function. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:10:58 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = coms.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(97): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(107): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(109): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(141): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(193): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 464
SB_DFFE => 25
SB_DFFESR => 9
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 981
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1686, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx2/r_SM_Main_2, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/n4315, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.926  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.945  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	981
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	441
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	458
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	983/7680
    PLBs                        :	134/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.8 (sec)

Final Design Statistics
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	983/7680
    PLBs                        :	163/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.94 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4432
used logic cells: 983
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

running routerI1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1132 
I1212: Iteration  1 :   638 unrouted : 3 seconds
I1212: Iteration  2 :   139 unrouted : 1 seconds
I1212: Iteration  3 :    32 unrouted : 2 seconds
I1212: Iteration  4 :     4 unrouted : 2 seconds
I1212: Iteration  5 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 9
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
 total           336696K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:35:43 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.sv
coms.sv suffix does not match HDL source.

-sdc option: SDC file input not used.
ERROR - synthesis: Invalid file name extension for coms.sv in the Verilog file group.
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:38:44 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(97): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(107): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(109): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(141): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(193): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 464
SB_DFFE => 25
SB_DFFESR => 9
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 981
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1686, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx2/r_SM_Main_2, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/n4315, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.926  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.962  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	981
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	441
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	458
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	983/7680
    PLBs                        :	134/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.2 (sec)

Final Design Statistics
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	983/7680
    PLBs                        :	163/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.94 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
running packerTotal HPWL cost is 4432
used logic cells: 983
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1132 
I1212: Iteration  1 :   638 unrouted : 2 seconds
I1212: Iteration  2 :   139 unrouted : 2 seconds
I1212: Iteration  3 :    32 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 2 seconds
I1212: Iteration  5 :     0 unrouted : 2 seconds
I1215: Routing is successful
Routing time: 10
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
 total           336696K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 14:56:19 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(97): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(106): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: coms.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(139): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(191): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 498 of 7680 (6 % )
SB_CARRY => 84
SB_DFF => 464
SB_DFFE => 25
SB_DFFESR => 9
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 981
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 498
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n1686, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/tx2/r_SM_Main_2, loads : 33
  Net : c0/byte_transmit_counter_0, loads : 22
  Net : c0/n4315, loads : 19
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/n21, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 173.930  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.995  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	981
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	441
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	458
        CARRY Only       	:	0
        LUT with CARRY   	:	28
    LogicCells                  :	983/7680
    PLBs                        :	134/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 34.8 (sec)

Final Design Statistics
    Number of LUTs      	:	983
    Number of DFFs      	:	497
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	84
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	983/7680
    PLBs                        :	163/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 60.94 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4432
used logic cells: 983
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4432
used logic cells: 983
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1132 
I1212: Iteration  1 :   229 unrouted : 3 seconds
I1212: Iteration  2 :    38 unrouted : 1 seconds
I1212: Iteration  3 :     8 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           337036K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:20:05 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(98): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(118): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(150): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(205): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.



WARNING - synthesis: Bit 16 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 17 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 18 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 19 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 20 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 21 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 22 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 23 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 24 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 25 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 26 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 27 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 28 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 29 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 30 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 31 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 32 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 33 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 34 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 35 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 36 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 37 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 38 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 39 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 40 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 41 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 42 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 43 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 44 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 45 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 46 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 47 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 48 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 49 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 50 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 51 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 52 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 53 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 54 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 55 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 56 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 57 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 58 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 59 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 60 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 61 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 62 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 63 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 64 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 65 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 66 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 67 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 68 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 69 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 70 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 71 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 72 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 73 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 74 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 75 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 76 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 77 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 78 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 79 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 80 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 81 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 82 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 83 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 84 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 85 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 86 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 87 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 88 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 89 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 90 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 91 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 92 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 93 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 94 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 95 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 96 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 97 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 98 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 99 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 100 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 101 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 102 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 103 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 104 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 105 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 106 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 107 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 108 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 109 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 110 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 111 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 112 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 113 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 114 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 115 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 116 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 117 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 118 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 119 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 120 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 121 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 122 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 123 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 124 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 125 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 126 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 127 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 128 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 129 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 130 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 131 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 132 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 133 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 134 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 135 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 136 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 137 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 138 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 139 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 140 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 141 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 142 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 143 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 144 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 145 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 146 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 147 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 148 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 149 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 150 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 151 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 152 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 153 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 154 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 155 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 156 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 157 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 158 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 159 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 1 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 2 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 5 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 7 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 8 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 9 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 10 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 11 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 12 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 13 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 14 of Register \c0/data_out[0] is stuck at One
WARNING - synthesis: Bit 15 of Register \c0/data_out[0] is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 451 of 7680 (5 % )
SB_CARRY => 69
SB_DFF => 399
SB_DFFE => 35
SB_DFFESR => 17
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 900
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 451
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/FRAME_MATCHER.wait_for_transmission, loads : 164
  Net : c0/n2163, loads : 161
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/UART_TRANSMITTER.state_0, loads : 22
  Net : c0/byte_transmit_counter2_3, loads : 19
  Net : c0/tx2/r_SM_Main_2, loads : 16
  Net : c0/n15, loads : 16
  Net : c0/n91, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 172.613  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.931  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	900
    Number of DFFs      	:	451
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	902
    Number of DFFs      	:	450
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	69

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	405
        LUT, DFF and CARRY	:	45
    Combinational LogicCells
        Only LUT         	:	428
        CARRY Only       	:	0
        LUT with CARRY   	:	24
    LogicCells                  :	902/7680
    PLBs                        :	123/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.4 (sec)

Final Design Statistics
    Number of LUTs      	:	902
    Number of DFFs      	:	450
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	69
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	902/7680
    PLBs                        :	157/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 58.68 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4551
used logic cells: 902
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 4551
used logic cells: 902
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1014 
I1212: Iteration  1 :   196 unrouted : 2 seconds
I1212: Iteration  2 :    28 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           336160K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:47:24 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(40): syntax error near module. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:48:02 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(168): WAIT_FOR_TRANSMISSION is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:48:40 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(244): STATUS_FRAME_LENGTH is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:49:01 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(255): STATUS_FRAME_LENGTH is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:49:11 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(259): IDLE is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:49:21 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(185): CRC16_D48 is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:49:45 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(243): CRC16_D48 is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:49:59 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(149): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(172): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(256): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.
######## Missing driver on net \c0/data_in_field[143]. Patching with GND.
######## Missing driver on net \c0/data_in_field[142]. Patching with GND.
######## Missing driver on net \c0/data_in_field[141]. Patching with GND.
######## Missing driver on net \c0/data_in_field[140]. Patching with GND.
######## Missing driver on net \c0/data_in_field[139]. Patching with GND.
######## Missing driver on net \c0/data_in_field[138]. Patching with GND.
######## Missing driver on net \c0/data_in_field[137]. Patching with GND.
######## Missing driver on net \c0/data_in_field[136]. Patching with GND.
######## Missing driver on net \c0/data_in_field[135]. Patching with GND.
######## Missing driver on net \c0/data_in_field[134]. Patching with GND.
######## Missing driver on net \c0/data_in_field[133]. Patching with GND.
######## Missing driver on net \c0/data_in_field[132]. Patching with GND.
######## Missing driver on net \c0/data_in_field[131]. Patching with GND.
######## Missing driver on net \c0/data_in_field[130]. Patching with GND.
######## Missing driver on net \c0/data_in_field[129]. Patching with GND.
######## Missing driver on net \c0/data_in_field[128]. Patching with GND.
######## Missing driver on net \c0/data_in_field[127]. Patching with GND.
######## Missing driver on net \c0/data_in_field[126]. Patching with GND.
######## Missing driver on net \c0/data_in_field[125]. Patching with GND.
######## Missing driver on net \c0/data_in_field[124]. Patching with GND.
######## Missing driver on net \c0/data_in_field[123]. Patching with GND.
######## Missing driver on net \c0/data_in_field[122]. Patching with GND.
######## Missing driver on net \c0/data_in_field[121]. Patching with GND.
######## Missing driver on net \c0/data_in_field[120]. Patching with GND.
######## Missing driver on net \c0/data_in_field[119]. Patching with GND.
######## Missing driver on net \c0/data_in_field[118]. Patching with GND.
######## Missing driver on net \c0/data_in_field[117]. Patching with GND.
######## Missing driver on net \c0/data_in_field[116]. Patching with GND.
######## Missing driver on net \c0/data_in_field[115]. Patching with GND.
######## Missing driver on net \c0/data_in_field[114]. Patching with GND.
######## Missing driver on net \c0/data_in_field[113]. Patching with GND.
######## Missing driver on net \c0/data_in_field[112]. Patching with GND.
######## Missing driver on net \c0/data_in_field[111]. Patching with GND.
######## Missing driver on net \c0/data_in_field[110]. Patching with GND.
######## Missing driver on net \c0/data_in_field[109]. Patching with GND.
######## Missing driver on net \c0/data_in_field[108]. Patching with GND.
######## Missing driver on net \c0/data_in_field[107]. Patching with GND.
######## Missing driver on net \c0/data_in_field[106]. Patching with GND.
######## Missing driver on net \c0/data_in_field[105]. Patching with GND.
######## Missing driver on net \c0/data_in_field[104]. Patching with GND.
######## Missing driver on net \c0/data_in_field[103]. Patching with GND.
######## Missing driver on net \c0/data_in_field[102]. Patching with GND.
######## Missing driver on net \c0/data_in_field[101]. Patching with GND.
######## Missing driver on net \c0/data_in_field[100]. Patching with GND.
######## Missing driver on net \c0/data_in_field[99]. Patching with GND.
######## Missing driver on net \c0/data_in_field[98]. Patching with GND.
######## Missing driver on net \c0/data_in_field[97]. Patching with GND.
######## Missing driver on net \c0/data_in_field[96]. Patching with GND.
######## Missing driver on net \c0/data_in_field[95]. Patching with GND.
######## Missing driver on net \c0/data_in_field[94]. Patching with GND.
######## Missing driver on net \c0/data_in_field[93]. Patching with GND.
######## Missing driver on net \c0/data_in_field[92]. Patching with GND.
######## Missing driver on net \c0/data_in_field[91]. Patching with GND.
######## Missing driver on net \c0/data_in_field[90]. Patching with GND.
######## Missing driver on net \c0/data_in_field[89]. Patching with GND.
######## Missing driver on net \c0/data_in_field[88]. Patching with GND.
######## Missing driver on net \c0/data_in_field[87]. Patching with GND.
######## Missing driver on net \c0/data_in_field[86]. Patching with GND.
######## Missing driver on net \c0/data_in_field[85]. Patching with GND.
######## Missing driver on net \c0/data_in_field[84]. Patching with GND.
######## Missing driver on net \c0/data_in_field[83]. Patching with GND.
######## Missing driver on net \c0/data_in_field[82]. Patching with GND.
######## Missing driver on net \c0/data_in_field[81]. Patching with GND.
######## Missing driver on net \c0/data_in_field[80]. Patching with GND.
######## Missing driver on net \c0/data_in_field[79]. Patching with GND.
######## Missing driver on net \c0/data_in_field[78]. Patching with GND.
######## Missing driver on net \c0/data_in_field[77]. Patching with GND.
######## Missing driver on net \c0/data_in_field[76]. Patching with GND.
######## Missing driver on net \c0/data_in_field[75]. Patching with GND.
######## Missing driver on net \c0/data_in_field[74]. Patching with GND.
######## Missing driver on net \c0/data_in_field[73]. Patching with GND.
######## Missing driver on net \c0/data_in_field[72]. Patching with GND.
######## Missing driver on net \c0/data_in_field[71]. Patching with GND.
######## Missing driver on net \c0/data_in_field[70]. Patching with GND.
######## Missing driver on net \c0/data_in_field[69]. Patching with GND.
######## Missing driver on net \c0/data_in_field[68]. Patching with GND.
######## Missing driver on net \c0/data_in_field[67]. Patching with GND.
######## Missing driver on net \c0/data_in_field[66]. Patching with GND.
######## Missing driver on net \c0/data_in_field[65]. Patching with GND.
######## Missing driver on net \c0/data_in_field[64]. Patching with GND.
######## Missing driver on net \c0/data_in_field[63]. Patching with GND.
######## Missing driver on net \c0/data_in_field[62]. Patching with GND.
######## Missing driver on net \c0/data_in_field[61]. Patching with GND.
######## Missing driver on net \c0/data_in_field[60]. Patching with GND.
######## Missing driver on net \c0/data_in_field[59]. Patching with GND.
######## Missing driver on net \c0/data_in_field[58]. Patching with GND.
######## Missing driver on net \c0/data_in_field[57]. Patching with GND.
######## Missing driver on net \c0/data_in_field[56]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][0]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/data_out[4][7]_1311 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(265): Register \c0/FRAME_MATCHER.state__i0 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(197): Register \c0/data_out[0][1]_1349 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(262): Register \c0/byte_transmit_counter2_409__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/uart_tx.v(143): Register \c0/tx2/r_Tx_Data_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 58
SB_DFF => 55
SB_DFFE => 35
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 175
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 90
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/UART_TRANSMITTER.state_0, loads : 20
  Net : c0/tx/r_SM_Main_2, loads : 16
  Net : c0/tx2/r_SM_Main_2, loads : 13
  Net : c0/n1, loads : 12
  Net : c0/byte_transmit_counter_2, loads : 10
  Net : c0/byte_transmit_counter_1, loads : 10
  Net : c0/tx/r_SM_Main_1, loads : 10
  Net : c0/byte_transmit_counter_0, loads : 9
  Net : c0/tx/r_SM_Main_0, loads : 8
  Net : c0/tx/n3373, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 163.438  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.843  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	175
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	176
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	55
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	63
        CARRY Only       	:	0
        LUT with CARRY   	:	23
    LogicCells                  :	176/7680
    PLBs                        :	26/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.6 (sec)

Final Design Statistics
    Number of LUTs      	:	176
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	176/7680
    PLBs                        :	28/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 70.77 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 176
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 226
used logic cells: 176
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 253 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           325796K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:51:52 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(149): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(172): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(256): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.
######## Missing driver on net \c0/data_in_field[143]. Patching with GND.
######## Missing driver on net \c0/data_in_field[142]. Patching with GND.
######## Missing driver on net \c0/data_in_field[141]. Patching with GND.
######## Missing driver on net \c0/data_in_field[140]. Patching with GND.
######## Missing driver on net \c0/data_in_field[139]. Patching with GND.
######## Missing driver on net \c0/data_in_field[138]. Patching with GND.
######## Missing driver on net \c0/data_in_field[137]. Patching with GND.
######## Missing driver on net \c0/data_in_field[136]. Patching with GND.
######## Missing driver on net \c0/data_in_field[135]. Patching with GND.
######## Missing driver on net \c0/data_in_field[134]. Patching with GND.
######## Missing driver on net \c0/data_in_field[133]. Patching with GND.
######## Missing driver on net \c0/data_in_field[132]. Patching with GND.
######## Missing driver on net \c0/data_in_field[131]. Patching with GND.
######## Missing driver on net \c0/data_in_field[130]. Patching with GND.
######## Missing driver on net \c0/data_in_field[129]. Patching with GND.
######## Missing driver on net \c0/data_in_field[128]. Patching with GND.
######## Missing driver on net \c0/data_in_field[127]. Patching with GND.
######## Missing driver on net \c0/data_in_field[126]. Patching with GND.
######## Missing driver on net \c0/data_in_field[125]. Patching with GND.
######## Missing driver on net \c0/data_in_field[124]. Patching with GND.
######## Missing driver on net \c0/data_in_field[123]. Patching with GND.
######## Missing driver on net \c0/data_in_field[122]. Patching with GND.
######## Missing driver on net \c0/data_in_field[121]. Patching with GND.
######## Missing driver on net \c0/data_in_field[120]. Patching with GND.
######## Missing driver on net \c0/data_in_field[119]. Patching with GND.
######## Missing driver on net \c0/data_in_field[118]. Patching with GND.
######## Missing driver on net \c0/data_in_field[117]. Patching with GND.
######## Missing driver on net \c0/data_in_field[116]. Patching with GND.
######## Missing driver on net \c0/data_in_field[115]. Patching with GND.
######## Missing driver on net \c0/data_in_field[114]. Patching with GND.
######## Missing driver on net \c0/data_in_field[113]. Patching with GND.
######## Missing driver on net \c0/data_in_field[112]. Patching with GND.
######## Missing driver on net \c0/data_in_field[111]. Patching with GND.
######## Missing driver on net \c0/data_in_field[110]. Patching with GND.
######## Missing driver on net \c0/data_in_field[109]. Patching with GND.
######## Missing driver on net \c0/data_in_field[108]. Patching with GND.
######## Missing driver on net \c0/data_in_field[107]. Patching with GND.
######## Missing driver on net \c0/data_in_field[106]. Patching with GND.
######## Missing driver on net \c0/data_in_field[105]. Patching with GND.
######## Missing driver on net \c0/data_in_field[104]. Patching with GND.
######## Missing driver on net \c0/data_in_field[103]. Patching with GND.
######## Missing driver on net \c0/data_in_field[102]. Patching with GND.
######## Missing driver on net \c0/data_in_field[101]. Patching with GND.
######## Missing driver on net \c0/data_in_field[100]. Patching with GND.
######## Missing driver on net \c0/data_in_field[99]. Patching with GND.
######## Missing driver on net \c0/data_in_field[98]. Patching with GND.
######## Missing driver on net \c0/data_in_field[97]. Patching with GND.
######## Missing driver on net \c0/data_in_field[96]. Patching with GND.
######## Missing driver on net \c0/data_in_field[95]. Patching with GND.
######## Missing driver on net \c0/data_in_field[94]. Patching with GND.
######## Missing driver on net \c0/data_in_field[93]. Patching with GND.
######## Missing driver on net \c0/data_in_field[92]. Patching with GND.
######## Missing driver on net \c0/data_in_field[91]. Patching with GND.
######## Missing driver on net \c0/data_in_field[90]. Patching with GND.
######## Missing driver on net \c0/data_in_field[89]. Patching with GND.
######## Missing driver on net \c0/data_in_field[88]. Patching with GND.
######## Missing driver on net \c0/data_in_field[87]. Patching with GND.
######## Missing driver on net \c0/data_in_field[86]. Patching with GND.
######## Missing driver on net \c0/data_in_field[85]. Patching with GND.
######## Missing driver on net \c0/data_in_field[84]. Patching with GND.
######## Missing driver on net \c0/data_in_field[83]. Patching with GND.
######## Missing driver on net \c0/data_in_field[82]. Patching with GND.
######## Missing driver on net \c0/data_in_field[81]. Patching with GND.
######## Missing driver on net \c0/data_in_field[80]. Patching with GND.
######## Missing driver on net \c0/data_in_field[79]. Patching with GND.
######## Missing driver on net \c0/data_in_field[78]. Patching with GND.
######## Missing driver on net \c0/data_in_field[77]. Patching with GND.
######## Missing driver on net \c0/data_in_field[76]. Patching with GND.
######## Missing driver on net \c0/data_in_field[75]. Patching with GND.
######## Missing driver on net \c0/data_in_field[74]. Patching with GND.
######## Missing driver on net \c0/data_in_field[73]. Patching with GND.
######## Missing driver on net \c0/data_in_field[72]. Patching with GND.
######## Missing driver on net \c0/data_in_field[71]. Patching with GND.
######## Missing driver on net \c0/data_in_field[70]. Patching with GND.
######## Missing driver on net \c0/data_in_field[69]. Patching with GND.
######## Missing driver on net \c0/data_in_field[68]. Patching with GND.
######## Missing driver on net \c0/data_in_field[67]. Patching with GND.
######## Missing driver on net \c0/data_in_field[66]. Patching with GND.
######## Missing driver on net \c0/data_in_field[65]. Patching with GND.
######## Missing driver on net \c0/data_in_field[64]. Patching with GND.
######## Missing driver on net \c0/data_in_field[63]. Patching with GND.
######## Missing driver on net \c0/data_in_field[62]. Patching with GND.
######## Missing driver on net \c0/data_in_field[61]. Patching with GND.
######## Missing driver on net \c0/data_in_field[60]. Patching with GND.
######## Missing driver on net \c0/data_in_field[59]. Patching with GND.
######## Missing driver on net \c0/data_in_field[58]. Patching with GND.
######## Missing driver on net \c0/data_in_field[57]. Patching with GND.
######## Missing driver on net \c0/data_in_field[56]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][0]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 7 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/FRAME_MATCHER.state is stuck at Zero
WARNING - synthesis: Bit 0 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: Bit 7 of Register \c0/byte_transmit_counter2 is stuck at Zero
WARNING - synthesis: coms.v(265): Register \c0/tx2_transmit_1076 is stuck at Zero. VDB-5013
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/uart_tx.v(143): Register \c0/tx2/r_Tx_Data_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(197): Register \c0/data_out[4][6]_1035 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(197): Register \c0/data_out[0][1]_1072 is stuck at One. VDB-5014
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 58
SB_DFF => 59
SB_DFFE => 24
SB_DFFESR => 7
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 177
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 90
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/UART_TRANSMITTER.state_0, loads : 20
  Net : c0/tx/r_SM_Main_2, loads : 16
  Net : c0/tx2/r_SM_Main_2, loads : 15
  Net : c0/byte_transmit_counter_2, loads : 12
  Net : c0/byte_transmit_counter_1, loads : 12
  Net : c0/tx/r_SM_Main_1, loads : 11
  Net : c0/tx/r_SM_Main_0, loads : 9
  Net : n3464, loads : 8
  Net : c0/n2506, loads : 8
  Net : c0/byte_transmit_counter_0, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 161.633  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.725  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	177
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	178
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	52
        LUT, DFF and CARRY	:	38
    Combinational LogicCells
        Only LUT         	:	68
        CARRY Only       	:	0
        LUT with CARRY   	:	20
    LogicCells                  :	178/7680
    PLBs                        :	27/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.8 (sec)

Final Design Statistics
    Number of LUTs      	:	178
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	58
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	178/7680
    PLBs                        :	32/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 78.86 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 243
used logic cells: 178
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 243
used logic cells: 178
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 254 
I1212: Iteration  1 :    27 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           325816K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:53:27 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(149): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(172): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(257): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.
######## Missing driver on net \c0/data_in_field[143]. Patching with GND.
######## Missing driver on net \c0/data_in_field[142]. Patching with GND.
######## Missing driver on net \c0/data_in_field[141]. Patching with GND.
######## Missing driver on net \c0/data_in_field[140]. Patching with GND.
######## Missing driver on net \c0/data_in_field[139]. Patching with GND.
######## Missing driver on net \c0/data_in_field[138]. Patching with GND.
######## Missing driver on net \c0/data_in_field[137]. Patching with GND.
######## Missing driver on net \c0/data_in_field[136]. Patching with GND.
######## Missing driver on net \c0/data_in_field[135]. Patching with GND.
######## Missing driver on net \c0/data_in_field[134]. Patching with GND.
######## Missing driver on net \c0/data_in_field[133]. Patching with GND.
######## Missing driver on net \c0/data_in_field[132]. Patching with GND.
######## Missing driver on net \c0/data_in_field[131]. Patching with GND.
######## Missing driver on net \c0/data_in_field[130]. Patching with GND.
######## Missing driver on net \c0/data_in_field[129]. Patching with GND.
######## Missing driver on net \c0/data_in_field[128]. Patching with GND.
######## Missing driver on net \c0/data_in_field[127]. Patching with GND.
######## Missing driver on net \c0/data_in_field[126]. Patching with GND.
######## Missing driver on net \c0/data_in_field[125]. Patching with GND.
######## Missing driver on net \c0/data_in_field[124]. Patching with GND.
######## Missing driver on net \c0/data_in_field[123]. Patching with GND.
######## Missing driver on net \c0/data_in_field[122]. Patching with GND.
######## Missing driver on net \c0/data_in_field[121]. Patching with GND.
######## Missing driver on net \c0/data_in_field[120]. Patching with GND.
######## Missing driver on net \c0/data_in_field[119]. Patching with GND.
######## Missing driver on net \c0/data_in_field[118]. Patching with GND.
######## Missing driver on net \c0/data_in_field[117]. Patching with GND.
######## Missing driver on net \c0/data_in_field[116]. Patching with GND.
######## Missing driver on net \c0/data_in_field[115]. Patching with GND.
######## Missing driver on net \c0/data_in_field[114]. Patching with GND.
######## Missing driver on net \c0/data_in_field[113]. Patching with GND.
######## Missing driver on net \c0/data_in_field[112]. Patching with GND.
######## Missing driver on net \c0/data_in_field[111]. Patching with GND.
######## Missing driver on net \c0/data_in_field[110]. Patching with GND.
######## Missing driver on net \c0/data_in_field[109]. Patching with GND.
######## Missing driver on net \c0/data_in_field[108]. Patching with GND.
######## Missing driver on net \c0/data_in_field[107]. Patching with GND.
######## Missing driver on net \c0/data_in_field[106]. Patching with GND.
######## Missing driver on net \c0/data_in_field[105]. Patching with GND.
######## Missing driver on net \c0/data_in_field[104]. Patching with GND.
######## Missing driver on net \c0/data_in_field[103]. Patching with GND.
######## Missing driver on net \c0/data_in_field[102]. Patching with GND.
######## Missing driver on net \c0/data_in_field[101]. Patching with GND.
######## Missing driver on net \c0/data_in_field[100]. Patching with GND.
######## Missing driver on net \c0/data_in_field[99]. Patching with GND.
######## Missing driver on net \c0/data_in_field[98]. Patching with GND.
######## Missing driver on net \c0/data_in_field[97]. Patching with GND.
######## Missing driver on net \c0/data_in_field[96]. Patching with GND.
######## Missing driver on net \c0/data_in_field[95]. Patching with GND.
######## Missing driver on net \c0/data_in_field[94]. Patching with GND.
######## Missing driver on net \c0/data_in_field[93]. Patching with GND.
######## Missing driver on net \c0/data_in_field[92]. Patching with GND.
######## Missing driver on net \c0/data_in_field[91]. Patching with GND.
######## Missing driver on net \c0/data_in_field[90]. Patching with GND.
######## Missing driver on net \c0/data_in_field[89]. Patching with GND.
######## Missing driver on net \c0/data_in_field[88]. Patching with GND.
######## Missing driver on net \c0/data_in_field[87]. Patching with GND.
######## Missing driver on net \c0/data_in_field[86]. Patching with GND.
######## Missing driver on net \c0/data_in_field[85]. Patching with GND.
######## Missing driver on net \c0/data_in_field[84]. Patching with GND.
######## Missing driver on net \c0/data_in_field[83]. Patching with GND.
######## Missing driver on net \c0/data_in_field[82]. Patching with GND.
######## Missing driver on net \c0/data_in_field[81]. Patching with GND.
######## Missing driver on net \c0/data_in_field[80]. Patching with GND.
######## Missing driver on net \c0/data_in_field[79]. Patching with GND.
######## Missing driver on net \c0/data_in_field[78]. Patching with GND.
######## Missing driver on net \c0/data_in_field[77]. Patching with GND.
######## Missing driver on net \c0/data_in_field[76]. Patching with GND.
######## Missing driver on net \c0/data_in_field[75]. Patching with GND.
######## Missing driver on net \c0/data_in_field[74]. Patching with GND.
######## Missing driver on net \c0/data_in_field[73]. Patching with GND.
######## Missing driver on net \c0/data_in_field[72]. Patching with GND.
######## Missing driver on net \c0/data_in_field[71]. Patching with GND.
######## Missing driver on net \c0/data_in_field[70]. Patching with GND.
######## Missing driver on net \c0/data_in_field[69]. Patching with GND.
######## Missing driver on net \c0/data_in_field[68]. Patching with GND.
######## Missing driver on net \c0/data_in_field[67]. Patching with GND.
######## Missing driver on net \c0/data_in_field[66]. Patching with GND.
######## Missing driver on net \c0/data_in_field[65]. Patching with GND.
######## Missing driver on net \c0/data_in_field[64]. Patching with GND.
######## Missing driver on net \c0/data_in_field[63]. Patching with GND.
######## Missing driver on net \c0/data_in_field[62]. Patching with GND.
######## Missing driver on net \c0/data_in_field[61]. Patching with GND.
######## Missing driver on net \c0/data_in_field[60]. Patching with GND.
######## Missing driver on net \c0/data_in_field[59]. Patching with GND.
######## Missing driver on net \c0/data_in_field[58]. Patching with GND.
######## Missing driver on net \c0/data_in_field[57]. Patching with GND.
######## Missing driver on net \c0/data_in_field[56]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][0]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/data_out[4][7]_1035 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(197): Register \c0/data_out[0][1]_1073 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(266): Register \c0/FRAME_MATCHER.state__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 351 of 7680 (4 % )
SB_CARRY => 72
SB_DFF => 304
SB_DFFE => 38
SB_DFFESR => 8
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 562
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 351
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/n1821, loads : 55
  Net : c0/byte_transmit_counter2_0, loads : 29
  Net : c0/byte_transmit_counter2_1, loads : 23
  Net : c0/UART_TRANSMITTER.state_0, loads : 20
  Net : c0/tx2/r_SM_Main_2, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/byte_transmit_counter2_2, loads : 15
  Net : c0/tx/r_SM_Main_1, loads : 13
  Net : c0/n3544, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 164.344  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.162  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter2_i0_i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter2_i0_i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.FRAME_MATCHER.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.FRAME_MATCHER.state__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	562
    Number of DFFs      	:	351
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	565
    Number of DFFs      	:	350
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	315
        LUT, DFF and CARRY	:	35
    Combinational LogicCells
        Only LUT         	:	178
        CARRY Only       	:	0
        LUT with CARRY   	:	37
    LogicCells                  :	565/7680
    PLBs                        :	75/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.9 (sec)

Final Design Statistics
    Number of LUTs      	:	565
    Number of DFFs      	:	350
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	565/7680
    PLBs                        :	89/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1142
used logic cells: 565
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1142
used logic cells: 565
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 670 
I1212: Iteration  1 :    93 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           330828K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 15:54:44 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(149): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(172): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(191): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(257): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(16): net data_out[19][7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(146): net data_in_field[143] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(206): net data_in_frame[19][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.
######## Missing driver on net \c0/data_in_field[143]. Patching with GND.
######## Missing driver on net \c0/data_in_field[142]. Patching with GND.
######## Missing driver on net \c0/data_in_field[141]. Patching with GND.
######## Missing driver on net \c0/data_in_field[140]. Patching with GND.
######## Missing driver on net \c0/data_in_field[139]. Patching with GND.
######## Missing driver on net \c0/data_in_field[138]. Patching with GND.
######## Missing driver on net \c0/data_in_field[137]. Patching with GND.
######## Missing driver on net \c0/data_in_field[136]. Patching with GND.
######## Missing driver on net \c0/data_in_field[135]. Patching with GND.
######## Missing driver on net \c0/data_in_field[134]. Patching with GND.
######## Missing driver on net \c0/data_in_field[133]. Patching with GND.
######## Missing driver on net \c0/data_in_field[132]. Patching with GND.
######## Missing driver on net \c0/data_in_field[131]. Patching with GND.
######## Missing driver on net \c0/data_in_field[130]. Patching with GND.
######## Missing driver on net \c0/data_in_field[129]. Patching with GND.
######## Missing driver on net \c0/data_in_field[128]. Patching with GND.
######## Missing driver on net \c0/data_in_field[127]. Patching with GND.
######## Missing driver on net \c0/data_in_field[126]. Patching with GND.
######## Missing driver on net \c0/data_in_field[125]. Patching with GND.
######## Missing driver on net \c0/data_in_field[124]. Patching with GND.
######## Missing driver on net \c0/data_in_field[123]. Patching with GND.
######## Missing driver on net \c0/data_in_field[122]. Patching with GND.
######## Missing driver on net \c0/data_in_field[121]. Patching with GND.
######## Missing driver on net \c0/data_in_field[120]. Patching with GND.
######## Missing driver on net \c0/data_in_field[119]. Patching with GND.
######## Missing driver on net \c0/data_in_field[118]. Patching with GND.
######## Missing driver on net \c0/data_in_field[117]. Patching with GND.
######## Missing driver on net \c0/data_in_field[116]. Patching with GND.
######## Missing driver on net \c0/data_in_field[115]. Patching with GND.
######## Missing driver on net \c0/data_in_field[114]. Patching with GND.
######## Missing driver on net \c0/data_in_field[113]. Patching with GND.
######## Missing driver on net \c0/data_in_field[112]. Patching with GND.
######## Missing driver on net \c0/data_in_field[111]. Patching with GND.
######## Missing driver on net \c0/data_in_field[110]. Patching with GND.
######## Missing driver on net \c0/data_in_field[109]. Patching with GND.
######## Missing driver on net \c0/data_in_field[108]. Patching with GND.
######## Missing driver on net \c0/data_in_field[107]. Patching with GND.
######## Missing driver on net \c0/data_in_field[106]. Patching with GND.
######## Missing driver on net \c0/data_in_field[105]. Patching with GND.
######## Missing driver on net \c0/data_in_field[104]. Patching with GND.
######## Missing driver on net \c0/data_in_field[103]. Patching with GND.
######## Missing driver on net \c0/data_in_field[102]. Patching with GND.
######## Missing driver on net \c0/data_in_field[101]. Patching with GND.
######## Missing driver on net \c0/data_in_field[100]. Patching with GND.
######## Missing driver on net \c0/data_in_field[99]. Patching with GND.
######## Missing driver on net \c0/data_in_field[98]. Patching with GND.
######## Missing driver on net \c0/data_in_field[97]. Patching with GND.
######## Missing driver on net \c0/data_in_field[96]. Patching with GND.
######## Missing driver on net \c0/data_in_field[95]. Patching with GND.
######## Missing driver on net \c0/data_in_field[94]. Patching with GND.
######## Missing driver on net \c0/data_in_field[93]. Patching with GND.
######## Missing driver on net \c0/data_in_field[92]. Patching with GND.
######## Missing driver on net \c0/data_in_field[91]. Patching with GND.
######## Missing driver on net \c0/data_in_field[90]. Patching with GND.
######## Missing driver on net \c0/data_in_field[89]. Patching with GND.
######## Missing driver on net \c0/data_in_field[88]. Patching with GND.
######## Missing driver on net \c0/data_in_field[87]. Patching with GND.
######## Missing driver on net \c0/data_in_field[86]. Patching with GND.
######## Missing driver on net \c0/data_in_field[85]. Patching with GND.
######## Missing driver on net \c0/data_in_field[84]. Patching with GND.
######## Missing driver on net \c0/data_in_field[83]. Patching with GND.
######## Missing driver on net \c0/data_in_field[82]. Patching with GND.
######## Missing driver on net \c0/data_in_field[81]. Patching with GND.
######## Missing driver on net \c0/data_in_field[80]. Patching with GND.
######## Missing driver on net \c0/data_in_field[79]. Patching with GND.
######## Missing driver on net \c0/data_in_field[78]. Patching with GND.
######## Missing driver on net \c0/data_in_field[77]. Patching with GND.
######## Missing driver on net \c0/data_in_field[76]. Patching with GND.
######## Missing driver on net \c0/data_in_field[75]. Patching with GND.
######## Missing driver on net \c0/data_in_field[74]. Patching with GND.
######## Missing driver on net \c0/data_in_field[73]. Patching with GND.
######## Missing driver on net \c0/data_in_field[72]. Patching with GND.
######## Missing driver on net \c0/data_in_field[71]. Patching with GND.
######## Missing driver on net \c0/data_in_field[70]. Patching with GND.
######## Missing driver on net \c0/data_in_field[69]. Patching with GND.
######## Missing driver on net \c0/data_in_field[68]. Patching with GND.
######## Missing driver on net \c0/data_in_field[67]. Patching with GND.
######## Missing driver on net \c0/data_in_field[66]. Patching with GND.
######## Missing driver on net \c0/data_in_field[65]. Patching with GND.
######## Missing driver on net \c0/data_in_field[64]. Patching with GND.
######## Missing driver on net \c0/data_in_field[63]. Patching with GND.
######## Missing driver on net \c0/data_in_field[62]. Patching with GND.
######## Missing driver on net \c0/data_in_field[61]. Patching with GND.
######## Missing driver on net \c0/data_in_field[60]. Patching with GND.
######## Missing driver on net \c0/data_in_field[59]. Patching with GND.
######## Missing driver on net \c0/data_in_field[58]. Patching with GND.
######## Missing driver on net \c0/data_in_field[57]. Patching with GND.
######## Missing driver on net \c0/data_in_field[56]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[19][0]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][7]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][6]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][5]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][4]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][3]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][2]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][1]. Patching with GND.
######## Missing driver on net \c0/data_in_frame[18][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(197): Register \c0/data_out[4][7]_1312 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(197): Register \c0/data_out[0][1]_1350 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(266): Register \c0/FRAME_MATCHER.state__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 351 of 7680 (4 % )
SB_CARRY => 72
SB_DFF => 310
SB_DFFE => 24
SB_DFFESR => 16
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 620
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 351
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/rx/rx_data_ready, loads : 159
  Net : c0/n5570, loads : 55
  Net : c0/n81, loads : 55
  Net : c0/byte_transmit_counter2_0, loads : 33
  Net : c0/UART_TRANSMITTER.state_0, loads : 21
  Net : c0/byte_transmit_counter2_2, loads : 18
  Net : c0/tx/r_SM_Main_2, loads : 17
  Net : c0/tx2/r_SM_Main_2, loads : 17
  Net : c0/byte_transmit_counter2_1, loads : 13
  Net : c0/byte_transmit_counter_2, loads : 11
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 164.562  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.288  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.FRAME_MATCHER.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Clock_Count__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	620
    Number of DFFs      	:	351
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	623
    Number of DFFs      	:	350
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	308
        LUT, DFF and CARRY	:	42
    Combinational LogicCells
        Only LUT         	:	243
        CARRY Only       	:	0
        LUT with CARRY   	:	30
    LogicCells                  :	623/7680
    PLBs                        :	84/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.7 (sec)

Final Design Statistics
    Number of LUTs      	:	623
    Number of DFFs      	:	350
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	623/7680
    PLBs                        :	125/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 75.12 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1482
used logic cells: 623
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1482
used logic cells: 623
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 743 
I1212: Iteration  1 :   126 unrouted : 0 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           331428K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 16:09:42 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(14): syntax error near ). VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 16:09:55 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(159): syntax error near localparam. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 16:10:14 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
ERROR - synthesis: coms.v(280): syntax error near data_in_frame. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 16:10:26 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(152): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(177): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(196): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(292): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(20): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(85): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(20): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
WARNING - synthesis: coms.v(10): net \c0/position[31] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/position[31]. Patching with GND.
######## Missing driver on net \c0/position[30]. Patching with GND.
######## Missing driver on net \c0/position[29]. Patching with GND.
######## Missing driver on net \c0/position[28]. Patching with GND.
######## Missing driver on net \c0/position[27]. Patching with GND.
######## Missing driver on net \c0/position[26]. Patching with GND.
######## Missing driver on net \c0/position[25]. Patching with GND.
######## Missing driver on net \c0/position[24]. Patching with GND.
######## Missing driver on net \c0/position[23]. Patching with GND.
######## Missing driver on net \c0/position[22]. Patching with GND.
######## Missing driver on net \c0/position[21]. Patching with GND.
######## Missing driver on net \c0/position[20]. Patching with GND.
######## Missing driver on net \c0/position[19]. Patching with GND.
######## Missing driver on net \c0/position[18]. Patching with GND.
######## Missing driver on net \c0/position[17]. Patching with GND.
######## Missing driver on net \c0/position[16]. Patching with GND.
######## Missing driver on net \c0/position[15]. Patching with GND.
######## Missing driver on net \c0/position[14]. Patching with GND.
######## Missing driver on net \c0/position[13]. Patching with GND.
######## Missing driver on net \c0/position[12]. Patching with GND.
######## Missing driver on net \c0/position[11]. Patching with GND.
######## Missing driver on net \c0/position[10]. Patching with GND.
######## Missing driver on net \c0/position[9]. Patching with GND.
######## Missing driver on net \c0/position[8]. Patching with GND.
######## Missing driver on net \c0/position[7]. Patching with GND.
######## Missing driver on net \c0/position[6]. Patching with GND.
######## Missing driver on net \c0/position[5]. Patching with GND.
######## Missing driver on net \c0/position[4]. Patching with GND.
######## Missing driver on net \c0/position[3]. Patching with GND.
######## Missing driver on net \c0/position[2]. Patching with GND.
######## Missing driver on net \c0/position[1]. Patching with GND.
######## Missing driver on net \c0/position[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(202): Register \c0/data_out[4][7]_2014 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(202): Register \c0/data_out[0][1]_2052 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(301): Register \c0/data_in_frame[0]__i57 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 375 of 7680 (4 % )
SB_CARRY => 72
SB_DFF => 259
SB_DFFE => 90
SB_DFFESR => 25
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 657
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 375
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/rx/rx_data_ready, loads : 167
  Net : c0/FRAME_MATCHER.state_0, loads : 65
  Net : c0/n4383, loads : 56
  Net : c0/byte_transmit_counter2_0, loads : 42
  Net : c0/byte_transmit_counter2_1, loads : 33
  Net : c0/UART_TRANSMITTER.state_0, loads : 21
  Net : c0/tx/r_SM_Main_2, loads : 18
  Net : c0/rx/r_SM_Main_2, loads : 17
  Net : c0/byte_transmit_counter2_2, loads : 16
  Net : c0/n4414, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 169.207  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.801  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i45:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i24:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i54:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i47:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i48:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i55:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i42:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i43:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i25:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i41:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i49:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i27:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i18:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i17:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i19:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i51:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i23:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i22:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i53:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i46:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i21:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i20:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i50:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	657
    Number of DFFs      	:	375
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	661
    Number of DFFs      	:	374
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	324
        LUT, DFF and CARRY	:	50
    Combinational LogicCells
        Only LUT         	:	265
        CARRY Only       	:	0
        LUT with CARRY   	:	22
    LogicCells                  :	661/7680
    PLBs                        :	88/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	661
    Number of DFFs      	:	374
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	72
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	661/7680
    PLBs                        :	114/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 56.99 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1900
used logic cells: 661
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1900
used logic cells: 661
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 774 
I1212: Iteration  1 :   125 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           331876K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/media/external/iCEcube2/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Thu Sep 12 16:23:50 2019


Command Line:  /media/external/iCEcube2/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/bldc_motorboard/software/icecube2_template (searchpath added)
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = coms.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting TinyFPGA_B as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file coms.v. VERI-1482
WARNING - synthesis: coms.v(152): identifier data_in_frame is used before its declaration. VERI-1875
Analyzing Verilog file /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: /media/external/iCEcube2/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(71): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: coms.v(177): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(196): expression size 32 truncated to fit in target size 11. VERI-1209
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(292): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: coms.v(20): net data_out[20][7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(93): actual bit length 32 differs from formal bit length 16 for port current. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
Last elaborated design is TinyFPGA_B()
Loading NGL library '/media/external/iCEcube2/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/media/external/iCEcube2/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(45): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(53): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(61): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(94): input port ID[7] is not connected on this instance. VDB-1013
WARNING - synthesis: coms.v(20): net data_out[20][7] does not have a driver. VDB-1002
######## Converting I/O port PIN_4 to input.
######## Converting I/O port PIN_5 to input.
######## Converting I/O port PIN_6 to input.
######## Converting I/O port PIN_7 to input.
######## Converting I/O port PIN_8 to input.
######## Converting I/O port PIN_9 to input.
######## Converting I/O port PIN_10 to input.
######## Converting I/O port PIN_11 to input.
######## Converting I/O port PIN_12 to input.
######## Converting I/O port PIN_13 to input.
######## Converting I/O port PIN_14 to input.
######## Converting I/O port PIN_15 to input.
######## Converting I/O port PIN_16 to input.
######## Converting I/O port PIN_17 to input.
######## Converting I/O port PIN_18 to input.
######## Converting I/O port PIN_19 to input.
######## Converting I/O port PIN_20 to input.
######## Converting I/O port PIN_21 to input.
######## Converting I/O port PIN_22 to input.
######## Converting I/O port PIN_23 to input.
######## Converting I/O port PIN_24 to input.
WARNING - synthesis: coms.v(9): net \c0/ID[7] does not have a driver. VDB-1002
######## Missing driver on net \c0/ID[7]. Patching with GND.
######## Missing driver on net \c0/ID[6]. Patching with GND.
######## Missing driver on net \c0/ID[5]. Patching with GND.
######## Missing driver on net \c0/ID[4]. Patching with GND.
######## Missing driver on net \c0/ID[3]. Patching with GND.
######## Missing driver on net \c0/ID[2]. Patching with GND.
######## Missing driver on net \c0/ID[1]. Patching with GND.
######## Missing driver on net \c0/ID[0]. Patching with GND.
######## Missing driver on net \c0/data_out[20][7]. Patching with GND.
######## Missing driver on net \c0/data_out[20][6]. Patching with GND.
######## Missing driver on net \c0/data_out[20][5]. Patching with GND.
######## Missing driver on net \c0/data_out[20][4]. Patching with GND.
######## Missing driver on net \c0/data_out[20][3]. Patching with GND.
######## Missing driver on net \c0/data_out[20][2]. Patching with GND.
######## Missing driver on net \c0/data_out[20][1]. Patching with GND.
######## Missing driver on net \c0/data_out[20][0]. Patching with GND.
######## Missing driver on net \c0/data_out[19][7]. Patching with GND.
######## Missing driver on net \c0/data_out[19][6]. Patching with GND.
######## Missing driver on net \c0/data_out[19][5]. Patching with GND.
######## Missing driver on net \c0/data_out[19][4]. Patching with GND.
######## Missing driver on net \c0/data_out[19][3]. Patching with GND.
######## Missing driver on net \c0/data_out[19][2]. Patching with GND.
######## Missing driver on net \c0/data_out[19][1]. Patching with GND.
######## Missing driver on net \c0/data_out[19][0]. Patching with GND.
######## Missing driver on net \c0/data_out[18][7]. Patching with GND.
######## Missing driver on net \c0/data_out[18][6]. Patching with GND.
######## Missing driver on net \c0/data_out[18][5]. Patching with GND.
######## Missing driver on net \c0/data_out[18][4]. Patching with GND.
######## Missing driver on net \c0/data_out[18][3]. Patching with GND.
######## Missing driver on net \c0/data_out[18][2]. Patching with GND.
######## Missing driver on net \c0/data_out[18][1]. Patching with GND.
######## Missing driver on net \c0/data_out[18][0]. Patching with GND.
######## Missing driver on net \c0/data_out[17][7]. Patching with GND.
######## Missing driver on net \c0/data_out[17][6]. Patching with GND.
######## Missing driver on net \c0/data_out[17][5]. Patching with GND.
######## Missing driver on net \c0/data_out[17][4]. Patching with GND.
######## Missing driver on net \c0/data_out[17][3]. Patching with GND.
######## Missing driver on net \c0/data_out[17][2]. Patching with GND.
######## Missing driver on net \c0/data_out[17][1]. Patching with GND.
######## Missing driver on net \c0/data_out[17][0]. Patching with GND.
######## Missing driver on net \c0/data_out[16][7]. Patching with GND.
######## Missing driver on net \c0/data_out[16][6]. Patching with GND.
######## Missing driver on net \c0/data_out[16][5]. Patching with GND.
######## Missing driver on net \c0/data_out[16][4]. Patching with GND.
######## Missing driver on net \c0/data_out[16][3]. Patching with GND.
######## Missing driver on net \c0/data_out[16][2]. Patching with GND.
######## Missing driver on net \c0/data_out[16][1]. Patching with GND.
######## Missing driver on net \c0/data_out[16][0]. Patching with GND.
######## Missing driver on net \c0/data_out[15][7]. Patching with GND.
######## Missing driver on net \c0/data_out[15][6]. Patching with GND.
######## Missing driver on net \c0/data_out[15][5]. Patching with GND.
######## Missing driver on net \c0/data_out[15][4]. Patching with GND.
######## Missing driver on net \c0/data_out[15][3]. Patching with GND.
######## Missing driver on net \c0/data_out[15][2]. Patching with GND.
######## Missing driver on net \c0/data_out[15][1]. Patching with GND.
######## Missing driver on net \c0/data_out[15][0]. Patching with GND.
######## Missing driver on net \c0/data_out[14][7]. Patching with GND.
######## Missing driver on net \c0/data_out[14][6]. Patching with GND.
######## Missing driver on net \c0/data_out[14][5]. Patching with GND.
######## Missing driver on net \c0/data_out[14][4]. Patching with GND.
######## Missing driver on net \c0/data_out[14][3]. Patching with GND.
######## Missing driver on net \c0/data_out[14][2]. Patching with GND.
######## Missing driver on net \c0/data_out[14][1]. Patching with GND.
######## Missing driver on net \c0/data_out[14][0]. Patching with GND.
######## Missing driver on net \c0/data_out[13][7]. Patching with GND.
######## Missing driver on net \c0/data_out[13][6]. Patching with GND.
######## Missing driver on net \c0/data_out[13][5]. Patching with GND.
######## Missing driver on net \c0/data_out[13][4]. Patching with GND.
######## Missing driver on net \c0/data_out[13][3]. Patching with GND.
######## Missing driver on net \c0/data_out[13][2]. Patching with GND.
######## Missing driver on net \c0/data_out[13][1]. Patching with GND.
######## Missing driver on net \c0/data_out[13][0]. Patching with GND.
######## Missing driver on net \c0/data_out[12][7]. Patching with GND.
######## Missing driver on net \c0/data_out[12][6]. Patching with GND.
######## Missing driver on net \c0/data_out[12][5]. Patching with GND.
######## Missing driver on net \c0/data_out[12][4]. Patching with GND.
######## Missing driver on net \c0/data_out[12][3]. Patching with GND.
######## Missing driver on net \c0/data_out[12][2]. Patching with GND.
######## Missing driver on net \c0/data_out[12][1]. Patching with GND.
######## Missing driver on net \c0/data_out[12][0]. Patching with GND.
######## Missing driver on net \c0/data_out[11][7]. Patching with GND.
######## Missing driver on net \c0/data_out[11][6]. Patching with GND.
######## Missing driver on net \c0/data_out[11][5]. Patching with GND.
######## Missing driver on net \c0/data_out[11][4]. Patching with GND.
######## Missing driver on net \c0/data_out[11][3]. Patching with GND.
######## Missing driver on net \c0/data_out[11][2]. Patching with GND.
######## Missing driver on net \c0/data_out[11][1]. Patching with GND.
######## Missing driver on net \c0/data_out[11][0]. Patching with GND.
######## Missing driver on net \c0/data_out[10][7]. Patching with GND.
######## Missing driver on net \c0/data_out[10][6]. Patching with GND.
######## Missing driver on net \c0/data_out[10][5]. Patching with GND.
######## Missing driver on net \c0/data_out[10][4]. Patching with GND.
######## Missing driver on net \c0/data_out[10][3]. Patching with GND.
######## Missing driver on net \c0/data_out[10][2]. Patching with GND.
######## Missing driver on net \c0/data_out[10][1]. Patching with GND.
######## Missing driver on net \c0/data_out[10][0]. Patching with GND.
######## Missing driver on net \c0/data_out[9][7]. Patching with GND.
######## Missing driver on net \c0/data_out[9][6]. Patching with GND.
######## Missing driver on net \c0/data_out[9][5]. Patching with GND.
######## Missing driver on net \c0/data_out[9][4]. Patching with GND.
######## Missing driver on net \c0/data_out[9][3]. Patching with GND.
######## Missing driver on net \c0/data_out[9][2]. Patching with GND.
######## Missing driver on net \c0/data_out[9][1]. Patching with GND.
######## Missing driver on net \c0/data_out[9][0]. Patching with GND.
######## Missing driver on net \c0/data_out[8][7]. Patching with GND.
######## Missing driver on net \c0/data_out[8][6]. Patching with GND.
######## Missing driver on net \c0/data_out[8][5]. Patching with GND.
######## Missing driver on net \c0/data_out[8][4]. Patching with GND.
######## Missing driver on net \c0/data_out[8][3]. Patching with GND.
######## Missing driver on net \c0/data_out[8][2]. Patching with GND.
######## Missing driver on net \c0/data_out[8][1]. Patching with GND.
######## Missing driver on net \c0/data_out[8][0]. Patching with GND.
######## Missing driver on net \c0/data_out[7][7]. Patching with GND.
######## Missing driver on net \c0/data_out[7][6]. Patching with GND.
######## Missing driver on net \c0/data_out[7][5]. Patching with GND.
######## Missing driver on net \c0/data_out[7][4]. Patching with GND.
######## Missing driver on net \c0/data_out[7][3]. Patching with GND.
######## Missing driver on net \c0/data_out[7][2]. Patching with GND.
######## Missing driver on net \c0/data_out[7][1]. Patching with GND.
######## Missing driver on net \c0/data_out[7][0]. Patching with GND.



WARNING - synthesis: Bit 0 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 4 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 5 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Bit 6 of Register \c0/UART_TRANSMITTER.state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on PIN_1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on PIN_3 due to black_box_pad_pin attribute.
WARNING - synthesis: coms.v(202): Register \c0/data_out[4][7]_2014 is stuck at Zero. VDB-5013
WARNING - synthesis: coms.v(202): Register \c0/data_out[0][1]_2052 is stuck at One. VDB-5014
WARNING - synthesis: coms.v(301): Register \c0/FRAME_MATCHER.state__i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \c0/tx/r_Tx_Done_44 will be ignored.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 503 of 7680 (6 % )
SB_CARRY => 103
SB_DFF => 416
SB_DFFE => 69
SB_DFFESR => 17
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 5
SB_LUT4 => 1001
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 503
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : c0/rx/rx_data_ready, loads : 167
  Net : c0/n4806, loads : 111
  Net : c0/byte_transmit_counter2_1, loads : 83
  Net : c0/FRAME_MATCHER.state_0, loads : 63
  Net : c0/n9069, loads : 55
  Net : c0/byte_transmit_counter2_0, loads : 43
  Net : c0/byte_transmit_counter2_3, loads : 27
  Net : c0/UART_TRANSMITTER.state_0, loads : 20
  Net : c0/byte_transmit_counter2_2, loads : 19
  Net : c0/tx/r_SM_Main_2, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets CLK_c]                   |    1.000 MHz|   19.300 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 174.156  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.357  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/edifparser" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Warning: Property lattice_noprune(1) in the instance rx_input(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx2_output(ICE_IO) is not valid, it is ignored.
Warning: Property lattice_noprune(1) in the instance tx_output(ICE_IO) is not valid, it is ignored.
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx2_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity rx_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal c0.data_in_frame_0___i28:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i35:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i38:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i26:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i37:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i33:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i39:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i32:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i31:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i36:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.byte_transmit_counter__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i29:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i40:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i34:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.data_in_frame_0___i30:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.rx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx2.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Clock_Count__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Tx_Done_44:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal c0.tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_11, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1001
    Number of DFFs      	:	503
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1004
    Number of DFFs      	:	502
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	103

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	421
        LUT, DFF and CARRY	:	81
    Combinational LogicCells
        Only LUT         	:	480
        CARRY Only       	:	0
        LUT with CARRY   	:	22
    LogicCells                  :	1004/7680
    PLBs                        :	134/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1004
    Number of DFFs      	:	502
    Number of DFFs packed to IO	:	1
    Number of Carrys    	:	103
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1004/7680
    PLBs                        :	163/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 65.57 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|CLK | Frequency: N/A | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4102
used logic cells: 1004
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/packer" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/media/external/iCEcube2/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 4102
used logic cells: 1004
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbrouter /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1176 
I1212: Iteration  1 :   177 unrouted : 2 seconds
I1212: Iteration  2 :    24 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
 total           337628K
router succeed.

"/media/external/iCEcube2/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /media/external/iCEcube2/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /media/external/iCEcube2/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"/media/external/iCEcube2/sbt_backend/bin/linux/opt/bitmap" "/media/external/iCEcube2/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
