Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_Verilog/design/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_Verilog/sim/tb_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pwm
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/UV/FPGA/VERIFY/vry_Verilog/sim/tb_pwm.v:24]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/UV/FPGA/VERIFY/vry_Verilog/sim/tb_pwm.v:30]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/UV/FPGA/VERIFY/vry_Verilog/sim/tb_pwm.v:36]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/UV/FPGA/VERIFY/vry_Verilog/sim/tb_pwm.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/UV/FPGA/VERIFY/vry_Verilog/vry_Verilog/vry_Verilog.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
