{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1705367543315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1705367543315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Calculator EP4CE10E22C6 " "Selected device EP4CE10E22C6 for design \"Calculator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1705367543335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705367543362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1705367543362 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1705367543522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1705367543526 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C6 " "Device EP4CE6E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705367543633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705367543633 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1705367543633 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1705367543633 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705367543648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705367543648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705367543648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705367543648 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/miku/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1705367543648 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1705367543648 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1705367543651 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "121 " "The Timing Analyzer is analyzing 121 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1705367544674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Calculator.sdc " "Synopsys Design Constraints File file not found: 'Calculator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1705367544683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1705367544684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux36~0  from: datac  to: combout " "Cell: Calculator\|Mux36~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705367544723 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Calculator\|Mux69~0  from: datac  to: combout " "Cell: Calculator\|Mux69~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1705367544723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1705367544723 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1705367544737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1705367544738 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1705367544739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[1\] " "Destination node opCode\[1\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[2\] " "Destination node opCode\[2\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "opCode\[3\] " "Destination node opCode\[3\]" {  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 155 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545234 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 16760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|fourthClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|fourthClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|fourthClock~0 " "Destination node CPU:Calculator\|Random:Rand\|fourthClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545234 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetCPU  " "Automatically promoted node resetCPU " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Equal " "Destination node CPU:Calculator\|Comparison:Compare\|Equal" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Higher " "Destination node CPU:Calculator\|Comparison:Compare\|Higher" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Comparison:Compare\|Lower " "Destination node CPU:Calculator\|Comparison:Compare\|Lower" {  } { { "Comparison.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Comparison.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 1455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[15\]~2 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[15\]~2" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[14\]~6 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[14\]~6" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[13\]~10 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[13\]~10" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[12\]~14 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[12\]~14" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[11\]~18 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[11\]~18" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[10\]~22 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[10\]~22" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Divider:Divi\|tB\[9\]~26 " "Destination node CPU:Calculator\|Divider:Divi\|tB\[9\]~26" {  } { { "Divider.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Divider.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705367545234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545234 ""}  } { { "Calculator.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Calculator.vhd" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 2095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|secondClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|secondClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|secondClock~0 " "Destination node CPU:Calculator\|Random:Rand\|secondClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545235 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux36~0  " "Automatically promoted node CPU:Calculator\|Mux36~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545235 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux69~0  " "Automatically promoted node CPU:Calculator\|Mux69~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545235 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 13921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Random:Rand\|thirdClock  " "Automatically promoted node CPU:Calculator\|Random:Rand\|thirdClock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|flag~0 " "Destination node CPU:Calculator\|Random:Rand\|flag~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 14306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Random:Rand\|thirdClock~0 " "Destination node CPU:Calculator\|Random:Rand\|thirdClock~0" {  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545235 ""}  } { { "Random.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/Random.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:Calculator\|Mux32~0  " "Automatically promoted node CPU:Calculator\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Mux1~15 " "Destination node CPU:Calculator\|Mux1~15" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:Calculator\|Mux2~5 " "Destination node CPU:Calculator\|Mux2~5" {  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[85\]~251 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[85\]~251" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[85\]~252 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[85\]~252" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[91\]~254 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[91\]~254" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[90\]~255 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[90\]~255" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[90\]~256 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div4\|lpm_divide_tim:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_u6f:divider\|StageOut\[90\]~256" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_u6f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[145\]~381 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[145\]~381" {  } { { "db/alt_u_div_57f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_57f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[136\]~382 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[136\]~382" {  } { { "db/alt_u_div_57f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_57f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[136\]~383 " "Destination node BinaryToBCD:BinaryBCD\|lpm_divide:Div3\|lpm_divide_6jm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_57f:divider\|StageOut\[136\]~383" {  } { { "db/alt_u_div_57f.tdf" "" { Text "/mnt/External/Codigos/Calculator32bits/db/alt_u_div_57f.tdf" 139 10 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 15831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1705367545235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1705367545235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1705367545235 ""}  } { { "CPU.vhd" "" { Text "/mnt/External/Codigos/Calculator32bits/CPU.vhd" 109 -1 0 } } { "temporary_test_loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 0 { 0 ""} 0 6752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1705367545235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1705367545815 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705367545820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1705367545821 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705367545828 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1705367545836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1705367545844 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1705367546150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1705367546159 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "17 " "Created 17 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1705367546159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1705367546159 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705367546380 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1705367546394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1705367547151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705367550068 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1705367550119 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1705367569217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705367569217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1705367570285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+02 ns 1.2% " "2e+02 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1705367573928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/mnt/External/Codigos/Calculator32bits/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1705367574701 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1705367574701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1705367583513 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1705367583513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705367583515 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.20 " "Total time spent on timing analysis during the Fitter is 6.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1705367583742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705367583785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705367584680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1705367584683 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1705367585444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1705367586594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705367588274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 19:13:08 2024 " "Processing ended: Mon Jan 15 19:13:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705367588274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705367588274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705367588274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1705367588274 ""}
