{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "design_1_AD7960_0_0",
    "cell_name": "AD7960_0",
    "component_reference": "xilinx.com:module_ref:AD7960:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../ad7960_ip_2.gen/sources_1/bd/design_1/ip/design_1_AD7960_0_0",
    "parameters": {
      "component_parameters": {
        "FPGA_CLOCK_FREQ": [ { "value": "100", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "TCYC": [ { "value": "0.20000000000000001", "resolve_type": "user", "format": "float", "usage": "all" } ],
        "ADC_CYC_CNT": [ { "value": "19", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "SERIAL_IDLE_STATE": [ { "value": "\"001\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "SERIAL_READ_STATE": [ { "value": "\"010\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "SERIAL_DONE_STATE": [ { "value": "\"100\"", "resolve_type": "user", "format": "bitString", "usage": "all" } ],
        "Component_Name": [ { "value": "design_1_AD7960_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "FPGA_CLOCK_FREQ": [ { "value": "100", "resolve_type": "generated", "format": "float", "usage": "all" } ],
        "TCYC": [ { "value": "0.20000000000000001", "resolve_type": "generated", "format": "float", "usage": "all" } ],
        "ADC_CYC_CNT": [ { "value": "19", "resolve_type": "generated", "format": "long", "usage": "all" } ],
        "SERIAL_IDLE_STATE": [ { "value": "\"001\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "SERIAL_READ_STATE": [ { "value": "\"010\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ],
        "SERIAL_DONE_STATE": [ { "value": "\"100\"", "resolve_type": "generated", "format": "bitString", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynquplus" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:zcu104:part0:1.1" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xczu7ev" } ],
        "PACKAGE": [ { "value": "ffvc1156" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-2" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "E" } ],
        "USE_RDI_CUSTOMIZATION": [ { "value": "TRUE" } ],
        "USE_RDI_GENERATION": [ { "value": "TRUE" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../ad7960_ip_2.gen/sources_1/bd/design_1/ip/design_1_AD7960_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2022.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "m_clk_i": [ { "direction": "in" } ],
        "fast_clk_i": [ { "direction": "in" } ],
        "reset_n_i": [ { "direction": "in" } ],
        "en_i": [ { "direction": "in", "size_left": "3", "size_right": "0" } ],
        "d_pos_i": [ { "direction": "in" } ],
        "d_neg_i": [ { "direction": "in" } ],
        "dco_pos_i": [ { "direction": "in" } ],
        "dco_neg_i": [ { "direction": "in" } ],
        "en_o": [ { "direction": "out", "size_left": "3", "size_right": "0" } ],
        "cnv_pos_o": [ { "direction": "out" } ],
        "cnv_neg_o": [ { "direction": "out" } ],
        "clk_pos_o": [ { "direction": "out" } ],
        "clk_neg_o": [ { "direction": "out" } ],
        "data_rd_rdy_o": [ { "direction": "out" } ],
        "data_o": [ { "direction": "out", "size_left": "17", "size_right": "0" } ]
      },
      "interfaces": {
        "reset_n_i": {
          "vlnv": "xilinx.com:signal:reset:1.0",
          "abstraction_type": "xilinx.com:signal:reset_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "POLARITY": [ { "value": "ACTIVE_LOW", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "RST": [ { "physical_name": "reset_n_i" } ]
          }
        }
      }
    }
  }
}