
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-MU9CKUT

Implementation : impl1

# Written on Thu Apr 28 08:17:34 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock                   Clock
Level     Clock             Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------
0 -       Counter|ipClk     200.0 MHz     5.000         inferred     Inferred_clkgroup_0     31   
==================================================================================================


Clock Load Summary
******************

                  Clock     Source          Clock Pin           Non-clock Pin     Non-clock Pin
Clock             Load      Pin             Seq Example         Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------
Counter|ipClk     31        ipClk(port)     counter[30:0].C     -                 -            
===============================================================================================
