# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CLK_DIV.srcs/sources_1/imports/new/CLK_DIV.vhd" \
"../../../../CLK_DIV.srcs/sources_1/imports/new/CLK_DIV_TB.vhd" \

# Do not sort compile order
nosort
