# 
# Synthesis run script generated by Vivado
# 

set_param simulator.modelsimInstallPath E:/modelsim_10.4c/win32pe
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir E:/shuziluojiwork/shiyan7_2/shiyan7_2.cache/wt [current_project]
set_property parent.project_path E:/shuziluojiwork/shiyan7_2/shiyan7_2.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib E:/shuziluojiwork/shiyan7_2/shiyan7_2.srcs/sources_1/new/Divider.v
foreach dcp [get_files -quiet -all *.dcp] {
  set_property used_in_implementation false $dcp
}
read_xdc E:/shuziluojiwork/shiyan7_2/shiyan7_2.srcs/constrs_1/new/222.xdc
set_property used_in_implementation false [get_files E:/shuziluojiwork/shiyan7_2/shiyan7_2.srcs/constrs_1/new/222.xdc]


synth_design -top Divider -part xc7a100tcsg324-1


write_checkpoint -force -noxdef Divider.dcp

catch { report_utilization -file Divider_utilization_synth.rpt -pb Divider_utilization_synth.pb }
