{"vcs1":{"timestamp_begin":1769579095.943914591, "rt":6.72, "ut":6.40, "st":0.19}}
{"vcselab":{"timestamp_begin":1769579102.711484795, "rt":0.31, "ut":0.22, "st":0.05}}
{"link":{"timestamp_begin":1769579103.063146929, "rt":0.22, "ut":0.15, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769579095.684923395}
{"VCS_COMP_START_TIME": 1769579095.684923395}
{"VCS_COMP_END_TIME": 1769579103.361231868}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352576}}
{"vcselab": {"peak_mem": 173708}}
