////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2020 Ambarella International LP
////////////////////////////////////////////////////////////////////////////////
// This file and its contents ("Software") are protected by intellectual
// property rights including, without limitation, U.S. and/or foreign
// copyrights. This Software is also the confidential and proprietary
// information of Ambarella International LP and its licensors. You may not use,
// reproduce, disclose, distribute, modify, or otherwise prepare derivative
// works of this Software or any portion thereof except pursuant to a signed
// license agreement or nondisclosure agreement with Ambarella International LP
// or its authorized affiliates. In the absence of such an agreement, you agree
// to promptly notify and return this Software to Ambarella International LP.
//
// THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
// INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF NON-INFRINGEMENT,
// MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL AMBARELLA INTERNATIONAL LP OR ITS AFFILIATES BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; COMPUTER FAILURE OR MALFUNCTION;
// OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
// OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
// ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
////////////////////////////////////////////////////////////////////////////////
#ifndef flexidag_openseg_prim_split_35_H
#define flexidag_openseg_prim_split_35_H

#define vas_gen_header_version                  	7

/* dag name */
#define flexidag_openseg_prim_split_35_DAG_NAME 	"flexidag_openseg_prim_split_35"

/* VDG file info */
#define flexidag_openseg_prim_split_35_vdg_name 	"flexidag_openseg_split_35.vdg"

/* VDG DAG memory info */
#define flexidag_openseg_prim_split_35_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_35_byte_size 	220	/* 0x000000dc */
#define flexidag_openseg_prim_split_35_preferred_dram_xfer_size 	1

/* flexidag_openseg_prim_split_35 VMEM info */
#define flexidag_openseg_prim_split_35_use_ping_pong_vmem 	0
#define flexidag_openseg_prim_split_35_VMEM_start 	4096	/* 0x00001000 */
#define flexidag_openseg_prim_split_35_VMEM_end 	369248	/* 0x0005a260 */
#define flexidag_openseg_prim_split_35_image_start 	369248	/* 0x0005a260 */
#define flexidag_openseg_prim_split_35_image_size 	220	/* 0x000000dc */
#define flexidag_openseg_prim_split_35_dagbin_start 	369248	/* 0x0005a260 */

/* flexidag_openseg_prim_split_35 DAG info */
#define flexidag_openseg_prim_split_35_estimated_cycles 	122928
#define flexidag_openseg_prim_split_35_ddi_byte_size 	0	/* 0x00000000 */

/*******************************************************************************
 * DAG byte offset info for HMB/SMB/VCB and their fields
 * in DAG 'flexidag_openseg_prim_split_35' in source file 'pre_split24_flexidag_openseg_split_0.vas'
 ******************************************************************************/
/* flexidag_openseg_prim_split_35 HMB_input Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_cnngen_demangled_name 	"Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130"
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_main_input_output 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_constant 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_has_init_data 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_variable_scalar 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_ddi_byte_size 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_ddi_byte_offset 	4294967295	/* 0xffffffff */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_bitvector 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_rlz 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_byte_offset 	0	/* 0x00000000 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vbase_byte_offset 	4	/* 0x00000004 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dbase_byte_offset 	28	/* 0x0000001c */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dpitchm1_byte_offset 	32	/* 0x00000020 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vwidth_minus_one_byte_offset 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vheight_minus_one_byte_offset 	18	/* 0x00000012 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_drotate_bit_offset 	198	/* 0x000000c6 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_hflip_bit_offset 	199	/* 0x000000c7 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vflip_bit_offset 	200	/* 0x000000c8 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dflip_bit_offset 	201	/* 0x000000c9 */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_pflip_bit_offset 	202	/* 0x000000ca */
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_W 	40
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_H 	16
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_D 	512
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_P 	1
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_data_num_bytes 	1
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_denable 	1
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dram_format 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vp_interleave_mode 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_tile_width 	2
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_tile_height 	1
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vmem_buffer_num_bytes 	331776
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dram_size_num_bytes 	524288
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_sign 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_datasize 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_expoffset 	6
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_expbits 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_drotate 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_hflip 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_vflip 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_dflip 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_pflip 	0
#define flexidag_openseg_prim_split_35_Mul_1______muli___491___ean_2_src0_nhwc___nhwc___transpose___130_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_35 VCB Mean_2_nhwc */
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_cnngen_demangled_name 	"Mean_2_nhwc"
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_is_bitvector 	0
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_is_rlz 	0
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_byte_offset 	68	/* 0x00000044 */
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_vbase_byte_offset 	72	/* 0x00000048 */
#define flexidag_openseg_prim_split_35_Mean_2_nhwc_vmem_buffer_num_bytes 	512

/* flexidag_openseg_prim_split_35 HMB_output Mul_2 */
#define flexidag_openseg_prim_split_35_Mul_2_cnngen_demangled_name 	"Mul_2"
#define flexidag_openseg_prim_split_35_Mul_2_is_main_input_output 	0
#define flexidag_openseg_prim_split_35_Mul_2_is_bitvector 	0
#define flexidag_openseg_prim_split_35_Mul_2_is_rlz 	0
#define flexidag_openseg_prim_split_35_Mul_2_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_35_Mul_2_byte_offset 	104	/* 0x00000068 */
#define flexidag_openseg_prim_split_35_Mul_2_vbase_byte_offset 	108	/* 0x0000006c */
#define flexidag_openseg_prim_split_35_Mul_2_dbase_byte_offset 	132	/* 0x00000084 */
#define flexidag_openseg_prim_split_35_Mul_2_dpitchm1_byte_offset 	136	/* 0x00000088 */
#define flexidag_openseg_prim_split_35_Mul_2_dpitchm1_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_2_vwidth_minus_one_byte_offset 	120	/* 0x00000078 */
#define flexidag_openseg_prim_split_35_Mul_2_vwidth_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_2_vheight_minus_one_byte_offset 	122	/* 0x0000007a */
#define flexidag_openseg_prim_split_35_Mul_2_vheight_minus_one_bsize 	16	/* 0x00000010 */
#define flexidag_openseg_prim_split_35_Mul_2_drotate_bit_offset 	1030	/* 0x00000406 */
#define flexidag_openseg_prim_split_35_Mul_2_hflip_bit_offset 	1031	/* 0x00000407 */
#define flexidag_openseg_prim_split_35_Mul_2_vflip_bit_offset 	1032	/* 0x00000408 */
#define flexidag_openseg_prim_split_35_Mul_2_dflip_bit_offset 	1033	/* 0x00000409 */
#define flexidag_openseg_prim_split_35_Mul_2_pflip_bit_offset 	1034	/* 0x0000040a */
#define flexidag_openseg_prim_split_35_Mul_2_W 	40
#define flexidag_openseg_prim_split_35_Mul_2_H 	16
#define flexidag_openseg_prim_split_35_Mul_2_D 	512
#define flexidag_openseg_prim_split_35_Mul_2_P 	1
#define flexidag_openseg_prim_split_35_Mul_2_data_num_bytes 	2
#define flexidag_openseg_prim_split_35_Mul_2_denable 	1
#define flexidag_openseg_prim_split_35_Mul_2_dpitch_num_bytes 	64
#define flexidag_openseg_prim_split_35_Mul_2_dram_format 	3
#define flexidag_openseg_prim_split_35_Mul_2_vp_interleave_mode 	2
#define flexidag_openseg_prim_split_35_Mul_2_tile_width 	4
#define flexidag_openseg_prim_split_35_Mul_2_tile_height 	1
#define flexidag_openseg_prim_split_35_Mul_2_vmem_buffer_num_bytes 	32768
#define flexidag_openseg_prim_split_35_Mul_2_dram_size_num_bytes 	655360
#define flexidag_openseg_prim_split_35_Mul_2_sign 	0
#define flexidag_openseg_prim_split_35_Mul_2_datasize 	1
#define flexidag_openseg_prim_split_35_Mul_2_expoffset 	13
#define flexidag_openseg_prim_split_35_Mul_2_expbits 	0
#define flexidag_openseg_prim_split_35_Mul_2_drotate 	0
#define flexidag_openseg_prim_split_35_Mul_2_hflip 	0
#define flexidag_openseg_prim_split_35_Mul_2_vflip 	0
#define flexidag_openseg_prim_split_35_Mul_2_dflip 	0
#define flexidag_openseg_prim_split_35_Mul_2_pflip 	0
#define flexidag_openseg_prim_split_35_Mul_2_trailing_extra_elements 	0

/* flexidag_openseg_prim_split_35 SMB_output __vas_created_terminate__v0 */
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_cnngen_demangled_name 	"__vas_created_terminate__v0"
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_is_main_input_output 	0
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_is_bitvector 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_is_rlz 	0
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_is_ten_bit_packed 	0
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_byte_offset 	144	/* 0x00000090 */
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_vbase_byte_offset 	148	/* 0x00000094 */
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_W 	256
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_H 	3
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_D 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_P 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_data_num_bytes 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_denable 	0
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_dram_format 	0
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_vp_interleave_mode 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_tile_width 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_tile_height 	1
#define flexidag_openseg_prim_split_35___vas_created_terminate__v0_vmem_buffer_num_bytes 	96


#endif /* flexidag_openseg_prim_split_35_H */
