[2025-09-17 03:24:12] START suite=qualcomm_srv trace=srv607_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv607_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2802692 heartbeat IPC: 3.568 cumulative IPC: 3.568 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5356238 heartbeat IPC: 3.916 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5356238 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5356238 cumulative IPC: 3.734 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14857190 heartbeat IPC: 1.053 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 24273272 heartbeat IPC: 1.062 cumulative IPC: 1.057 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 33582319 heartbeat IPC: 1.074 cumulative IPC: 1.063 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 42887689 heartbeat IPC: 1.075 cumulative IPC: 1.066 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 52314719 heartbeat IPC: 1.061 cumulative IPC: 1.065 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 61519088 heartbeat IPC: 1.086 cumulative IPC: 1.068 (Simulation time: 00 hr 08 min 23 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv607_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 71012802 heartbeat IPC: 1.053 cumulative IPC: 1.066 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 80270812 heartbeat IPC: 1.08 cumulative IPC: 1.068 (Simulation time: 00 hr 10 min 49 sec)
Heartbeat CPU 0 instructions: 110000012 cycles: 89508124 heartbeat IPC: 1.083 cumulative IPC: 1.069 (Simulation time: 00 hr 12 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 93418507 cumulative IPC: 1.07 (Simulation time: 00 hr 13 min 14 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 93418507 cumulative IPC: 1.07 (Simulation time: 00 hr 13 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv607_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.07 instructions: 100000000 cycles: 93418507
CPU 0 Branch Prediction Accuracy: 92.48% MPKI: 13.6 Average ROB Occupancy at Mispredict: 30.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.07029
BRANCH_INDIRECT: 0.3318
BRANCH_CONDITIONAL: 11.95
BRANCH_DIRECT_CALL: 0.3931
BRANCH_INDIRECT_CALL: 0.4718
BRANCH_RETURN: 0.3786


====Backend Stall Breakdown====
ROB_STALL: 261290
LQ_STALL: 0
SQ_STALL: 883409


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 106.41752
REPLAY_LOAD: 60.50462
NON_REPLAY_LOAD: 10.868327

== Total ==
ADDR_TRANS: 52251
REPLAY_LOAD: 32733
NON_REPLAY_LOAD: 176306

== Counts ==
ADDR_TRANS: 491
REPLAY_LOAD: 541
NON_REPLAY_LOAD: 16222

cpu0->cpu0_STLB TOTAL        ACCESS:    2055658 HIT:    2027166 MISS:      28492 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2055658 HIT:    2027166 MISS:      28492 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 159.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9656431 HIT:    8467441 MISS:    1188990 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7835044 HIT:    6817262 MISS:    1017782 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     601146 HIT:     495926 MISS:     105220 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1154348 HIT:    1138454 MISS:      15894 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      65893 HIT:      15799 MISS:      50094 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15263759 HIT:    7888107 MISS:    7375652 MSHR_MERGE:    1810740
cpu0->cpu0_L1I LOAD         ACCESS:   15263759 HIT:    7888107 MISS:    7375652 MSHR_MERGE:    1810740
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29532196 HIT:   24878217 MISS:    4653979 MSHR_MERGE:    1716805
cpu0->cpu0_L1D LOAD         ACCESS:   16489752 HIT:   13702365 MISS:    2787387 MSHR_MERGE:     517253
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12971322 HIT:   11170759 MISS:    1800563 MSHR_MERGE:    1199416
cpu0->cpu0_L1D TRANSLATION  ACCESS:      71122 HIT:       5093 MISS:      66029 MSHR_MERGE:        136
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12492006 HIT:   10448207 MISS:    2043799 MSHR_MERGE:    1024571
cpu0->cpu0_ITLB LOAD         ACCESS:   12492006 HIT:   10448207 MISS:    2043799 MSHR_MERGE:    1024571
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.385 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28063066 HIT:   26647168 MISS:    1415898 MSHR_MERGE:     379468
cpu0->cpu0_DTLB LOAD         ACCESS:   28063066 HIT:   26647168 MISS:    1415898 MSHR_MERGE:     379468
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.957 cycles
cpu0->LLC TOTAL        ACCESS:    1363327 HIT:    1273250 MISS:      90077 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1017781 HIT:     955967 MISS:      61814 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     105220 HIT:      94677 MISS:      10543 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     190232 HIT:     189664 MISS:        568 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50094 HIT:      32942 MISS:      17152 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2675
  ROW_BUFFER_MISS:      86834
  AVG DBUS CONGESTED CYCLE: 4.744
Channel 0 WQ ROW_BUFFER_HIT:       1430
  ROW_BUFFER_MISS:       9732
  FULL:          0
Channel 0 REFRESHES ISSUED:       7785

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       476957       550583       119943         9704
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         2032         3612         1948
  STLB miss resolved @ L2C                0          788         5030         6543         4384
  STLB miss resolved @ LLC                0          224         6617        16301        11314
  STLB miss resolved @ MEM                0            1         2440         8573        13402

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195511        48862      1328666       169548          615
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          784          794           65
  STLB miss resolved @ L2C                0          318         2964         1970           26
  STLB miss resolved @ LLC                0           67         3063         3341          107
  STLB miss resolved @ MEM                0            0          521          652          218
[2025-09-17 03:37:26] END   suite=qualcomm_srv trace=srv607_ap (rc=0)
