INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ProgsData/Data/Labs/Vivado/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/matrix_math.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_math
