{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666003112817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666003112817 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "camera_test EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"camera_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666003112834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666003112891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666003112891 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003112961 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003112961 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 33 10 0 0 " "Implementing clock multiplication of 33, clock division of 10, and phase shift of 0 degrees (0 ps) for dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003112963 ""}  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003112963 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003112964 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003112964 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003112965 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003112965 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 0 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 0 50.0 MHz 25.0 MHz " "Input port inclk\[0\] of PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 25.0 MHz respectively" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 131 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1666003113273 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1666003113273 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666003113280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666003113287 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666003113554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666003113554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666003113554 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666003113554 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666003113554 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666003113557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666003113557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666003113557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666003113557 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666003113557 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666003113557 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666003113559 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666003113788 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114443 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666003114443 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114444 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666003114444 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "Successfully merged PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1666003114446 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666003114446 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666003114446 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003114467 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003114467 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666003114472 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666003114472 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1666003114472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "camera_test.sdc " "Synopsys Design Constraints File file not found: 'camera_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666003114817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666003114818 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666003114823 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1666003114823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666003114837 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666003114837 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666003114838 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1666003114838 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666003114838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666003114945 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666003114945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666003114946 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666003114946 ""}  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666003114946 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666003114946 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666003114946 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666003115301 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666003115303 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666003115303 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666003115306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666003115309 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666003115312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666003115312 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666003115313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666003115394 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666003115396 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666003115396 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 0 " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 driven by vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is driven by vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1666003115463 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1666003115463 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1666003115463 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk~output " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666003115463 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 clk\[0\] clk_out~output " "PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_out~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666003115475 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666003115685 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666003115693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666003118056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666003118395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666003118437 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666003121337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666003121337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666003121738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666003124755 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666003124755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666003126846 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666003126846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666003126851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666003127006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666003127021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666003127327 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666003127328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666003127716 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666003128300 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl a permanently enabled " "Pin cmos_scl has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cmos_scl } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666003128813 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666003128813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.fit.smsg " "Generated suppressed messages file C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666003128912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5734 " "Peak virtual memory: 5734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666003129460 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:38:49 2022 " "Processing ended: Mon Oct 17 19:38:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666003129460 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666003129460 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666003129460 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666003129460 ""}
