<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1440673267089" xml:lang="en-us">
  
  
  <title class="- topic/title ">Error system register summary</title>
  <abstract class="- topic/abstract ">
    
    <shortdesc class="- topic/shortdesc ">This section identifies the ERR0* core error record registers accessed by the AArch64 ERX* error registers. </shortdesc>
  </abstract>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">The ERR0* registers are agnostic to the architectural state. For example, this means that for ERRSELR==0 and ERRSELR_EL1==0, ERXPFGFR and ERXPFGF_EL1 will both access ERR0PFGF.</p>
      <p class="- topic/p ">For those registers not described in this chapter, see the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p>
      <p class="- topic/p ">The following table describes the architectural error record registers.</p>
      
      
      <table class="- topic/table ">
        <title class="- topic/title ">Architectural error system register summary</title>
        <tgroup class="- topic/tgroup " cols="4">
          <colspec class="- topic/colspec " colname="col1" colnum="1"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4"/>
          <thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">Register mnemonic</entry>
              <entry class="- topic/entry " colname="col2">Size</entry>
              <entry class="- topic/entry " colname="col3">Register name</entry>
              <entry class="- topic/entry " colname="col4">Access aliases from AArch64</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0ADDR</entry>
              <entry class="- topic/entry " colname="col2">64</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="acu1472476116377.xml" keyref="Err0addrErrorRecordAddressRegister" type="reference">ERR0ADDR, Error Record Address Register<desc class="- topic/desc ">The ERR0ADDR stores the address that is associated to an error that is 		recorded.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920542757.xml" keyref="ErxaddrEl1SelectedErrorRecordAddressRegisterEl1" type="reference">ERXADDR_EL1, Selected Error Record Address Register, EL1<desc class="- topic/desc ">Register ERXADDR_EL1 accesses the ERR&lt;n&gt;ADDR address register for 		the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0CTLR</entry>
              <entry class="- topic/entry " colname="col2">64</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="oey1472473209476.xml" keyref="Err0ctlrErrorRecordControlRegister" type="reference">ERR0CTLR, Error Record Control Register<desc class="- topic/desc ">The ERR0CTLR contains enable bits for the node that writes to this 		record:</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920378552.xml" keyref="ErxctlrEl1SelectedErrorRecordControlRegisterEl1" type="reference">ERXCTLR_EL1, Selected Error Record Control Register, EL1<desc class="- topic/desc ">Register ERXCTLR_EL1 accesses the ERR&lt;n&gt;CTLR control register     for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0FR</entry>
              <entry class="- topic/entry " colname="col2">64</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="gdk1473951932274.xml" keyref="Err0frErrorRecordFeatureRegister" type="reference">ERR0FR, Error Record Feature Register<desc class="- topic/desc ">The ERR0FR defines which of the common architecturally defined features 		are implemented and, of the implemented features, which are software 		programmable.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920298397.xml" keyref="ErxfrEl1SelectedErrorRecordFeatureRegisterEl1" type="reference">ERXFR_EL1, Selected Error Record Feature Register, EL1<desc class="- topic/desc ">Register ERXFR_EL1 accesses the ERR&lt;n&gt;FR feature register for the 		error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0MISC0</entry>
              <entry class="- topic/entry " colname="col2">64</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="bke1472476304668.xml" keyref="Err0misc0ErrorRecordMiscellaneousRegister0" type="reference">ERR0MISC0, Error Record Miscellaneous Register 0<desc class="- topic/desc ">The ERR0MISC0 is an error syndrome register. It contains corrected error counters, information to identify where the error was detected, and other state information not present in the corresponding status and address error record registers.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920606253.xml" keyref="Erxmisc0El1SelectedErrorRecordMiscellaneousRegister0El1" type="reference">ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1<desc class="- topic/desc ">Register ERXMISC0_EL1 accesses the ERR&lt;n&gt;MISC0 register for the 		error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0MISC1</entry>
              <entry class="- topic/entry " colname="col2">64</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="ajb1472476331389.xml" keyref="Err0misc1ErrorRecordMiscellaneousRegister1" type="reference">ERR0MISC1, Error Record Miscellaneous Register 1<desc class="- topic/desc ">This register is unused in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and marked as <term class="- topic/term " outputclass="archterm">RES0</term>. </desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920674327.xml" keyref="Erxmisc1El1SelectedErrorRecordMiscellaneousRegister1El1" type="reference">ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1<desc class="- topic/desc ">Register ERXMISC1_EL1 accesses the ERR&lt;n&gt;MISC1 miscellaneous 		register 1 for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0STATUS</entry>
              <entry class="- topic/entry " colname="col2">32</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="jxr1472474152047.xml" keyref="Err0statusErrorRecordPrimaryStatusRegister" type="reference">ERR0STATUS, Error Record Primary Status Register<desc class="- topic/desc ">The ERR0STATUS contains information about the error record.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="lau1456920454319.xml" keyref="ErxstatusEl1SelectedErrorRecordPrimaryStatusRegisterEl1" type="reference">ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1<desc class="- topic/desc ">Register ERXSTATUS_EL1 accesses the ERR&lt;n&gt;STATUS primary status 		register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <p class="- topic/p ">The following table describes the error record registers that are <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term>.</p>
      
      
      
      <table class="- topic/table ">
        <title class="- topic/title ">IMPLEMENTATION DEFINED error system register summary</title>
        <tgroup class="- topic/tgroup " cols="4">
          <colspec class="- topic/colspec " colname="col1" colnum="1"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3"/>
          <colspec class="- topic/colspec " colname="col4" colnum="4"/>
          <thead class="- topic/thead ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">Register mnemonic</entry>
              <entry class="- topic/entry " colname="col2">Size</entry>
              <entry class="- topic/entry " colname="col3">Register name</entry>
              <entry class="- topic/entry " colname="col4">Access aliases from AArch64</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0PFGCDN</entry>
              <entry class="- topic/entry " colname="col2">32</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="lau1457356434204.xml" keyref="Err0pfgcdnErr0PseudoFaultGenerationCountDownRegister" type="reference">ERR0PFGCDN, Error Pseudo Fault Generation Count Down Register<desc class="- topic/desc ">ERR0PFGCDN is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that generates one of the errors that are enabled in the corresponding ERR0PFGCTL register.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="joh1460047172751.xml" keyref="ErxpfgcdnrEl1SelectedErrorPseudoFaultGenerationCountDownRegisterEl1" type="reference">ERXPFGCDN_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1<desc class="- topic/desc ">Register ERXPFGCDN_EL1 accesses the ERR&lt;n&gt;PFGCND register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0PFGCTL</entry>
              <entry class="- topic/entry " colname="col2">32</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="lau1457351395113.xml" keyref="Err0pfgctlErr0PseudoFaultGenerationControlRegister" type="reference">ERR0PFGCTL, Error Pseudo Fault Generation Control Register<desc class="- topic/desc ">The ERR0PFGCTL is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that enables controlled fault generation.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="joh1460039575404.xml" keyref="ErxpfgctlrEl1SelectedErrorPseudoFaultGenerationControlRegisterEl1" type="reference">ERXPFGCTL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1<desc class="- topic/desc ">Register ERXPFGCTL_EL1 accesses the ERR&lt;n&gt;PFGCTL register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
            <row class="- topic/row ">
              <entry class="- topic/entry " colname="col1">ERR0PFGF</entry>
              <entry class="- topic/entry " colname="col2">32</entry>
              <entry class="- topic/entry " colname="col3"><xref class="- topic/xref " href="xhe1474455628057.xml" keyref="Err0pfgfErr0PseudoFaultGenerationFeatureRegister" type="reference">ERR0PFGF, Error Pseudo Fault Generation Feature Register<desc class="- topic/desc ">The ERR0PFGF is the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> node register that defines which fault generation features are 		implemented.</desc></xref></entry>
              <entry class="- topic/entry " colname="col4"><xref class="- topic/xref " href="joh1460036786483.xml" keyref="ErxpfgfrEl1SelectedPseudoFaultGenerationFeatureRegisterEl1" type="reference">ERXPFGF_EL1, Selected Pseudo Fault Generation Feature Register, EL1<desc class="- topic/desc ">Register ERXPFGF_EL1 accesses the ERR&lt;n&gt;PFGF register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></entry>
            </row>
          </tbody>
        </tgroup>
      </table>
    </section>
  </refbody>
</reference>