<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="2">
  <insertion-point-position>15</insertion-point-position>
  <wave>
    <expr>clk</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>&lt;embedded&gt;::mem_core_top.assert_qed_match</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>qed_check</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>qed_done</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>DUT.wen_in</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>DUT.ren_in</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>DUT.depth</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>aqed.aqed_top_core_inst.state_dup_issued_sva</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>aqed.aqed_top_core_inst.state_orig_issued_sva</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>data_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>data_out_in</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>valid_out</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>DUT.fifo_control.full</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>DUT.fifo_control.empty</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>aqed.aqed_top_core_inst.state_out_count_sva</expr>
    <label/>
    <radix/>
  </wave>
</wavelist>
