0.6
2018.3
Dec  7 2018
00:33:28
D:/MyWorkSpace/FPGA/learn/HXE8/HXE8.sim/sim_1/impl/timing/xsim/tb_hex8_time_impl.v,1588434078,verilog,,D:/MyWorkSpace/FPGA/learn/HXE8/HXE8.srcs/sources_1/new/hex8.v,,RAM32M_HD1;RAM32M_HD2;RAM32M_HD3;RAM32M_HD4;RAM32M_HD5;RAM32M_UNIQ_BASE_;clk_x_pntrs;clk_x_pntrs_7;dbg_hub;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_4;fifo_generator_v13_1_4__parameterized0;fifo_generator_v13_1_4_synth;fifo_generator_v13_1_4_synth__parameterized0;glbl;hex8_top;ltlib_v1_0_0_bscan;memory;memory__parameterized0;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;vio_0;vio_0_vio_v3_0_19_decoder;vio_0_vio_v3_0_19_probe_out_all;vio_0_vio_v3_0_19_probe_out_one;vio_0_vio_v3_0_19_vio;vio_0_xsdbs_v1_0_2_xsdbs;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,../../../../../HXE8.srcs/sources_1/ip/vio_0/hdl,,,,,
D:/MyWorkSpace/FPGA/learn/HXE8/HXE8.srcs/sim_1/new/tb_hex8.v,1588423182,verilog,,,,tb_hex8,,,../../../../../HXE8.srcs/sources_1/ip/vio_0/hdl,,,,,
D:/MyWorkSpace/FPGA/learn/HXE8/HXE8.srcs/sources_1/new/hex8.v,1588433746,verilog,,D:/MyWorkSpace/FPGA/learn/HXE8/HXE8.srcs/sim_1/new/tb_hex8.v,,hex8,,,../../../../../HXE8.srcs/sources_1/ip/vio_0/hdl,,,,,
