

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_13u_array_ap_fixed_16_6_5_3_0_1u_config16_s'
================================================================
* Date:           Mon May 20 13:41:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  25.00 ns|  13.558 ns|     6.75 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     274|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     496|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|     806|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+----+---+----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |mul_10ns_10ns_19_1_1_U1175  |mul_10ns_10ns_19_1_1  |        0|   0|  0|  62|    0|
    |mul_10ns_10ns_19_1_1_U1179  |mul_10ns_10ns_19_1_1  |        0|   0|  0|  62|    0|
    |mul_10ns_10ns_19_1_1_U1180  |mul_10ns_10ns_19_1_1  |        0|   0|  0|  62|    0|
    |mul_10ns_10s_20_1_1_U1176   |mul_10ns_10s_20_1_1   |        0|   0|  0|  62|    0|
    |mul_10ns_10s_20_1_1_U1177   |mul_10ns_10s_20_1_1   |        0|   0|  0|  62|    0|
    |mul_10ns_10s_20_1_1_U1181   |mul_10ns_10s_20_1_1   |        0|   0|  0|  62|    0|
    |mul_10ns_8ns_17_1_1_U1182   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  62|    0|
    |mul_10ns_9ns_18_1_1_U1178   |mul_10ns_9ns_18_1_1   |        0|   0|  0|  62|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+
    |Total                       |                      |        0|   0|  0| 496|    0|
    +----------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1000_fu_563_p2  |         +|   0|  0|  21|          14|          14|
    |add_ln53_1001_fu_573_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln53_994_fu_511_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln53_995_fu_521_p2   |         +|   0|  0|  21|          14|          14|
    |add_ln53_996_fu_531_p2   |         +|   0|  0|  22|          15|          15|
    |add_ln53_997_fu_541_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln53_998_fu_547_p2   |         +|   0|  0|  17|          13|          13|
    |add_ln53_999_fu_557_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln53_fu_501_p2       |         +|   0|  0|  20|          13|           6|
    |layer16_out_din          |         +|   0|  0|  16|          16|          16|
    |mul_i_i_4_i_i_fu_297_p2  |         -|   0|  0|  27|           1|          20|
    |mul_i_i_8_i_i_fu_399_p2  |         -|   0|  0|  26|          19|          19|
    |p_neg_fu_377_p2          |         -|   0|  0|  25|           1|          18|
    |ap_block_state1          |        or|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 274|         166|         195|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer15_out_blk_n  |   9|          2|    1|          2|
    |layer16_out_blk_n  |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,13u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|layer15_out_dout            |   in|  130|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                          layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                          layer15_out|       pointer|
|layer16_out_din             |  out|   16|     ap_fifo|                                                          layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                          layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                          layer16_out|       pointer|
|layer16_out_full_n          |   in|    1|     ap_fifo|                                                          layer16_out|       pointer|
|layer16_out_write           |  out|    1|     ap_fifo|                                                          layer16_out|       pointer|
+----------------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

