\hypertarget{structITM__Type}{}\section{I\+T\+M\+\_\+\+Type Struct Reference}
\label{structITM__Type}\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}


Structure type to access the Instrumentation Trace Macrocell Register (I\+TM).  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structITM__Type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{structITM__Type_a741e09c546e1c710a0398b4e13673bef}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}864\mbox{]}\hypertarget{structITM__Type_a8a7ae8e70370c3b26d19fd327d9dcb4d}{}\label{structITM__Type_a8a7ae8e70370c3b26d19fd327d9dcb4d}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}{T\+ER}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}15\mbox{]}\hypertarget{structITM__Type_ac9cd5e2de58b106e60c071fde97df796}{}\label{structITM__Type_ac9cd5e2de58b106e60c071fde97df796}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structITM__Type_a93b480aac6da620bbb611212186d47fa}{T\+PR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}15\mbox{]}\hypertarget{structITM__Type_a043ed85023380f4b8a84cb234648758f}{}\label{structITM__Type_a043ed85023380f4b8a84cb234648758f}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}{T\+CR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}29\mbox{]}\hypertarget{structITM__Type_a907d9afa6e2a69b5bcd6459d4b6dba59}{}\label{structITM__Type_a907d9afa6e2a69b5bcd6459d4b6dba59}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}{I\+WR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}{I\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{I\+M\+CR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}43\mbox{]}\hypertarget{structITM__Type_a2c6eb07b3a04a32a7fce6a97ea671d63}{}\label{structITM__Type_a2c6eb07b3a04a32a7fce6a97ea671d63}

\item 
\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O} uint32\+\_\+t \hyperlink{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}{L\+AR}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}{L\+SR}
\item 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}6\mbox{]}\hypertarget{structITM__Type_aa4c25e1a29587506b4802bc48b23b3ee}{}\label{structITM__Type_aa4c25e1a29587506b4802bc48b23b3ee}

\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}{P\+I\+D4}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a9353055ceb7024e07d59248e54502cb9}{P\+I\+D5}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}{P\+I\+D6}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}{P\+I\+D7}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_ab69ade751350a7758affdfe396517535}{P\+I\+D0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}{P\+I\+D1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}{P\+I\+D2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}{P\+I\+D3}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}{C\+I\+D0}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}{C\+I\+D1}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_adee4ccce1429db8b5db3809c4539f876}{C\+I\+D2}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} uint32\+\_\+t \hyperlink{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}{C\+I\+D3}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structITM__Type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structITM__Type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{structITM__Type_a2f66f493e5e7f64e1687c6ba1887c4b5}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint8\_t \hyperlink{structITM__Type_abea77b06775d325e5f6f46203f582433}{u8}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint16\_t \hyperlink{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{u16}\\
\>\hyperlink{core__sc300_8h_a7e25d9380f9ef903923964322e71f2f6}{\_\_O} uint32\_t \hyperlink{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{u32}\\
\} \hyperlink{structITM__Type_a96808ab17ce10e7e07731cb443fccc46}{PORT} \mbox{[}32\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Instrumentation Trace Macrocell Register (I\+TM). 

\subsection{Member Data Documentation}
\index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+D0}{CID0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D0}\hypertarget{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}{}\label{structITM__Type_a413f3bb0a15222e5f38fca4baeef14f6}
Offset\+: 0x\+F\+F0 (R/ ) I\+TM Component Identification Register \#0 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+D1}{CID1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D1}\hypertarget{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}{}\label{structITM__Type_a5f7d524b71f49e444ff0d1d52b3c3565}
Offset\+: 0x\+F\+F4 (R/ ) I\+TM Component Identification Register \#1 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+D2}{CID2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D2}\hypertarget{structITM__Type_adee4ccce1429db8b5db3809c4539f876}{}\label{structITM__Type_adee4ccce1429db8b5db3809c4539f876}
Offset\+: 0x\+F\+F8 (R/ ) I\+TM Component Identification Register \#2 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+I\+D3}{CID3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+C\+I\+D3}\hypertarget{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}{}\label{structITM__Type_a0e7aa199619cc7ac6baddff9600aa52e}
Offset\+: 0x\+F\+FC (R/ ) I\+TM Component Identification Register \#3 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+M\+CR@{I\+M\+CR}}
\index{I\+M\+CR@{I\+M\+CR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+M\+CR}{IMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+M\+CR}\hypertarget{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}{}\label{structITM__Type_ab2e87d8bb0e3ce9b8e0e4a6a6695228a}
Offset\+: 0x\+F00 (R/W) I\+TM Integration Mode Control Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+RR@{I\+RR}}
\index{I\+RR@{I\+RR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+RR}{IRR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+RR}\hypertarget{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}{}\label{structITM__Type_a212a614a8d5f2595e5eb049e5143c739}
Offset\+: 0x\+E\+FC (R/ ) I\+TM Integration Read Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!I\+WR@{I\+WR}}
\index{I\+WR@{I\+WR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+WR}{IWR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+I\+WR}\hypertarget{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}{}\label{structITM__Type_afd0e0c051acd3f6187794a4e8dc7e7ea}
Offset\+: 0x\+E\+F8 ( /W) I\+TM Integration Write Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!L\+AR@{L\+AR}}
\index{L\+AR@{L\+AR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{L\+AR}{LAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+AR}\hypertarget{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}{}\label{structITM__Type_a97840d39a9c63331e3689b5fa69175e9}
Offset\+: 0x\+F\+B0 ( /W) I\+TM Lock Access Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!L\+SR@{L\+SR}}
\index{L\+SR@{L\+SR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{L\+SR}{LSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+L\+SR}\hypertarget{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}{}\label{structITM__Type_aaa0515b1f6dd5e7d90b61ef67d8de77b}
Offset\+: 0x\+F\+B4 (R/ ) I\+TM Lock Status Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D0}{PID0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D0}\hypertarget{structITM__Type_ab69ade751350a7758affdfe396517535}{}\label{structITM__Type_ab69ade751350a7758affdfe396517535}
Offset\+: 0x\+F\+E0 (R/ ) I\+TM Peripheral Identification Register \#0 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D1}{PID1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D1}\hypertarget{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}{}\label{structITM__Type_a30e87ec6f93ecc9fe4f135ca8b068990}
Offset\+: 0x\+F\+E4 (R/ ) I\+TM Peripheral Identification Register \#1 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D2}{PID2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D2}\hypertarget{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}{}\label{structITM__Type_ae139d2e588bb382573ffcce3625a88cd}
Offset\+: 0x\+F\+E8 (R/ ) I\+TM Peripheral Identification Register \#2 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D3}{PID3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D3}\hypertarget{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}{}\label{structITM__Type_af006ee26c7e61c9a3712a80ac74a6cf3}
Offset\+: 0x\+F\+EC (R/ ) I\+TM Peripheral Identification Register \#3 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D4}{PID4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D4}\hypertarget{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}{}\label{structITM__Type_accfc7de00b0eaba0301e8f4553f70512}
Offset\+: 0x\+F\+D0 (R/ ) I\+TM Peripheral Identification Register \#4 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D5}{PID5}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D5}\hypertarget{structITM__Type_a9353055ceb7024e07d59248e54502cb9}{}\label{structITM__Type_a9353055ceb7024e07d59248e54502cb9}
Offset\+: 0x\+F\+D4 (R/ ) I\+TM Peripheral Identification Register \#5 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D6}{PID6}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D6}\hypertarget{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}{}\label{structITM__Type_a755c0ec919e7dbb5f7ff05c8b56a3383}
Offset\+: 0x\+F\+D8 (R/ ) I\+TM Peripheral Identification Register \#6 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+I\+D7}{PID7}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+P\+I\+D7}\hypertarget{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}{}\label{structITM__Type_aa31ca6bb4b749201321b23d0dbbe0704}
Offset\+: 0x\+F\+DC (R/ ) I\+TM Peripheral Identification Register \#7 \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+O \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\mbox{]}}\hypertarget{structITM__Type_a96808ab17ce10e7e07731cb443fccc46}{}\label{structITM__Type_a96808ab17ce10e7e07731cb443fccc46}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+O \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\mbox{]}}\hypertarget{structITM__Type_a741e09c546e1c710a0398b4e13673bef}{}\label{structITM__Type_a741e09c546e1c710a0398b4e13673bef}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+O \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\mbox{]}}\hypertarget{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}{}\label{structITM__Type_a4efd85680da427c5bf1dbd874c7a15a0}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!P\+O\+RT@{P\+O\+RT}}
\index{P\+O\+RT@{P\+O\+RT}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+O\+RT}{PORT}}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+O \{ ... \}    I\+T\+M\+\_\+\+Type\+::\+P\+O\+RT\mbox{[}32\mbox{]}}\hypertarget{structITM__Type_a2f66f493e5e7f64e1687c6ba1887c4b5}{}\label{structITM__Type_a2f66f493e5e7f64e1687c6ba1887c4b5}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port Registers \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+CR@{T\+CR}}
\index{T\+CR@{T\+CR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+CR}{TCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+CR}\hypertarget{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}{}\label{structITM__Type_a58f169e1aa40a9b8afb6296677c3bb45}
Offset\+: 0x\+E80 (R/W) I\+TM Trace Control Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+ER@{T\+ER}}
\index{T\+ER@{T\+ER}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+ER}{TER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+ER}\hypertarget{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}{}\label{structITM__Type_a91a040e1b162e1128ac1e852b4a0e589}
Offset\+: 0x\+E00 (R/W) I\+TM Trace Enable Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!T\+PR@{T\+PR}}
\index{T\+PR@{T\+PR}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{T\+PR}{TPR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::\+T\+PR}\hypertarget{structITM__Type_a93b480aac6da620bbb611212186d47fa}{}\label{structITM__Type_a93b480aac6da620bbb611212186d47fa}
Offset\+: 0x\+E40 (R/W) I\+TM Trace Privilege Register \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u16@{u16}}
\index{u16@{u16}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{u16}{u16}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint16\+\_\+t I\+T\+M\+\_\+\+Type\+::u16}\hypertarget{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}{}\label{structITM__Type_a12aa4eb4d9dcb589a5d953c836f4e8f4}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port 16-\/bit \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u32@{u32}}
\index{u32@{u32}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{u32}{u32}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint32\+\_\+t I\+T\+M\+\_\+\+Type\+::u32}\hypertarget{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}{}\label{structITM__Type_a6882fa5af67ef5c5dfb433b3b68939df}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port 32-\/bit \index{I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}!u8@{u8}}
\index{u8@{u8}!I\+T\+M\+\_\+\+Type@{I\+T\+M\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{u8}{u8}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+O} uint8\+\_\+t I\+T\+M\+\_\+\+Type\+::u8}\hypertarget{structITM__Type_abea77b06775d325e5f6f46203f582433}{}\label{structITM__Type_abea77b06775d325e5f6f46203f582433}
Offset\+: 0x000 ( /W) I\+TM Stimulus Port 8-\/bit 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
