# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sr_latch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/sr_latch {C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:04 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/sr_latch" C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch.v 
# -- Compiling module sr_latch
# 
# Top level modules:
# 	sr_latch
# End time: 13:37:04 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:20 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v(20): near "end": syntax error, unexpected end, expecting ';'.
# End time: 13:37:20 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:37 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v(25): near "endmodule": syntax error, unexpected endmodule, expecting ';'.
# End time: 13:37:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:48 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# 
# Top level modules:
# 	sr_latch_tb
# End time: 13:37:48 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.sr_latch_tb
# vsim work.sr_latch_tb 
# Start time: 13:37:53 on Oct 08,2019
# Loading work.sr_latch_tb
# Loading work.sr_latch
add wave -position insertpoint  \
sim:/sr_latch_tb/S \
sim:/sr_latch_tb/R \
sim:/sr_latch_tb/Q \
sim:/sr_latch_tb/Qn
run
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v(19)
#    Time: 60 ps  Iteration: 0  Instance: /sr_latch_tb
# 1
# Break in Module sr_latch_tb at C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v line 19
vlog -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:39:20 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# 
# Top level modules:
# 	sr_latch_tb
# End time: 13:39:20 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.sr_latch_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
vlog -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:09 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# 
# Top level modules:
# 	sr_latch_tb
# End time: 13:40:09 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.sr_latch_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 0, Q = 1, Qn = 1
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
vlog -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:22 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# 
# Top level modules:
# 	sr_latch_tb
# End time: 13:41:22 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
vlog -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:31 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v 
# -- Compiling module sr_latch_tb
# 
# Top level modules:
# 	sr_latch_tb
# End time: 13:42:32 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ps.
restart
# Loading work.sr_latch_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# S = 1, R = 1, Q = x, Qn = x
# S = 0, R = 1, Q = 1, Qn = 0
# S = 1, R = 1, Q = 1, Qn = 0
# S = 1, R = 0, Q = 0, Qn = 1
# S = 1, R = 1, Q = 0, Qn = 1
# S = 0, R = 1, Q = 1, Qn = 0
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v(20)
#    Time: 70 ps  Iteration: 0  Instance: /sr_latch_tb
# 1
# Break in Module sr_latch_tb at C:/Users/home/Documents/Fpga_proj/sr_latch/sr_latch_tb.v line 20
# End time: 13:52:10 on Oct 08,2019, Elapsed time: 0:14:17
# Errors: 9, Warnings: 0
