# MIPS-Single-Cycle
This is an RTL-level implementation of Single-cycle MIPS processor using Verilog HDL.
