
---------- Begin Simulation Statistics ----------
final_tick                                27112056250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    512                       # Simulator instruction rate (inst/s)
host_mem_usage                                9957840                       # Number of bytes of host memory used
host_op_rate                                      523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32017.30                       # Real time elapsed on the host
host_tick_rate                                 620938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16386848                       # Number of instructions simulated
sim_ops                                      16749070                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019881                       # Number of seconds simulated
sim_ticks                                 19880746250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.756652                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  795179                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               813427                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1010                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5829                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            814365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7671                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1085                       # Number of indirect misses.
system.cpu.branchPred.lookups                  888714                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26064                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5283723                       # Number of instructions committed
system.cpu.committedOps                       5348816                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.196077                       # CPI: cycles per instruction
system.cpu.discardedOps                         12682                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2839253                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166034                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1509859                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5099659                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312884                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      960                       # number of quiesce instructions executed
system.cpu.numCycles                         16887183                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       960                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3631022     67.88%     67.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3149      0.06%     67.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 175382      3.28%     71.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1539263     28.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5348816                       # Class of committed instruction
system.cpu.quiesceCycles                     14922011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11787524                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          454                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1435580                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              456640                       # Transaction distribution
system.membus.trans_dist::ReadResp             461558                       # Transaction distribution
system.membus.trans_dist::WriteReq             265496                       # Transaction distribution
system.membus.trans_dist::WriteResp            265496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          534                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4469                       # Transaction distribution
system.membus.trans_dist::ReadExReq               248                       # Transaction distribution
system.membus.trans_dist::ReadExResp              248                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4398                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           520                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       712704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        712704                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13031                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1427675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1446579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1425408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1425408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2885018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       281472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       281472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        82368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46006848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2153109                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000217                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2152642     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     467      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2153109                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3716593137                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19107000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12825031                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3793000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14793515                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2806984495                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22331250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       918872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       918872                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2850816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2850816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2865840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45634176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4920557250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3947844555                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2461016000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       455680                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       455680                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       884652                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       884652    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       884652                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2103737625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2535424000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29163520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46465024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       911360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5236736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1529555461                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827410390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2356965851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    870264314                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1466922802                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2337187116                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2399819775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2294333192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4694152967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       281472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       282624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       281472                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       281472                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4398                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4416                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14158020                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57946                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14215965                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14158020                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14158020                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14158020                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57946                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14215965                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29163520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29211520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16483904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       455680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              456430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          537                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257561                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1466922802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2414396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1469337199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1728708                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827410390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            829139097                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1728708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2294333192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2414396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2298476296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       537.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    712653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000368044250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              822070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             275498                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      456430                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    456430                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257561                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16079                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14695270615                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2281885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26675166865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32199.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58449.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       396                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   425788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                456430                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    793                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.169270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.353755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.655867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1124      2.32%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          732      1.51%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          731      1.51%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          810      1.67%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          799      1.65%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          603      1.25%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          929      1.92%     13.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41629     86.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.051587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1730.440026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.228128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.79%     25.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.22%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.753912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.542378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      7.54%      7.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          232     92.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29208128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29211520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16483904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1469.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       829.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1469.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    829.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19880597125                       # Total gap between requests
system.mem_ctrls.avgGap                      27844.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29160256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        47872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1466758623.308720111847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2407957.900473680347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1802749.230301151285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827352444.076388716698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       455680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          750                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          537                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26644684755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30482110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10764604625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 349749578000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58472.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40642.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  20045818.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1360766.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10403354810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1075560250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8404629190                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1920                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           960                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9715224.218750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2442010.192250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          960    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5779750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11969375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             960                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17785441000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9326615250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2727374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2727374                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2727374                       # number of overall hits
system.cpu.icache.overall_hits::total         2727374                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4398                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4398                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4398                       # number of overall misses
system.cpu.icache.overall_misses::total          4398                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191403125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191403125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191403125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191403125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2731772                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2731772                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2731772                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2731772                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43520.492269                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43520.492269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43520.492269                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43520.492269                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4398                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4398                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4398                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4398                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    184580875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184580875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    184580875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184580875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41969.275807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41969.275807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41969.275807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41969.275807                       # average overall mshr miss latency
system.cpu.icache.replacements                   4235                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2727374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2727374                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4398                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4398                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191403125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191403125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2731772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2731772                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43520.492269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43520.492269                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4398                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    184580875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184580875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41969.275807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41969.275807                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           371.199297                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1012385                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            239.051948                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   371.199297                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.724999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.724999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5467942                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5467942                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274555                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274555                       # number of overall hits
system.cpu.dcache.overall_hits::total          274555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          997                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            997                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          997                       # number of overall misses
system.cpu.dcache.overall_misses::total           997                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73474750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73474750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73474750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73474750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275552                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275552                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275552                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275552                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003618                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003618                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003618                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003618                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73695.837513                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73695.837513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73695.837513                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73695.837513                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          534                       # number of writebacks
system.cpu.dcache.writebacks::total               534                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          768                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          768                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55805625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55805625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55805625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55805625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20804750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20804750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002787                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002787                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002787                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002787                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72663.574219                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72663.574219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72663.574219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72663.574219                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.762299                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.762299                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       171010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          171010                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       171530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       171530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75199.519231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75199.519231                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          520                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38313250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38313250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20804750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20804750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73679.326923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73679.326923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21671.614583                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21671.614583                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34371000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34371000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72056.603774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72056.603774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17492375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17492375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70533.770161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70533.770161                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       712704                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       712704                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7394609000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7394609000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10375.427948                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10375.427948                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       210389                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       210389                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       502315                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       502315                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7205254137                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7205254137                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14344.095114                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14344.095114                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.664080                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               12975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               771                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.828794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.664080                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6804608                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6804608                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27112056250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27112266875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    512                       # Simulator instruction rate (inst/s)
host_mem_usage                                9957840                       # Number of bytes of host memory used
host_op_rate                                      523                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32017.40                       # Real time elapsed on the host
host_tick_rate                                 620942                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16386857                       # Number of instructions simulated
sim_ops                                      16749085                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019881                       # Number of seconds simulated
sim_ticks                                 19880956875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.755933                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  795180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               813434                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1011                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5831                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            814365                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               7671                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1085                       # Number of indirect misses.
system.cpu.branchPred.lookups                  888723                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26066                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1038                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5283732                       # Number of instructions committed
system.cpu.committedOps                       5348831                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.196135                       # CPI: cycles per instruction
system.cpu.discardedOps                         12689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2839275                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            166034                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1509859                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5099947                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312878                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      960                       # number of quiesce instructions executed
system.cpu.numCycles                         16887520                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       960                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3631030     67.88%     67.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3149      0.06%     67.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 175388      3.28%     71.22% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1539263     28.78%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5348831                       # Class of committed instruction
system.cpu.quiesceCycles                     14922011                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11787573                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          454                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1435586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              456640                       # Transaction distribution
system.membus.trans_dist::ReadResp             461561                       # Transaction distribution
system.membus.trans_dist::WriteReq             265496                       # Transaction distribution
system.membus.trans_dist::WriteResp            265496                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          536                       # Transaction distribution
system.membus.trans_dist::WriteClean                3                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4470                       # Transaction distribution
system.membus.trans_dist::ReadExReq               248                       # Transaction distribution
system.membus.trans_dist::ReadExResp              248                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           522                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       712704                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        712704                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1427681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15024                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1446585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1425408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1425408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2885027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       281536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       281536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        82624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       112576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                46007168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2153112                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000217                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014726                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2152645     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     467      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2153112                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3716606762                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19107000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12828156                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3793000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14804390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2806984495                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22336250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       918872                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       918872                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9744                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15024                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2850816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2850816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2865840                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45634176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4920557250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.8                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3947844555                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2461016000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       455680                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       455680                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1425408                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45613056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       884652                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       884652    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       884652                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2103737625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2535424000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29163520                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46465024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       911360                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5236736                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1529539257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    827401624                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2356940880                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    870255094                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1466907261                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2337162356                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2399794351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2294308885                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4694103236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       281536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       282688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       281536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       281536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4399                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4417                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14161089                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        57945                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14219034                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14161089                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14161089                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14161089                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        57945                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14219034                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29163520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          48128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29211648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        34496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16484032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       455680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              456432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257563                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1466907261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2420809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1469328070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1735128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    827401624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            829136751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1735128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2294308885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2420809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2298464822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    712653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000368044250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              822077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             275498                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      456432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257563                       # Number of write requests accepted
system.mem_ctrls.readBursts                    456432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     53                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16079                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14695428240                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2281895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26675376990                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32200.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58450.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       396                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   425789                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                456432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257563                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  403886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    793                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    944.169270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   872.353755                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   227.655867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1039      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1124      2.32%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          732      1.51%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          731      1.51%      7.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          810      1.67%      9.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          799      1.65%     10.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          603      1.25%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          929      1.92%     13.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41629     86.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48396                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.051587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1730.440026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    506.228128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           65     25.79%     25.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     26.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          182     72.22%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           252                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1022.087302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1009.753912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     63.542378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              1      0.40%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           19      7.54%      7.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          232     92.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           252                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29208256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16484224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29211648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16484032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1469.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       829.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1469.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    829.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19881036500                       # Total gap between requests
system.mem_ctrls.avgGap                      27844.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29160256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        48000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        35840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1466743084.014662027359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2414370.711721590254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1802730.131418787641                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 827343678.848958730698                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       455680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          539                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26644684755                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     30692235                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10764604625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 349749578000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58472.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40814.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19971437.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1360766.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10403354810                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1075620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8404780065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1920                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           960                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9715224.218750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2442010.192250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          960    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5779750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11969375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             960                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17785651625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9326615250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2727383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2727383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2727383                       # number of overall hits
system.cpu.icache.overall_hits::total         2727383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4399                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4399                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4399                       # number of overall misses
system.cpu.icache.overall_misses::total          4399                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    191446250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    191446250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    191446250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    191446250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2731782                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2731782                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2731782                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2731782                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001610                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001610                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001610                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001610                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43520.402364                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43520.402364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43520.402364                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43520.402364                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    184622625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184622625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    184622625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184622625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001610                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41969.225960                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41969.225960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41969.225960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41969.225960                       # average overall mshr miss latency
system.cpu.icache.replacements                   4236                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2727383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2727383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4399                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4399                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    191446250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    191446250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2731782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2731782                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001610                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43520.402364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43520.402364                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    184622625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184622625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41969.225960                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41969.225960                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           371.199305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6032891                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4608                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1309.221137                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   371.199305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.724999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.724999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5467963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5467963                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274559                       # number of overall hits
system.cpu.dcache.overall_hits::total          274559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          999                       # number of overall misses
system.cpu.dcache.overall_misses::total           999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     73752875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     73752875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     73752875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     73752875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275558                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275558                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275558                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003625                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003625                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003625                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003625                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73826.701702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73826.701702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73826.701702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73826.701702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          536                       # number of writebacks
system.cpu.dcache.writebacks::total               536                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          229                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9432                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     56080750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56080750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     56080750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56080750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20804750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20804750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002794                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72832.142857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72832.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72832.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72832.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.762299                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.762299                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    770                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       171014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          171014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           522                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     39381875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39381875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       171536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       171536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003043                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75444.204981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75444.204981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     38588375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     38588375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20804750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20804750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73924.090038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73924.090038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21671.614583                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21671.614583                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       103545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         103545                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          477                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34371000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34371000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       104022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       104022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004586                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72056.603774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72056.603774                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          248                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8472                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     17492375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17492375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002384                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70533.770161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70533.770161                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       712704                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       712704                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7394609000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7394609000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10375.427948                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10375.427948                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       210389                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       210389                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       502315                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       502315                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7205254137                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7205254137                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14344.095114                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14344.095114                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.664052                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              277408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            216.386895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.664052                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6804634                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6804634                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27112266875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
