$comment
	File created using the following command:
		vcd file Aula5.msim.vcd -direction
$end
$date
	Mon Sep 12 19:30:55 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EQUAL_FLAG $end
$var wire 1 # JEQ_FLAG $end
$var wire 1 $ JMP_FLAG $end
$var wire 1 % KEY [3] $end
$var wire 1 & KEY [2] $end
$var wire 1 ' KEY [1] $end
$var wire 1 ( KEY [0] $end
$var wire 1 ) LEDR [9] $end
$var wire 1 * LEDR [8] $end
$var wire 1 + LEDR [7] $end
$var wire 1 , LEDR [6] $end
$var wire 1 - LEDR [5] $end
$var wire 1 . LEDR [4] $end
$var wire 1 / LEDR [3] $end
$var wire 1 0 LEDR [2] $end
$var wire 1 1 LEDR [1] $end
$var wire 1 2 LEDR [0] $end
$var wire 1 3 PC_OUT [7] $end
$var wire 1 4 PC_OUT [6] $end
$var wire 1 5 PC_OUT [5] $end
$var wire 1 6 PC_OUT [4] $end
$var wire 1 7 PC_OUT [3] $end
$var wire 1 8 PC_OUT [2] $end
$var wire 1 9 PC_OUT [1] $end
$var wire 1 : PC_OUT [0] $end
$var wire 1 ; REG_OUT [7] $end
$var wire 1 < REG_OUT [6] $end
$var wire 1 = REG_OUT [5] $end
$var wire 1 > REG_OUT [4] $end
$var wire 1 ? REG_OUT [3] $end
$var wire 1 @ REG_OUT [2] $end
$var wire 1 A REG_OUT [1] $end
$var wire 1 B REG_OUT [0] $end
$var wire 1 C SEL_MUX_PC $end

$scope module i1 $end
$var wire 1 D gnd $end
$var wire 1 E vcc $end
$var wire 1 F unknown $end
$var wire 1 G devoe $end
$var wire 1 H devclrn $end
$var wire 1 I devpor $end
$var wire 1 J ww_devoe $end
$var wire 1 K ww_devclrn $end
$var wire 1 L ww_devpor $end
$var wire 1 M ww_CLOCK_50 $end
$var wire 1 N ww_KEY [3] $end
$var wire 1 O ww_KEY [2] $end
$var wire 1 P ww_KEY [1] $end
$var wire 1 Q ww_KEY [0] $end
$var wire 1 R ww_PC_OUT [7] $end
$var wire 1 S ww_PC_OUT [6] $end
$var wire 1 T ww_PC_OUT [5] $end
$var wire 1 U ww_PC_OUT [4] $end
$var wire 1 V ww_PC_OUT [3] $end
$var wire 1 W ww_PC_OUT [2] $end
$var wire 1 X ww_PC_OUT [1] $end
$var wire 1 Y ww_PC_OUT [0] $end
$var wire 1 Z ww_LEDR [9] $end
$var wire 1 [ ww_LEDR [8] $end
$var wire 1 \ ww_LEDR [7] $end
$var wire 1 ] ww_LEDR [6] $end
$var wire 1 ^ ww_LEDR [5] $end
$var wire 1 _ ww_LEDR [4] $end
$var wire 1 ` ww_LEDR [3] $end
$var wire 1 a ww_LEDR [2] $end
$var wire 1 b ww_LEDR [1] $end
$var wire 1 c ww_LEDR [0] $end
$var wire 1 d ww_REG_OUT [7] $end
$var wire 1 e ww_REG_OUT [6] $end
$var wire 1 f ww_REG_OUT [5] $end
$var wire 1 g ww_REG_OUT [4] $end
$var wire 1 h ww_REG_OUT [3] $end
$var wire 1 i ww_REG_OUT [2] $end
$var wire 1 j ww_REG_OUT [1] $end
$var wire 1 k ww_REG_OUT [0] $end
$var wire 1 l ww_SEL_MUX_PC $end
$var wire 1 m ww_JMP_FLAG $end
$var wire 1 n ww_JEQ_FLAG $end
$var wire 1 o ww_EQUAL_FLAG $end
$var wire 1 p \KEY[1]~input_o\ $end
$var wire 1 q \KEY[2]~input_o\ $end
$var wire 1 r \KEY[3]~input_o\ $end
$var wire 1 s \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 t \KEY[0]~input_o\ $end
$var wire 1 u \CLOCK_50~input_o\ $end
$var wire 1 v \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 w \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 x \gravar:detectorSub0|saida~combout\ $end
$var wire 1 y \incrementaPC|Add0~1_sumout\ $end
$var wire 1 z \PC|DOUT[0]~feeder_combout\ $end
$var wire 1 { \ROM1|memROM~6_combout\ $end
$var wire 1 | \ROM1|memROM~6_wirecell_combout\ $end
$var wire 1 } \ROM1|memROM~0_combout\ $end
$var wire 1 ~ \ROM1|memROM~1_combout\ $end
$var wire 1 !! \ROM1|memROM~3_combout\ $end
$var wire 1 "! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 #! \ROM1|memROM~8_combout\ $end
$var wire 1 $! \MUX1|saida_MUX[0]~1_combout\ $end
$var wire 1 %! \ROM1|memROM~2_combout\ $end
$var wire 1 &! \decoderInstru1|saida[4]~2_combout\ $end
$var wire 1 '! \ULA1|saida[4]~4_combout\ $end
$var wire 1 (! \decoderInstru1|Equal6~0_combout\ $end
$var wire 1 )! \decoderInstru1|saida[5]~3_combout\ $end
$var wire 1 *! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 +! \RAM1|ram~2065_combout\ $end
$var wire 1 ,! \ULA1|Add0~1_sumout\ $end
$var wire 1 -! \REGA|DOUT[0]~feeder_combout\ $end
$var wire 1 .! \ULA1|Add1~34_cout\ $end
$var wire 1 /! \ULA1|Add1~1_sumout\ $end
$var wire 1 0! \ULA1|saida[0]~0_combout\ $end
$var wire 1 1! \RAM1|ram~2075_combout\ $end
$var wire 1 2! \RAM1|ram~2057_q\ $end
$var wire 1 3! \RAM1|ram~2066_combout\ $end
$var wire 1 4! \ULA1|Add0~2\ $end
$var wire 1 5! \ULA1|Add0~5_sumout\ $end
$var wire 1 6! \REGA|DOUT[1]~feeder_combout\ $end
$var wire 1 7! \ULA1|Add1~2\ $end
$var wire 1 8! \ULA1|Add1~5_sumout\ $end
$var wire 1 9! \ULA1|saida[1]~1_combout\ $end
$var wire 1 :! \RAM1|ram~2058_q\ $end
$var wire 1 ;! \RAM1|ram~2067_combout\ $end
$var wire 1 <! \ULA1|Add0~6\ $end
$var wire 1 =! \ULA1|Add0~9_sumout\ $end
$var wire 1 >! \REGA|DOUT[2]~feeder_combout\ $end
$var wire 1 ?! \ULA1|Add1~6\ $end
$var wire 1 @! \ULA1|Add1~9_sumout\ $end
$var wire 1 A! \ULA1|saida[2]~2_combout\ $end
$var wire 1 B! \RAM1|ram~2059_q\ $end
$var wire 1 C! \RAM1|ram~2068_combout\ $end
$var wire 1 D! \ULA1|Add1~10\ $end
$var wire 1 E! \ULA1|Add1~13_sumout\ $end
$var wire 1 F! \ULA1|saida[3]~3_combout\ $end
$var wire 1 G! \ULA1|Add0~10\ $end
$var wire 1 H! \ULA1|Add0~13_sumout\ $end
$var wire 1 I! \REGA|DOUT[3]~feeder_combout\ $end
$var wire 1 J! \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 K! \RAM1|ram~2060_q\ $end
$var wire 1 L! \RAM1|ram~2069_combout\ $end
$var wire 1 M! \ULA1|Add0~14\ $end
$var wire 1 N! \ULA1|Add0~17_sumout\ $end
$var wire 1 O! \REGA|DOUT[4]~feeder_combout\ $end
$var wire 1 P! \RAM1|ram~2061_q\ $end
$var wire 1 Q! \RAM1|ram~2070_combout\ $end
$var wire 1 R! \RAM1|ram~2074_combout\ $end
$var wire 1 S! \ULA1|Add1~14\ $end
$var wire 1 T! \ULA1|Add1~17_sumout\ $end
$var wire 1 U! \ULA1|saida[5]~5_combout\ $end
$var wire 1 V! \ULA1|Add0~18\ $end
$var wire 1 W! \ULA1|Add0~21_sumout\ $end
$var wire 1 X! \REGA|DOUT[5]~feeder_combout\ $end
$var wire 1 Y! \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 Z! \RAM1|ram~2062_q\ $end
$var wire 1 [! \RAM1|ram~2071_combout\ $end
$var wire 1 \! \ULA1|Add1~18\ $end
$var wire 1 ]! \ULA1|Add1~21_sumout\ $end
$var wire 1 ^! \FLAG|DOUT~q\ $end
$var wire 1 _! \FLAG|DOUT~1_combout\ $end
$var wire 1 `! \FLAG|DOUT~2_combout\ $end
$var wire 1 a! \ULA1|saida[7]~7_combout\ $end
$var wire 1 b! \ULA1|Add0~22\ $end
$var wire 1 c! \ULA1|Add0~25_sumout\ $end
$var wire 1 d! \REGA|DOUT[6]~feeder_combout\ $end
$var wire 1 e! \ULA1|Add1~22\ $end
$var wire 1 f! \ULA1|Add1~25_sumout\ $end
$var wire 1 g! \ULA1|saida[6]~6_combout\ $end
$var wire 1 h! \RAM1|ram~2063_q\ $end
$var wire 1 i! \RAM1|ram~2072_combout\ $end
$var wire 1 j! \ULA1|Add0~26\ $end
$var wire 1 k! \ULA1|Add0~29_sumout\ $end
$var wire 1 l! \REGA|DOUT[7]~feeder_combout\ $end
$var wire 1 m! \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 n! \RAM1|ram~2064_q\ $end
$var wire 1 o! \RAM1|ram~2073_combout\ $end
$var wire 1 p! \ULA1|Add1~26\ $end
$var wire 1 q! \ULA1|Add1~29_sumout\ $end
$var wire 1 r! \FLAG|DOUT~0_combout\ $end
$var wire 1 s! \FLAG|DOUT~DUPLICATE_q\ $end
$var wire 1 t! \LOG_DESVIO|SelMuxPC~0_combout\ $end
$var wire 1 u! \incrementaPC|Add0~2\ $end
$var wire 1 v! \incrementaPC|Add0~6\ $end
$var wire 1 w! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 x! \PC|DOUT[2]~feeder_combout\ $end
$var wire 1 y! \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 z! \ROM1|memROM~5_combout\ $end
$var wire 1 {! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 |! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 }! \PC|DOUT[1]~feeder_combout\ $end
$var wire 1 ~! \ROM1|memROM~7_combout\ $end
$var wire 1 !" \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 "" \incrementaPC|Add0~10\ $end
$var wire 1 #" \incrementaPC|Add0~13_sumout\ $end
$var wire 1 $" \PC|DOUT[3]~feeder_combout\ $end
$var wire 1 %" \ROM1|memROM~4_combout\ $end
$var wire 1 &" \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 '" \incrementaPC|Add0~14\ $end
$var wire 1 (" \incrementaPC|Add0~17_sumout\ $end
$var wire 1 )" \PC|DOUT[4]~feeder_combout\ $end
$var wire 1 *" \incrementaPC|Add0~18\ $end
$var wire 1 +" \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ," \PC|DOUT[5]~feeder_combout\ $end
$var wire 1 -" \incrementaPC|Add0~22\ $end
$var wire 1 ." \incrementaPC|Add0~25_sumout\ $end
$var wire 1 /" \PC|DOUT[6]~feeder_combout\ $end
$var wire 1 0" \incrementaPC|Add0~26\ $end
$var wire 1 1" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 2" \PC|DOUT[7]~feeder_combout\ $end
$var wire 1 3" \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 4" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 5" \decoderInstru1|saida~0_combout\ $end
$var wire 1 6" \decoderInstru1|saida~1_combout\ $end
$var wire 1 7" \REGA|DOUT\ [7] $end
$var wire 1 8" \REGA|DOUT\ [6] $end
$var wire 1 9" \REGA|DOUT\ [5] $end
$var wire 1 :" \REGA|DOUT\ [4] $end
$var wire 1 ;" \REGA|DOUT\ [3] $end
$var wire 1 <" \REGA|DOUT\ [2] $end
$var wire 1 =" \REGA|DOUT\ [1] $end
$var wire 1 >" \REGA|DOUT\ [0] $end
$var wire 1 ?" \PC|DOUT\ [8] $end
$var wire 1 @" \PC|DOUT\ [7] $end
$var wire 1 A" \PC|DOUT\ [6] $end
$var wire 1 B" \PC|DOUT\ [5] $end
$var wire 1 C" \PC|DOUT\ [4] $end
$var wire 1 D" \PC|DOUT\ [3] $end
$var wire 1 E" \PC|DOUT\ [2] $end
$var wire 1 F" \PC|DOUT\ [1] $end
$var wire 1 G" \PC|DOUT\ [0] $end
$var wire 1 H" \FLAG|ALT_INV_DOUT~DUPLICATE_q\ $end
$var wire 1 I" \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 J" \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 K" \REGA|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 L" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 M" \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 N" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 O" \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 P" \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 Q" \FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 R" \FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~2074_combout\ $end
$var wire 1 T" \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~2073_combout\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~2064_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~2072_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~2063_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~2071_combout\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~2062_q\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~2070_combout\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~2061_q\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~2069_combout\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~2060_q\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~2068_combout\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~2059_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~2067_combout\ $end
$var wire 1 b" \RAM1|ALT_INV_ram~2058_q\ $end
$var wire 1 c" \MUX1|ALT_INV_saida_MUX[0]~1_combout\ $end
$var wire 1 d" \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 e" \decoderInstru1|ALT_INV_saida[4]~2_combout\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~2066_combout\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~2057_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~2065_combout\ $end
$var wire 1 i" \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 j" \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 k" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 l" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 m" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 n" \decoderInstru1|ALT_INV_saida~0_combout\ $end
$var wire 1 o" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 p" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 q" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 r" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 s" \FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 t" \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 u" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 v" \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 w" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 x" \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 y" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 z" \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 {" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 |" \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 }" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ~" \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 !# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 "# \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 ## \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 $# \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 %# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 &# \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 '# \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 (# \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 )# \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 *# \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 +# \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 ,# \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 -# \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 .# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 /# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 0# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 1# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 2# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 3# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 4# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 5# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 6# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 7# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 8# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 9# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 :# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 ;# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 <# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 =# \PC|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0"
0#
1$
1C
0D
1E
xF
1G
1H
1I
1J
1K
1L
xM
1l
1m
0n
0o
xp
xq
xr
xs
1t
xu
0v
0w
0x
1y
1z
0{
1|
0}
0~
0!!
1"!
0#!
1$!
1%!
0&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
09!
0:!
0;!
0<!
0=!
0>!
1?!
0@!
0A!
0B!
0C!
1D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
1p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
1H"
1I"
1J"
1K"
1L"
1M"
1N"
1O"
0P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
1b"
0c"
0d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
0p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
0-#
x%
x&
x'
1(
03
04
05
06
07
08
09
0:
0)
0*
0+
0,
0-
0.
0/
00
01
02
0;
0<
0=
0>
0?
0@
0A
0B
xN
xO
xP
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
07"
08"
09"
0:"
0;"
0<"
0="
0>"
x?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
1.#
1/#
10#
x1#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
$end
#20000
0(
0Q
0t
1P"
1v
1x
1E"
1y!
0M"
0;#
0"!
0%!
1w!
1%"
0m"
0+#
1p"
1d"
1W
0$!
1=!
1@!
0D!
1&!
1)!
0t!
15"
1x!
1,!
1/!
07!
18
0$#
0%#
0n"
0e"
0~"
0!#
1c"
18!
0?!
1E!
0S!
1>!
1A!
1-!
10!
0|"
0"#
1T!
0\!
0@!
0l
1~"
0z"
0m
1]!
0e!
0C
0x"
0$
1f!
0p!
0v"
1q!
0t"
#40000
1(
1Q
1t
0P"
0v
0x
#60000
0(
0Q
0t
1P"
1v
1x
1>"
1<"
1G"
1&"
0O"
0=#
03#
05#
0,!
14!
0/!
17!
0=!
1G!
1@!
0y
1u!
1}
1#!
1+!
11!
1z!
1~!
0j"
0l"
0h"
0i"
0r"
1-#
0~"
1!#
1$#
1%#
1Y
1a
1i
1c
1k
1|!
1H!
08!
1?!
15!
0-!
0>!
0z
1$!
0&!
0)!
1,!
04!
1/!
1=!
0G!
0@!
1D!
1'!
1N!
1U!
1W!
0]!
1a!
1c!
0f!
1g!
1k!
0q!
19!
1F!
0##
1"#
0}"
0,#
1:
12
10
1B
1@
1@!
1t"
0u"
1v"
0w"
1x"
0y"
0{"
1~"
0!#
0$#
0%#
1e"
0c"
1}!
1I!
16!
0E!
1S!
0H!
05!
0~"
0N!
0W!
1]!
0c!
1f!
0k!
1q!
09!
1-!
1>!
0A!
1O!
1X!
0U!
1d!
0g!
1l!
0a!
1##
1}"
1|"
1A!
0T!
1\!
0t"
1u"
0v"
1w"
0x"
1y"
1{"
0F!
0I!
06!
1z"
0O!
0X!
1U!
0d!
1g!
0l!
1a!
0]!
1e!
0'!
1x"
0f!
1p!
0U!
1v"
0q!
0g!
1t"
0a!
#80000
1(
1Q
1t
0P"
0v
0x
#100000
0(
0Q
0t
1P"
1v
1x
12!
1B!
1{!
1F"
0G"
0&"
1O"
1=#
0<#
0N"
0`"
0g"
13!
1C!
0|!
1v!
1y
0u!
0}
1~
1!!
1"!
01!
0d"
0o"
0q"
1r"
0-#
1,#
0_"
0f"
0Y
1X
1|!
0v!
0w!
1""
0}!
1z
1_!
0,!
14!
0/!
0=!
1G!
0@!
1+#
0,#
0:
19
1#"
1w!
0""
1~"
1!#
1$#
1%#
0R"
1}!
0x!
1H!
15!
0+#
0*#
0-!
00!
0>!
0A!
1`!
0#"
0##
0}"
1$"
1x!
1*#
0Q"
1I!
16!
1r!
0$"
#120000
1(
1Q
1t
0P"
0v
0x
#140000
0(
0Q
0t
1P"
1v
1x
1^!
1s!
1G"
1&"
0O"
0=#
0H"
0s"
0y
1u!
1{
0~
0!!
0#!
1%!
0+!
0z!
0~!
1j"
1l"
1h"
0p"
1i"
1o"
1q"
0k"
1-#
1Y
1o
0|!
1v!
0z
0|
0_!
1t!
05"
03!
0C!
1,#
1:
1"
0w!
1""
1_"
1f"
1n"
1R"
0}!
1+#
1,!
04!
1/!
1=!
0G!
1@!
1#"
0x!
0*#
0~"
0!#
0$#
0%#
1l
0H!
05!
1m
1-!
10!
1>!
1A!
1$"
1##
1}"
1C
1$
0I!
06!
#160000
1(
1Q
1t
0P"
0v
0x
#180000
0(
0Q
0t
1P"
1v
1x
0E"
0y!
0{!
0F"
1<#
1N"
1M"
1;#
1w!
0""
1|!
0v!
1}
1~!
0j"
0r"
0,#
0+#
0X
0W
0w!
0#"
1x!
1}!
15"
16"
1*#
1+#
09
08
0n"
0x!
0$"
1n
0m
1#
0$
#200000
1(
1Q
1t
0P"
0v
0x
#220000
0(
0Q
0t
1P"
1v
1x
1!"
1D"
0:#
0L"
0%!
1#"
0{
0}
0"!
0~!
0%"
1m"
1j"
1d"
1r"
1k"
0*#
1p"
1V
1$"
1|
1&!
1)!
0t!
06"
0$!
0=!
1G!
0@!
17
1~"
1!#
1c"
0e"
1H!
00!
0>!
0}"
0n
0l
1I!
0#
0C
#240000
1(
1Q
1t
0P"
0v
0x
#260000
0(
0Q
0t
1P"
1v
1x
0>"
1{!
1F"
0G"
0&"
1O"
1=#
0<#
0N"
15#
0,!
0/!
0|!
1v!
1%"
1y
0u!
1~
1!!
1"!
1#!
1+!
1z!
1~!
0j"
0l"
0h"
0i"
0d"
0o"
0q"
0-#
0m"
1,#
1$#
1%#
0Y
1X
0c
0k
1|!
0v!
1w!
0-!
0}!
10!
1z
0&!
0)!
1_!
1$!
1=!
0G!
1@!
1'!
1N!
1U!
1W!
1]!
0e!
1a!
1c!
1f!
0p!
1g!
1k!
1q!
13!
19!
1C!
1F!
0+#
0,#
0:
19
02
0B
0w!
0_"
0f"
0t"
0u"
0v"
0w"
0x"
0y"
0{"
0~"
0!#
0c"
0R"
1e"
1}!
1x!
0q!
0f!
0H!
1+#
0'!
09!
0F!
0N!
0W!
0]!
1e!
0c!
1f!
0k!
1q!
1>!
0`!
1O!
1X!
1d!
1l!
0r!
1,!
1/!
07!
00!
0=!
1G!
0@!
1}"
1v"
1t"
0x!
1~"
1!#
0$#
0%#
1Q"
0t"
1u"
0v"
1w"
1x"
1y"
1{"
0a!
0g!
0I!
1H!
18!
0?!
0f!
1p!
0O!
0X!
0U!
0d!
1g!
0l!
1a!
1-!
10!
0>!
0A!
1v"
0"#
0}"
0q!
1@!
0D!
1I!
19!
0g!
0~"
1t"
1E!
0S!
0a!
1A!
0|"
1T!
0\!
1F!
0z"
1]!
0e!
1'!
0x"
1f!
0p!
1U!
0v"
1q!
1g!
0t"
1a!
#280000
1(
1Q
1t
0P"
0v
0x
#300000
0(
0Q
0t
1P"
1v
1x
0^!
0s!
1G"
1&"
0O"
0=#
1H"
1s"
0y
1u!
1{
1}
0~
0!!
0#!
1%!
0+!
0~!
1j"
1h"
0p"
1i"
1o"
1q"
0r"
0k"
1-#
1Y
0o
0|!
1v!
0z
0|
0_!
16"
03!
0C!
1,#
1:
0"
1w!
1_"
1f"
1R"
0}!
0+#
0,!
0/!
17!
1=!
0G!
0@!
1D!
1x!
1~"
0!#
1$#
1%#
1n
0E!
1S!
0H!
08!
1?!
0-!
00!
1>!
0A!
1"#
1}"
1|"
1#
1@!
0T!
1\!
0F!
0I!
09!
1z"
0~"
0]!
1e!
1A!
0'!
1x"
0f!
1p!
0U!
1v"
0q!
0g!
1t"
0a!
#320000
1(
1Q
1t
0P"
0v
0x
#340000
0(
0Q
0t
1P"
1v
1x
1E"
1y!
0{!
0F"
0G"
0&"
1O"
1=#
1<#
1N"
0M"
0;#
0w!
1""
1|!
0v!
0%"
1y
0u!
0{
0}
1+!
0z!
1~!
0j"
1l"
0h"
1r"
1k"
0-#
1m"
0,#
1+#
0Y
0X
1W
0|!
1w!
0""
0#"
1'"
0x!
1}!
1z
1|
1t!
05"
06"
1*#
0+#
1,#
0:
09
18
1("
1#"
0'"
1n"
0}!
1x!
0$"
0*#
0)#
0("
1)"
1$"
1)#
0n
1l
1m
0)"
0#
1C
1$
#360000
1(
1Q
1t
0P"
0v
0x
#380000
0(
0Q
0t
1P"
1v
1x
#400000
1(
1Q
1t
0P"
0v
0x
#420000
0(
0Q
0t
1P"
1v
1x
#440000
1(
1Q
1t
0P"
0v
0x
#460000
0(
0Q
0t
1P"
1v
1x
#480000
1(
1Q
1t
0P"
0v
0x
#500000
0(
0Q
0t
1P"
1v
1x
#520000
1(
1Q
1t
0P"
0v
0x
#540000
0(
0Q
0t
1P"
1v
1x
#560000
1(
1Q
1t
0P"
0v
0x
#580000
0(
0Q
0t
1P"
1v
1x
#600000
1(
1Q
1t
0P"
0v
0x
#620000
0(
0Q
0t
1P"
1v
1x
#640000
