- status: 0 - openlane design prep
  runtime_s: 2.63
  runtime_ts: 0h0m2s632ms
- status: 1 - synthesis - yosys
  runtime_s: 2.64
  runtime_ts: 0h0m2s641ms
- status: 2 - sta - openroad
  runtime_s: 0.95
  runtime_ts: 0h0m0s947ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.66
  runtime_ts: 0h0m1s661ms
- status: 4 - io_place - openlane
  runtime_s: 0.53
  runtime_ts: 0h0m0s531ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.85
  runtime_ts: 0h0m0s848ms
- status: 6 - pdn generation - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s838ms
- status: 7 - global placement - openroad
  runtime_s: 3.71
  runtime_ts: 0h0m3s706ms
- status: 8 - resizer design optimizations - openroad
  runtime_s: 1.53
  runtime_ts: 0h0m1s526ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.84
  runtime_ts: 0h0m0s837ms
- status: 10 - cts - openroad
  runtime_s: 36.78
  runtime_ts: 0h0m36s777ms
- status: 11 - resizer timing optimizations - openroad
  runtime_s: 1.47
  runtime_ts: 0h0m1s467ms
- status: 12 - resizer timing optimizations - openroad
  runtime_s: 1.87
  runtime_ts: 0h0m1s873ms
- status: 13 - detailed placement - openroad
  runtime_s: 1.03
  runtime_ts: 0h0m1s34ms
- status: 15 - write verilog - openroad
  runtime_s: 0.79
  runtime_ts: 0h0m0s793ms
- status: 15 - global routing - openroad
  runtime_s: 0.88
  runtime_ts: 0h0m0s883ms
- status: 16 - fill insertion - openroad
  runtime_s: 0.92
  runtime_ts: 0h0m0s924ms
- status: 17 - detailed_routing - openroad
  runtime_s: 38.37
  runtime_ts: 0h0m38s368ms
- status: 18 - wire lengths - openlane
  runtime_s: 0.49
  runtime_ts: 0h0m0s488ms
- status: 19 - parasitics extraction - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s219ms
- status: 20 - sta - openroad
  runtime_s: 4.66
  runtime_ts: 0h0m4s655ms
- status: 21 - parasitics extraction - openroad
  runtime_s: 1.34
  runtime_ts: 0h0m1s338ms
- status: 22 - sta - openroad
  runtime_s: 6.68
  runtime_ts: 0h0m6s682ms
- status: 23 - parasitics extraction - openroad
  runtime_s: 1.29
  runtime_ts: 0h0m1s292ms
- status: 24 - sta - openroad
  runtime_s: 5.62
  runtime_ts: 0h0m5s617ms
- status: 25 - sta - openroad
  runtime_s: 1.31
  runtime_ts: 0h0m1s308ms
- status: 26 - ir drop report - openroad
  runtime_s: 0.86
  runtime_ts: 0h0m0s865ms
- status: 27 - gdsii - magic
  runtime_s: 4.79
  runtime_ts: 0h0m4s794ms
- status: 28 - gdsii - klayout
  runtime_s: 1.69
  runtime_ts: 0h0m1s692ms
- status: 29 - xor - klayout
  runtime_s: 9.2
  runtime_ts: 0h0m9s196ms
- status: 30 - spice extraction - magic
  runtime_s: 3.43
  runtime_ts: 0h0m3s430ms
- status: 32 - write verilog - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s704ms
- status: 32 - write powered verilog - openlane
  runtime_s: 0.84
  runtime_ts: 0h0m0s841ms
- status: 33 - lvs - netgen
  runtime_s: 0.5
  runtime_ts: 0h0m0s497ms
- status: 34 - drc - magic
  runtime_s: 9.39
  runtime_ts: 0h0m9s393ms
- status: 35 - antenna check - openroad
  runtime_s: 0.79
  runtime_ts: 0h0m0s789ms
- status: 36 - erc - circuit validity checker
  runtime_s: 0.37
  runtime_ts: 0h0m0s369ms
---
- status: routed
  runtime_s: 102.0
  runtime_ts: 0h1m42s0ms
- status: flow completed
  runtime_s: 159.0
  runtime_ts: 0h2m39s0ms
