<stg><name>concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln120 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln120"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %data2_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data2_1_val

]]></Node>
<StgValue><ssdm name="data2_1_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:2 %data2_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data2_0_val

]]></Node>
<StgValue><ssdm name="data2_0_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %data1_7_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_7_val

]]></Node>
<StgValue><ssdm name="data1_7_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:4 %data1_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_6_val

]]></Node>
<StgValue><ssdm name="data1_6_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:5 %data1_5_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_5_val

]]></Node>
<StgValue><ssdm name="data1_5_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:6 %data1_4_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_4_val

]]></Node>
<StgValue><ssdm name="data1_4_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %data1_3_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_3_val

]]></Node>
<StgValue><ssdm name="data1_3_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:8 %data1_2_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_2_val

]]></Node>
<StgValue><ssdm name="data1_2_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:9 %data1_1_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_1_val

]]></Node>
<StgValue><ssdm name="data1_1_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %data1_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data1_0_val

]]></Node>
<StgValue><ssdm name="data1_0_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:11 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_0_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="10">
<![CDATA[
entry:12 %zext_ln120 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:13 %shl_ln120_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_1_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="10">
<![CDATA[
entry:14 %zext_ln120_1 = zext i10 %shl_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:15 %shl_ln120_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_2_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="10">
<![CDATA[
entry:16 %zext_ln120_2 = zext i10 %shl_ln120_2

]]></Node>
<StgValue><ssdm name="zext_ln120_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:17 %shl_ln120_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_3_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="10">
<![CDATA[
entry:18 %zext_ln120_3 = zext i10 %shl_ln120_3

]]></Node>
<StgValue><ssdm name="zext_ln120_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:19 %shl_ln120_4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_4_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="10">
<![CDATA[
entry:20 %zext_ln120_4 = zext i10 %shl_ln120_4

]]></Node>
<StgValue><ssdm name="zext_ln120_4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:21 %shl_ln120_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_5_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="10">
<![CDATA[
entry:22 %zext_ln120_5 = zext i10 %shl_ln120_5

]]></Node>
<StgValue><ssdm name="zext_ln120_5"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:23 %shl_ln120_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_6_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="10">
<![CDATA[
entry:24 %zext_ln120_6 = zext i10 %shl_ln120_6

]]></Node>
<StgValue><ssdm name="zext_ln120_6"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:25 %shl_ln120_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data1_7_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln120_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="10">
<![CDATA[
entry:26 %zext_ln123 = zext i10 %shl_ln120_7

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:27 %shl_ln2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data2_0_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="10">
<![CDATA[
entry:28 %zext_ln123_1 = zext i10 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln123_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:29 %shl_ln123_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data2_1_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln123_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="10">
<![CDATA[
entry:30 %zext_ln125 = zext i10 %shl_ln123_1

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:31 %mrv = insertvalue i160 <undef>, i16 %zext_ln120

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:32 %mrv_1 = insertvalue i160 %mrv, i16 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:33 %mrv_2 = insertvalue i160 %mrv_1, i16 %zext_ln120_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:34 %mrv_3 = insertvalue i160 %mrv_2, i16 %zext_ln120_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:35 %mrv_4 = insertvalue i160 %mrv_3, i16 %zext_ln120_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:36 %mrv_5 = insertvalue i160 %mrv_4, i16 %zext_ln120_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:37 %mrv_6 = insertvalue i160 %mrv_5, i16 %zext_ln120_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:38 %mrv_7 = insertvalue i160 %mrv_6, i16 %zext_ln123

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:39 %mrv_8 = insertvalue i160 %mrv_7, i16 %zext_ln123_1

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
entry:40 %mrv_9 = insertvalue i160 %mrv_8, i16 %zext_ln125

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="160">
<![CDATA[
entry:41 %ret_ln125 = ret i160 %mrv_9

]]></Node>
<StgValue><ssdm name="ret_ln125"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
