# Reading C:/questasim64_10.2c/tcl/vsim/pref.tcl 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# vsim -gui -novopt work.count_down_fake_condition_pclk2 
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.count_down_fake_condition_pclk2
# Loading work.count_down_fake_condition_pclk2
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer_tb
# Loading work.timer_tb
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer
# Loading work.timer
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.registor_control
# Loading work.registor_control
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.decoder
# Loading work.decoder
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.registor
# Loading work.registor
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.encoder
# Loading work.encoder
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.timer_pready
# Loading work.timer_pready
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.select_clock
# Loading work.select_clock
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.counter
# Loading work.counter
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.overflow_detect
# Loading work.overflow_detect
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.underflow_detect
# Loading work.underflow_detect
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.CPU_model
# Loading work.CPU_model
# Refreshing D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/sim/work.system_signal
# Loading work.system_signal
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlfthfc94i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfthfc94i
# 
run -all
# ==============================================================================
# ===================COUNT DOWN AND RESET PCLK 8_test_begin=====================
# ==============================================================================
# 
# 
# =============================LOAD 8'H00 AND TO TDR============================
# 
# 
# random is 0
# at 190 start write data = 'h0 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# =============================LOAD 8'HFF AND TO TDR============================
# 
# 
# random is 255
# at 290 start write data = 'hff to address = 'h0
# at 300 acces phase of writing data
# at 325 transfer done
# load value TDR at 325 to counter_reg
# at 340 start write data = 'h80 to address = 'h1
# at 350 acces phase of writing data
# at 375 transfer done
# load value TDR at 375 to counter_reg
# at 390 start write data = 'h30 to address = 'h1
# at 400 acces phase of writing data
# at 425 transfer done
# =============================check TSR============================
# 
# 
# at 440 start to read data at address 'h2
# at 475 end of read transfer
# FAIL
# 
# 
# ===================================
# ================FAIL===============
# ===================================
# 1
# Break in Module count_down_fake_condition_pclk2 at ../testcase/count_down_fake_condition_pclk2.v line 79
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/dut/select_clock/*
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/dut/reg_control/*
restart -f
run -all
# ==============================================================================
# ===================COUNT DOWN AND RESET PCLK 8_test_begin=====================
# ==============================================================================
# 
# 
# =============================LOAD 8'H00 AND TO TDR============================
# 
# 
# random is 0
# at 190 start write data = 'h0 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# =============================LOAD 8'HFF AND TO TDR============================
# 
# 
# random is 255
# at 290 start write data = 'hff to address = 'h0
# at 300 acces phase of writing data
# at 325 transfer done
# load value TDR at 325 to counter_reg
# at 340 start write data = 'h80 to address = 'h1
# at 350 acces phase of writing data
# at 375 transfer done
# load value TDR at 375 to counter_reg
# at 390 start write data = 'h30 to address = 'h1
# at 400 acces phase of writing data
# at 425 transfer done
# =============================check TSR============================
# 
# 
# at 440 start to read data at address 'h2
# at 475 end of read transfer
# FAIL
# 
# 
# ===================================
# ================FAIL===============
# ===================================
# 1
# Break in Module count_down_fake_condition_pclk2 at ../testcase/count_down_fake_condition_pclk2.v line 79
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/dut/*
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/*
add wave -position insertpoint sim:/count_down_fake_condition_pclk2/top/dut/*
