#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Thu Nov 21 16:50:19 2019
# Process ID: 7033
# Current directory: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1
# Command line: vivado -log design_1_network_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_network_0_0.tcl
# Log file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.vds
# Journal file: /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_network_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/masudalab/DeepCAEonFPGA/ip_generated'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_network_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7093 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1455.941 ; gain = 90.883 ; free physical = 1540 ; free virtual = 6612
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_network_0_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'network' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:12]
	Parameter ap_ST_fsm_state1 bound to: 43'b0000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 43'b0000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 43'b0000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 43'b0000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 43'b0000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 43'b0000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 43'b0000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 43'b0000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 43'b0000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 43'b0000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 43'b0000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 43'b0000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 43'b0000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 43'b0000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 43'b0000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 43'b0000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 43'b0000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 43'b0000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 43'b0000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 43'b0000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 43'b0000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 43'b0000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 43'b0000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 43'b0000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 43'b0000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 43'b0000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 43'b0000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 43'b0000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 43'b0000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 43'b0000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 43'b0000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 43'b0000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 43'b0000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 43'b0000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 43'b0000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 43'b0000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 43'b0000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 43'b0000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 43'b0000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 43'b0001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 43'b0010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 43'b0100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 43'b1000000000000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:146]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 900 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 900 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array_ram' (1#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_0_array' (2#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_0_m_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_0_m_s_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:22]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_0_m_s_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_0_m_s_ram' (3#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_0_m_s' (4#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_m_s.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_0_ar' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12544 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_0_ar_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12544 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:22]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_0_ar_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_0_ar_ram' (5#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_0_ar' (6#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_0_ar.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 3136 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3136 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_0_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array_ram' (7#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_0_array' (8#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_0_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array_ram' (9#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_1_array' (10#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_ar' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_SeparableConv2D_1_ar_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:22]
INFO: [Synth 8-3876] $readmem data file './network_SeparableConv2D_1_ar_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_ar_ram' (11#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_SeparableConv2D_1_ar' (12#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_SeparableConv2D_1_ar.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 392 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_MaxPooling2D_1_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 392 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_MaxPooling2D_1_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array_ram' (13#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_MaxPooling2D_1_array' (14#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_MaxPooling2D_1_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 648 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_2_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 648 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_2_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array_ram' (15#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_2_array' (16#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_2_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_3_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 2048 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_3_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array_ram' (17#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_3_array' (18#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_3_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 14400 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_Padding2D_4_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 14400 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:22]
INFO: [Synth 8-3876] $readmem data file './network_Padding2D_4_array_ram.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:25]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array_ram' (19#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_Padding2D_4_array' (20#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_Padding2D_4_array.v:46]
INFO: [Synth 8-6157] synthesizing module 'network_AXILiteS_s_axi' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_AXILiteS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 4'b0000 
	Parameter ADDR_GIE bound to: 4'b0100 
	Parameter ADDR_IER bound to: 4'b1000 
	Parameter ADDR_ISR bound to: 4'b1100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_AXILiteS_s_axi.v:189]
INFO: [Synth 8-6155] done synthesizing module 'network_AXILiteS_s_axi' (21#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_AXILiteS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_input_0_array.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_input_0_array_ram' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_input_0_array.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_input_0_array.v:22]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array_ram' (22#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_input_0_array.v:9]
INFO: [Synth 8-6155] done synthesizing module 'network_input_0_array' (23#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_input_0_array.v:43]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:95]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:97]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:154]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:160]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_16_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_16s_16_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_16s_16_1_1_DSP48_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_16s_16_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_16_1_1_DSP48_2' (24#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_16s_16_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_16s_16_1_1' (25#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_16s_16_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_1' (26#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:95]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:97]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:154]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:160]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_4' (27#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:95]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:97]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:154]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:160]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_2' (28#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:65]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:67]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:95]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:97]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:154]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:160]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16_3' (29#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:73]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1_SeparableConv2D_4_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom' (30#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1_SeparableConv2D_4_w_s' (31#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_0' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1_DSP48_0' (32#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15s_30_1_1' (33#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15s_30_1_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_1' (34#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:73]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_3_SeparableConv2D_1_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom' (35#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_3_SeparableConv2D_1_w_s' (36#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s.v:42]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_3' (37#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:73]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_3_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_3_w_s.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_3_w_s.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_3_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom' (38#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_3_w_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_SeparableConv2D_3_w_s' (39#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_SeparableConv2D_3_w_s.v:42]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix' (40#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:73]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2_SeparableConv2D_2_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 72 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 72 - type: integer 
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom' (41#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2_SeparableConv2D_2_w_s' (42#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s.v:42]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_2' (43#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:73]
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_4_SeparableConv2D_0_w_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:42]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 9 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:21]
INFO: [Synth 8-3876] $readmem data file './depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom' (44#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_4_SeparableConv2D_0_w_s' (45#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s.v:42]
INFO: [Synth 8-6155] done synthesizing module 'depthwise_conv2d_fix_4' (46#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:70]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_0_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:21]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom' (47#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4_SeparableConv2D_0_b_s' (48#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4_SeparableConv2D_0_b_s.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_12s_28_1_1_DSP48_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_1_1_DSP48_1' (49#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_12s_28_1_1' (50#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_12s_28_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:529]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_4' (51#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:70]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_3_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:42]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:9]
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:21]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom' (52#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2_SeparableConv2D_3_b_s' (53#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2_SeparableConv2D_3_b_s.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1_DSP48_3' (54#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_13s_29_1_1' (55#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_13s_29_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:529]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_2' (56#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:70]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_1_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:21]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom' (57#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3_SeparableConv2D_1_b_s' (58#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3_SeparableConv2D_1_b_s.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:529]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_3' (59#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:70]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_2_b_s' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:42]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:21]
INFO: [Synth 8-3876] $readmem data file './pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom.dat' is read successfully [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom' (60#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_SeparableConv2D_2_b_s' (61#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_SeparableConv2D_2_b_s.v:42]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15ns_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15ns_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_15ns_30_1_1_DSP48_4' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15ns_30_1_1_DSP48_4' (62#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_15ns_30_1_1' (63#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_15ns_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:528]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix' (64#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16_1' (65#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pooling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_state9 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state10 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:71]
INFO: [Synth 8-6155] done synthesizing module 'max_pooling2d_fix16' (66#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'pointwise_conv2d_fix_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 12'b000000000001 
	Parameter ap_ST_fsm_state2 bound to: 12'b000000000010 
	Parameter ap_ST_fsm_state3 bound to: 12'b000000000100 
	Parameter ap_ST_fsm_state4 bound to: 12'b000000001000 
	Parameter ap_ST_fsm_state5 bound to: 12'b000000010000 
	Parameter ap_ST_fsm_state6 bound to: 12'b000000100000 
	Parameter ap_ST_fsm_state7 bound to: 12'b000001000000 
	Parameter ap_ST_fsm_state8 bound to: 12'b000010000000 
	Parameter ap_ST_fsm_state9 bound to: 12'b000100000000 
	Parameter ap_ST_fsm_state10 bound to: 12'b001000000000 
	Parameter ap_ST_fsm_state11 bound to: 12'b010000000000 
	Parameter ap_ST_fsm_state12 bound to: 12'b100000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:69]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_5' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1_DSP48_5' (67#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16s_14s_30_1_1' (68#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16s_14s_30_1_1.v:13]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:471]
INFO: [Synth 8-6155] done synthesizing module 'pointwise_conv2d_fix_1' (69#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16' (70#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'up_sampling2d_fix16_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:64]
INFO: [Synth 8-6155] done synthesizing module 'up_sampling2d_fix16_1' (71#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'padding2d_fix16' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16.v:58]
INFO: [Synth 8-6155] done synthesizing module 'padding2d_fix16' (72#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16.v:10]
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16ns_16ns_32_1_1' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:13]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_mul_mul_16ns_16ns_32_1_1_DSP48_6' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16ns_16ns_32_1_1_DSP48_6' (73#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'network_mul_mul_16ns_16ns_32_1_1' (74#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network_mul_mul_16ns_16ns_32_1_1.v:13]
WARNING: [Synth 8-6014] Unused sequential element output_data_V_dest_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1850]
WARNING: [Synth 8-6014] Unused sequential element output_data_V_id_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1876]
WARNING: [Synth 8-6014] Unused sequential element output_data_V_keep_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1902]
WARNING: [Synth 8-6014] Unused sequential element output_data_V_strb_V_1_sel_rd_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1964]
INFO: [Synth 8-4471] merging register 'reg_753_reg[15:0]' into 'reg_746_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1261]
INFO: [Synth 8-4471] merging register 'reg_772_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1114]
INFO: [Synth 8-4471] merging register 'reg_778_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1194]
INFO: [Synth 8-4471] merging register 'reg_785_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1195]
INFO: [Synth 8-4471] merging register 'reg_804_reg[15:0]' into 'reg_798_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1152]
INFO: [Synth 8-4471] merging register 'reg_810_reg[15:0]' into 'reg_798_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1238]
INFO: [Synth 8-4471] merging register 'reg_817_reg[15:0]' into 'reg_798_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1239]
INFO: [Synth 8-4471] merging register 'reg_824_reg[15:0]' into 'reg_792_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1131]
INFO: [Synth 8-4471] merging register 'reg_830_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1132]
INFO: [Synth 8-4471] merging register 'reg_836_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1133]
INFO: [Synth 8-4471] merging register 'reg_842_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1216]
INFO: [Synth 8-4471] merging register 'reg_849_reg[15:0]' into 'reg_766_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1217]
INFO: [Synth 8-4471] merging register 'reg_856_reg[15:0]' into 'reg_760_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1093]
INFO: [Synth 8-4471] merging register 'reg_862_reg[15:0]' into 'reg_746_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1094]
INFO: [Synth 8-4471] merging register 'reg_868_reg[15:0]' into 'reg_746_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1095]
WARNING: [Synth 8-6014] Unused sequential element reg_753_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1261]
WARNING: [Synth 8-6014] Unused sequential element reg_772_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1114]
WARNING: [Synth 8-6014] Unused sequential element reg_778_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1194]
WARNING: [Synth 8-6014] Unused sequential element reg_785_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1195]
WARNING: [Synth 8-6014] Unused sequential element reg_804_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1152]
WARNING: [Synth 8-6014] Unused sequential element reg_810_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1238]
WARNING: [Synth 8-6014] Unused sequential element reg_817_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1239]
WARNING: [Synth 8-6014] Unused sequential element reg_824_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1131]
WARNING: [Synth 8-6014] Unused sequential element reg_830_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1132]
WARNING: [Synth 8-6014] Unused sequential element reg_836_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1133]
WARNING: [Synth 8-6014] Unused sequential element reg_842_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1216]
WARNING: [Synth 8-6014] Unused sequential element reg_849_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1217]
WARNING: [Synth 8-6014] Unused sequential element reg_856_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1093]
WARNING: [Synth 8-6014] Unused sequential element reg_862_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1094]
WARNING: [Synth 8-6014] Unused sequential element reg_868_reg was removed.  [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:1095]
INFO: [Synth 8-6155] done synthesizing module 'network' (75#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/network.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_network_0_0' (76#1) [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/synth/design_1_network_0_0.v:58]
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_SeparableConv2D_2_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_3_SeparableConv2D_1_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_2_SeparableConv2D_3_b_s has unconnected port reset
WARNING: [Synth 8-3331] design pointwise_conv2d_fix_4_SeparableConv2D_0_b_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4_SeparableConv2D_0_w_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2_SeparableConv2D_2_w_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_SeparableConv2D_3_w_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_3_SeparableConv2D_1_w_s has unconnected port reset
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_1_SeparableConv2D_4_w_s has unconnected port reset
WARNING: [Synth 8-3331] design network_input_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[15]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[14]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[13]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[12]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[11]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[10]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[9]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[8]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[6]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[5]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[4]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WDATA[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[3]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[2]
WARNING: [Synth 8-3331] design network_AXILiteS_s_axi has unconnected port WSTRB[1]
WARNING: [Synth 8-3331] design network_SeparableConv2D_0_m_s has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_0_ar has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_4_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network_SeparableConv2D_1_ar has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_3_array has unconnected port reset
WARNING: [Synth 8-3331] design network_MaxPooling2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_2_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_1_array has unconnected port reset
WARNING: [Synth 8-3331] design network_Padding2D_0_array has unconnected port reset
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TKEEP[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[1]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TSTRB[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TUSER[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TLAST[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TID[0]
WARNING: [Synth 8-3331] design network has unconnected port input_data_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.980 ; gain = 188.922 ; free physical = 1506 ; free virtual = 6579
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.980 ; gain = 188.922 ; free physical = 1518 ; free virtual = 6592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.980 ; gain = 188.922 ; free physical = 1518 ; free virtual = 6592
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ip/design_1_network_0_0/constraints/network_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.957 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.957 ; gain = 0.000 ; free physical = 1205 ; free virtual = 6279
Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1905.957 ; gain = 3.000 ; free physical = 1205 ; free virtual = 6279
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.957 ; gain = 540.898 ; free physical = 1275 ; free virtual = 6349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.957 ; gain = 540.898 ; free physical = 1275 ; free virtual = 6349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.957 ; gain = 540.898 ; free physical = 1278 ; free virtual = 6351
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'network_AXILiteS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_1.v:287]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_4.v:287]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_2.v:287]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/padding2d_fix16_3.v:287]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_100_reg_481_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:559]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_486_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:541]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_491_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:565]
INFO: [Synth 8-4471] merging register 'tmp_108_cast_reg_537_reg[16:16]' into 'tmp_103_cast2_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:571]
INFO: [Synth 8-4471] merging register 'tmp_109_cast_reg_555_reg[16:16]' into 'tmp_103_cast2_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_cast2_reg_514_reg' and it is trimmed from '16' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_578_reg' and it is trimmed from '21' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_583_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_542_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_491_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_reg_481_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_555_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:308]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_100_reg_481_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:559]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_486_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:541]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_491_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:565]
INFO: [Synth 8-4471] merging register 'tmp_108_cast_reg_537_reg[16:16]' into 'tmp_103_cast4_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:571]
INFO: [Synth 8-4471] merging register 'tmp_109_cast_reg_555_reg[16:16]' into 'tmp_103_cast4_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_cast4_reg_514_reg' and it is trimmed from '16' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_578_reg' and it is trimmed from '21' to '8' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_583_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_542_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_491_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_reg_481_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_555_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:308]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_100_reg_481_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:559]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_486_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:541]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_491_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:565]
INFO: [Synth 8-4471] merging register 'tmp_107_cast_reg_537_reg[16:16]' into 'tmp_103_cast1_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:571]
INFO: [Synth 8-4471] merging register 'tmp_108_cast_reg_555_reg[16:16]' into 'tmp_103_cast1_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_cast1_reg_514_reg' and it is trimmed from '16' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_578_reg' and it is trimmed from '21' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_583_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_542_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_491_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_reg_481_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_cast_reg_555_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_100_reg_481_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:559]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_486_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:541]
INFO: [Synth 8-4471] merging register 'tmp_102_reg_491_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:565]
INFO: [Synth 8-4471] merging register 'tmp_108_cast_reg_537_reg[16:16]' into 'tmp_103_cast3_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:571]
INFO: [Synth 8-4471] merging register 'tmp_109_cast_reg_555_reg[16:16]' into 'tmp_103_cast3_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_cast3_reg_514_reg' and it is trimmed from '16' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_578_reg' and it is trimmed from '21' to '7' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_583_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_542_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_491_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_100_reg_481_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:341]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_555_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:276]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_99_reg_481_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:559]
INFO: [Synth 8-4471] merging register 'tmp_100_reg_486_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:541]
INFO: [Synth 8-4471] merging register 'tmp_101_reg_491_reg[31:16]' into 'tmp_s_reg_476_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:565]
INFO: [Synth 8-4471] merging register 'tmp_108_cast_reg_537_reg[16:16]' into 'tmp_103_cast5_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:571]
INFO: [Synth 8-4471] merging register 'tmp_109_cast_reg_555_reg[16:16]' into 'tmp_103_cast5_reg_514_reg[16:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:575]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_103_cast5_reg_514_reg' and it is trimmed from '16' to '4' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp6_reg_578_reg' and it is trimmed from '21' to '4' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_583_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_542_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_101_reg_491_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:342]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_481_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:343]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_109_cast_reg_555_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:308]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:531]
INFO: [Synth 8-4471] merging register 'tmp_17_reg_431_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:535]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_454_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:563]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_441_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_487_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_389_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_454_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:296]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:531]
INFO: [Synth 8-4471] merging register 'tmp_23_reg_431_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:535]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_454_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:557]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_441_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_487_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_389_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_454_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:296]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:531]
INFO: [Synth 8-4471] merging register 'tmp_23_reg_431_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:535]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_454_reg[31:16]' into 'tmp_s_reg_383_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:559]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_441_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:308]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_487_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:314]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_389_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_454_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:251]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'tmp_15_reg_385_reg[31:16]' into 'tmp_s_reg_379_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:530]
INFO: [Synth 8-4471] merging register 'tmp_19_reg_427_reg[31:16]' into 'tmp_s_reg_379_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:534]
INFO: [Synth 8-4471] merging register 'tmp_20_reg_450_reg[31:16]' into 'tmp_s_reg_379_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:562]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_437_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_483_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:313]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_385_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:319]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_20_reg_450_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:295]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_71_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:488]
INFO: [Synth 8-4471] merging register 'tmp_72_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:468]
INFO: [Synth 8-4471] merging register 'tmp_73_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_504_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_417_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_71_reg_407_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_76_reg_407_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:488]
INFO: [Synth 8-4471] merging register 'tmp_77_reg_412_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:468]
INFO: [Synth 8-4471] merging register 'tmp_78_reg_417_reg[31:16]' into 'tmp_s_reg_402_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:482]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_458_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:266]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_90_reg_504_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:294]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_499_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:279]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_417_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:287]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_407_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_15_reg_364_reg[31:16]' into 'tmp_s_reg_358_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:473]
INFO: [Synth 8-4471] merging register 'tmp_23_reg_391_reg[31:16]' into 'tmp_s_reg_358_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:477]
INFO: [Synth 8-4471] merging register 'tmp_24_reg_414_reg[31:16]' into 'tmp_s_reg_358_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:497]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_442_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:275]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_401_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:269]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_364_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_414_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:263]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_13_reg_372_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_2_reg_298_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:350]
INFO: [Synth 8-4471] merging register 'tmp_3_reg_303_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:340]
INFO: [Synth 8-4471] merging register 'tmp_4_reg_308_reg[31:16]' into 'tmp_1_reg_293_reg[31:16]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_10_reg_372_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:209]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp3_reg_354_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:196]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_349_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:195]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_4_reg_308_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_298_reg' and it is trimmed from '16' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:216]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1041_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'network_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.957 ; gain = 540.898 ; free physical = 1229 ; free virtual = 6304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 54    
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 13    
	   2 Input     16 Bit       Adders := 117   
	   3 Input     16 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 5     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 9     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               47 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 69    
	               17 Bit    Registers := 8     
	               16 Bit    Registers := 279   
	               15 Bit    Registers := 20    
	               14 Bit    Registers := 10    
	               13 Bit    Registers := 7     
	               12 Bit    Registers := 8     
	               11 Bit    Registers := 10    
	               10 Bit    Registers := 18    
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 40    
	                1 Bit    Registers := 57    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
	             196K Bit         RAMs := 3     
	              64K Bit         RAMs := 1     
	              49K Bit         RAMs := 3     
	              32K Bit         RAMs := 1     
	              24K Bit         RAMs := 3     
	              14K Bit         RAMs := 1     
	              12K Bit         RAMs := 3     
	              10K Bit         RAMs := 1     
	               6K Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 33    
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 5     
	  14 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 9     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 22    
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      7 Bit        Muxes := 14    
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 10    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 17    
	   2 Input      2 Bit        Muxes := 35    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 99    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module network_Padding2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module network_SeparableConv2D_0_m_s_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module network_SeparableConv2D_0_ar_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             196K Bit         RAMs := 1     
Module network_MaxPooling2D_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              49K Bit         RAMs := 1     
Module network_Padding2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module network_SeparableConv2D_1_ar_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module network_MaxPooling2D_1_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module network_Padding2D_2_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module network_Padding2D_3_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module network_Padding2D_4_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             225K Bit         RAMs := 1     
Module network_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module network_input_0_array_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module padding2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 22    
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module padding2d_fix16_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 22    
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module padding2d_fix16_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 22    
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module padding2d_fix16_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 15    
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 22    
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module depthwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module depthwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module depthwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module depthwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module depthwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     10 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module pointwise_conv2d_fix_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module pointwise_conv2d_fix 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 14    
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module max_pooling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module max_pooling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module pointwise_conv2d_fix_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  13 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module up_sampling2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module up_sampling2d_fix16_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 9     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module padding2d_fix16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 11    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module network 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 9     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 38    
+---Multipliers : 
	                 5x32  Multipliers := 1     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 1     
	   3 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 16    
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 54    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP tmp_41_reg_580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_580_reg is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U125/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: Generating DSP tmp_s_reg_592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_592_reg is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U126/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: Generating DSP tmp_37_reg_580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_37_reg_580_reg is absorbed into DSP tmp_37_reg_580_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U29/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_37_reg_580_reg.
DSP Report: Generating DSP tmp_s_reg_592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_592_reg is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U30/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: Generating DSP tmp_41_reg_580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_580_reg is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U94/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: Generating DSP tmp_s_reg_592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_592_reg is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U95/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: Generating DSP tmp_41_reg_580_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_41_reg_580_reg is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U62/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_41_reg_580_reg.
DSP Report: Generating DSP tmp_s_reg_592_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_s_reg_592_reg is absorbed into DSP tmp_s_reg_592_reg.
DSP Report: operator network_mul_mul_16s_16s_16_1_1_U63/network_mul_mul_16s_16s_16_1_1_DSP48_2_U/p is absorbed into DSP tmp_s_reg_592_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_165_reg[15:0]' into 'out_w_reg_165_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_573_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_cast_reg_537_reg' and it is trimmed from '16' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_532_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_1.v:356]
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_110_fu_299_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_100_reg_481_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp_reg_532_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register out_w_reg_165_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp1_reg_542_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp_110_fu_299_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp1_fu_276_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U132/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_4_w_2_reg_611_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U132/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_4_array_lo_reg_606_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U132/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U132/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U132/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_583_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_573_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp_102_reg_491_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp3_reg_583_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: operator tmp3_fu_371_p2 is absorbed into DSP tmp3_reg_583_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_165_reg[15:0]' into 'out_w_reg_165_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_573_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_cast_reg_537_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_532_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_3.v:356]
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_110_fu_299_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_100_reg_481_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp_reg_532_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register out_w_reg_165_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp1_reg_542_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp_110_fu_299_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp1_fu_276_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U37/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_1_w_2_reg_611_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U37/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_1_array_lo_reg_606_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U37/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U37/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U37/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_583_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_573_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp_102_reg_491_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp3_reg_583_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: operator tmp3_fu_371_p2 is absorbed into DSP tmp3_reg_583_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_165_reg[15:0]' into 'out_w_reg_165_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_573_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_107_cast_reg_537_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_532_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix.v:356]
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_108_fu_299_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_100_reg_481_reg is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: register tmp_reg_532_reg is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: register out_w_reg_165_reg is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: register tmp1_reg_542_reg is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: operator tmp_108_fu_299_p2 is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: operator tmp1_fu_276_p2 is absorbed into DSP tmp_108_fu_299_p2.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U101/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_3_w_2_reg_611_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U101/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_3_array_lo_reg_606_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U101/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U101/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U101/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_583_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_573_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp_102_reg_491_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp3_reg_583_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: operator tmp3_fu_371_p2 is absorbed into DSP tmp3_reg_583_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_165_reg[15:0]' into 'out_w_reg_165_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_573_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_cast_reg_537_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_532_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_2.v:356]
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_110_fu_299_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_100_reg_481_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp_reg_532_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register out_w_reg_165_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: register tmp1_reg_542_reg is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp_110_fu_299_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: operator tmp1_fu_276_p2 is absorbed into DSP tmp_110_fu_299_p2.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U69/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B2.
DSP Report: register SeparableConv2D_2_w_2_reg_611_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U69/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_2_array_lo_reg_606_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U69/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U69/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U69/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_583_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_573_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp_102_reg_491_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp3_reg_583_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: operator tmp3_fu_371_p2 is absorbed into DSP tmp3_reg_583_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_165_reg[15:0]' into 'out_w_reg_165_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:244]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_573_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_108_cast_reg_537_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_532_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/depthwise_conv2d_fix_4.v:356]
INFO: [Synth 8-5544] ROM "exitcond_fu_375_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_309_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_104_fu_299_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_99_reg_481_reg is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: register tmp_reg_532_reg is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: register out_w_reg_165_reg is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: register tmp1_reg_542_reg is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: operator tmp_104_fu_299_p2 is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: operator tmp1_fu_276_p2 is absorbed into DSP tmp_104_fu_299_p2.
DSP Report: Generating DSP network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p, operation Mode is: A2*B''.
DSP Report: register SeparableConv2D_0_w_s_U/depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom_U/q0_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register SeparableConv2D_0_w_2_reg_611_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: register Padding2D_0_array_lo_reg_606_reg is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: operator network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p is absorbed into DSP network_mul_mul_16s_15s_30_1_1_U3/network_mul_mul_16s_15s_30_1_1_DSP48_0_U/p.
DSP Report: Generating DSP tmp3_reg_583_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp2_reg_573_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp_101_reg_491_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: register tmp3_reg_583_reg is absorbed into DSP tmp3_reg_583_reg.
DSP Report: operator tmp3_fu_371_p2 is absorbed into DSP tmp3_reg_583_reg.
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[13:0]' into 'tmp_15_reg_389_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:320]
INFO: [Synth 8-4471] merging register 'out_w_reg_134_reg[15:0]' into 'out_w_reg_134_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_477_reg' and it is trimmed from '32' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:277]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_17_reg_431_reg' and it is trimmed from '16' to '10' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:327]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_436_reg' and it is trimmed from '32' to '14' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:328]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_14_reg_418_reg[12:0]' into 'SeparableConv2D_0_b_3_reg_413_reg[12:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_4.v:251]
DSP Report: Generating DSP output_addr_reg_459_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register tmp_reg_436_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register out_w_reg_134_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register output_addr_reg_459_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register tmp1_reg_441_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: operator tmp_20_fu_257_p2 is absorbed into DSP output_addr_reg_459_reg.
DSP Report: operator tmp1_fu_238_p2 is absorbed into DSP output_addr_reg_459_reg.
DSP Report: Generating DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_1_U/p, operation Mode is: A2*(B:0x3f916).
DSP Report: register SeparableConv2D_0_m_2_reg_497_reg is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_1_U/p.
DSP Report: operator network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_1_U/p is absorbed into DSP network_mul_mul_16s_12s_28_1_1_U13/network_mul_mul_16s_12s_28_1_1_DSP48_1_U/p.
DSP Report: Generating DSP tmp_24_fu_322_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP tmp_24_fu_322_p2.
DSP Report: register tmp2_reg_477_reg is absorbed into DSP tmp_24_fu_322_p2.
DSP Report: register tmp_19_reg_454_reg is absorbed into DSP tmp_24_fu_322_p2.
DSP Report: register tmp3_reg_487_reg is absorbed into DSP tmp_24_fu_322_p2.
DSP Report: operator tmp_24_fu_322_p2 is absorbed into DSP tmp_24_fu_322_p2.
DSP Report: operator tmp3_fu_318_p2 is absorbed into DSP tmp_24_fu_322_p2.
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[11:0]' into 'tmp_15_reg_389_reg[11:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:320]
INFO: [Synth 8-4471] merging register 'out_w_reg_134_reg[15:0]' into 'out_w_reg_134_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_436_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_477_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:277]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_431_reg' and it is trimmed from '16' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:327]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_4_reg_418_reg[13:0]' into 'SeparableConv2D_3_b_3_reg_413_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_2.v:251]
DSP Report: Generating DSP tmp_31_fu_322_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: register tmp2_reg_477_reg is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: register tmp_24_reg_454_reg is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: register tmp3_reg_487_reg is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: operator tmp_31_fu_322_p2 is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: operator tmp3_fu_318_p2 is absorbed into DSP tmp_31_fu_322_p2.
DSP Report: Generating DSP output_addr_reg_459_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register tmp_reg_436_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register out_w_reg_134_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register output_addr_reg_459_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: register tmp1_reg_441_reg is absorbed into DSP output_addr_reg_459_reg.
DSP Report: operator tmp_25_fu_257_p2 is absorbed into DSP output_addr_reg_459_reg.
DSP Report: operator tmp1_fu_238_p2 is absorbed into DSP output_addr_reg_459_reg.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U110/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p, operation Mode is: A2*(B:0x3f5a5).
DSP Report: register input_load_reg_497_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U110/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U110/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U110/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p.
INFO: [Synth 8-4471] merging register 'tmp_15_reg_389_reg[11:0]' into 'tmp_15_reg_389_reg[11:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:326]
INFO: [Synth 8-4471] merging register 'out_w_reg_134_reg[15:0]' into 'out_w_reg_134_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp2_reg_477_reg' and it is trimmed from '32' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:284]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_431_reg' and it is trimmed from '16' to '12' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:333]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_436_reg' and it is trimmed from '32' to '11' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:334]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_9_reg_418_reg[12:0]' into 'SeparableConv2D_1_b_3_reg_413_reg[12:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_3.v:258]
DSP Report: Generating DSP SeparableConv2D_1_ar_1_reg_459_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: register tmp_reg_436_reg is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: register out_w_reg_134_reg is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: register SeparableConv2D_1_ar_1_reg_459_reg is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: register tmp1_reg_441_reg is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: operator tmp_25_fu_257_p2 is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: operator tmp1_fu_238_p2 is absorbed into DSP SeparableConv2D_1_ar_1_reg_459_reg.
DSP Report: Generating DSP network_mul_mul_16s_13s_29_1_1_U46/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p, operation Mode is: A2*(B:0x3f5e3).
DSP Report: register SeparableConv2D_1_m_2_reg_497_reg is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U46/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p.
DSP Report: operator network_mul_mul_16s_13s_29_1_1_U46/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p is absorbed into DSP network_mul_mul_16s_13s_29_1_1_U46/network_mul_mul_16s_13s_29_1_1_DSP48_3_U/p.
DSP Report: Generating DSP tmp_28_fu_322_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_15_reg_389_reg is absorbed into DSP tmp_28_fu_322_p2.
DSP Report: register tmp2_reg_477_reg is absorbed into DSP tmp_28_fu_322_p2.
DSP Report: register tmp_24_reg_454_reg is absorbed into DSP tmp_28_fu_322_p2.
DSP Report: register tmp3_reg_487_reg is absorbed into DSP tmp_28_fu_322_p2.
DSP Report: operator tmp_28_fu_322_p2 is absorbed into DSP tmp_28_fu_322_p2.
DSP Report: operator tmp3_fu_318_p2 is absorbed into DSP tmp_28_fu_322_p2.
INFO: [Synth 8-4471] merging register 'tmp_15_reg_385_reg[8:0]' into 'tmp_15_reg_385_reg[8:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:319]
INFO: [Synth 8-4471] merging register 'out_w_reg_134_reg[15:0]' into 'out_w_reg_134_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:217]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_432_reg' and it is trimmed from '32' to '9' bits. [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:327]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'tmp_1_reg_414_reg[12:0]' into 'SeparableConv2D_2_b_3_reg_409_reg[12:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix.v:250]
DSP Report: Generating DSP tmp_27_fu_322_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_15_reg_385_reg is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: register tmp2_reg_473_reg is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: register tmp_20_reg_450_reg is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: register tmp3_reg_483_reg is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: operator tmp_27_fu_322_p2 is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: operator tmp3_fu_318_p2 is absorbed into DSP tmp_27_fu_322_p2.
DSP Report: Generating DSP output_addr_reg_455_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_15_reg_385_reg is absorbed into DSP output_addr_reg_455_reg.
DSP Report: register tmp_reg_432_reg is absorbed into DSP output_addr_reg_455_reg.
DSP Report: register out_w_reg_134_reg is absorbed into DSP output_addr_reg_455_reg.
DSP Report: register output_addr_reg_455_reg is absorbed into DSP output_addr_reg_455_reg.
DSP Report: register tmp1_reg_437_reg is absorbed into DSP output_addr_reg_455_reg.
DSP Report: operator tmp_21_fu_257_p2 is absorbed into DSP output_addr_reg_455_reg.
DSP Report: operator tmp1_fu_238_p2 is absorbed into DSP output_addr_reg_455_reg.
DSP Report: Generating DSP network_mul_mul_16s_15ns_30_1_1_U78/network_mul_mul_16s_15ns_30_1_1_DSP48_4_U/p, operation Mode is: A2*(B:0x2a92).
DSP Report: register input_load_reg_493_reg is absorbed into DSP network_mul_mul_16s_15ns_30_1_1_U78/network_mul_mul_16s_15ns_30_1_1_DSP48_4_U/p.
DSP Report: operator network_mul_mul_16s_15ns_30_1_1_U78/network_mul_mul_16s_15ns_30_1_1_DSP48_4_U/p is absorbed into DSP network_mul_mul_16s_15ns_30_1_1_U78/network_mul_mul_16s_15ns_30_1_1_DSP48_4_U/p.
INFO: [Synth 8-4471] merging register 'out_w_reg_149_reg[15:0]' into 'out_w_reg_149_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16_1.v:202]
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP output_addr_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register tmp_73_reg_417_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register output_addr_reg_476_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: operator tmp_78_fu_283_p2 is absorbed into DSP output_addr_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP output_addr_reg_476_reg.
DSP Report: Generating DSP tmp_81_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_71_reg_407_reg is absorbed into DSP tmp_81_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_81_reg_504_reg.
DSP Report: register tmp_81_reg_504_reg is absorbed into DSP tmp_81_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_81_reg_504_reg.
DSP Report: operator tmp_81_fu_328_p2 is absorbed into DSP tmp_81_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_81_reg_504_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_149_reg[15:0]' into 'out_w_reg_149_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/max_pooling2d_fix16.v:202]
INFO: [Synth 8-5544] ROM "exitcond_fu_336_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_297_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
DSP Report: Generating DSP tmp_90_reg_504_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register tmp_76_reg_407_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp2_reg_494_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp_90_reg_504_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: register tmp3_reg_499_reg is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: operator tmp_90_fu_328_p2 is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: operator tmp3_fu_324_p2 is absorbed into DSP tmp_90_reg_504_reg.
DSP Report: Generating DSP output_addr_reg_476_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_reg_448_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register tmp_78_reg_417_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register out_w_reg_149_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register output_addr_reg_476_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: register tmp1_reg_458_reg is absorbed into DSP output_addr_reg_476_reg.
DSP Report: operator tmp_86_fu_283_p2 is absorbed into DSP output_addr_reg_476_reg.
DSP Report: operator tmp1_fu_252_p2 is absorbed into DSP output_addr_reg_476_reg.
INFO: [Synth 8-4471] merging register 'tmp_15_reg_364_reg[13:0]' into 'tmp_15_reg_364_reg[13:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:281]
INFO: [Synth 8-4471] merging register 'out_w_reg_123_reg[15:0]' into 'out_w_reg_123_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/pointwise_conv2d_fix_1.v:192]
DSP Report: Generating DSP output_addr_reg_419_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp_15_reg_364_reg is absorbed into DSP output_addr_reg_419_reg.
DSP Report: register tmp_reg_396_reg is absorbed into DSP output_addr_reg_419_reg.
DSP Report: register out_w_reg_123_reg is absorbed into DSP output_addr_reg_419_reg.
DSP Report: register output_addr_reg_419_reg is absorbed into DSP output_addr_reg_419_reg.
DSP Report: register tmp1_reg_401_reg is absorbed into DSP output_addr_reg_419_reg.
DSP Report: operator tmp_25_fu_233_p2 is absorbed into DSP output_addr_reg_419_reg.
DSP Report: operator tmp1_fu_214_p2 is absorbed into DSP output_addr_reg_419_reg.
DSP Report: Generating DSP network_mul_mul_16s_14s_30_1_1_U141/network_mul_mul_16s_14s_30_1_1_DSP48_5_U/p, operation Mode is: A2*(B:0x3e69a).
DSP Report: register SeparableConv2D_4_m_2_reg_452_reg is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U141/network_mul_mul_16s_14s_30_1_1_DSP48_5_U/p.
DSP Report: operator network_mul_mul_16s_14s_30_1_1_U141/network_mul_mul_16s_14s_30_1_1_DSP48_5_U/p is absorbed into DSP network_mul_mul_16s_14s_30_1_1_U141/network_mul_mul_16s_14s_30_1_1_DSP48_5_U/p.
DSP Report: Generating DSP tmp_31_fu_268_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_15_reg_364_reg is absorbed into DSP tmp_31_fu_268_p2.
DSP Report: register tmp2_reg_437_reg is absorbed into DSP tmp_31_fu_268_p2.
DSP Report: register tmp_24_reg_414_reg is absorbed into DSP tmp_31_fu_268_p2.
DSP Report: register tmp3_reg_442_reg is absorbed into DSP tmp_31_fu_268_p2.
DSP Report: operator tmp_31_fu_268_p2 is absorbed into DSP tmp_31_fu_268_p2.
DSP Report: operator tmp3_fu_264_p2 is absorbed into DSP tmp_31_fu_268_p2.
INFO: [Synth 8-4471] merging register 'out_w_reg_133_reg[15:0]' into 'out_w_reg_133_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16.v:151]
DSP Report: Generating DSP tmp_10_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp_10_fu_255_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_10_fu_255_p2.
DSP Report: Generating DSP tmp_13_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp_13_reg_372_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp_13_fu_269_p2 is absorbed into DSP tmp_13_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_13_reg_372_reg.
INFO: [Synth 8-4471] merging register 'out_w_reg_133_reg[15:0]' into 'out_w_reg_133_reg[15:0]' [/home/masudalab/DeepCAEonFPGA/HLx/HLx.srcs/sources_1/bd/design_1/ipshared/ca37/hdl/verilog/up_sampling2d_fix16_1.v:151]
DSP Report: Generating DSP tmp_5_fu_255_p2, operation Mode is: C'+(A2*B2)'.
DSP Report: register tmp_reg_339_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp_2_reg_298_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register C is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: register tmp1_reg_349_reg is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp_5_fu_255_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: operator tmp1_fu_222_p2 is absorbed into DSP tmp_5_fu_255_p2.
DSP Report: Generating DSP tmp_10_reg_372_reg, operation Mode is: (C'+(A2*B2)')'.
DSP Report: register tmp2_reg_344_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_4_reg_308_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register out_w_reg_133_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp_10_reg_372_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: register tmp3_reg_354_reg is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp_10_fu_269_p2 is absorbed into DSP tmp_10_reg_372_reg.
DSP Report: operator tmp3_fu_226_p2 is absorbed into DSP tmp_10_reg_372_reg.
INFO: [Synth 8-5546] ROM "exitcond7_fu_356_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_899_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_user_V_fu_1041_p2" won't be mapped to RAM because address size (48) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design up_sampling2d_fix16_1 has unconnected port input_width[9]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design up_sampling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design max_pooling2d_fix16 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design max_pooling2d_fix16_1 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_4 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[11]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_2 has unconnected port input_width[10]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix has unconnected port input_width[15]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix has unconnected port input_width[14]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix has unconnected port input_width[13]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix has unconnected port input_width[12]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix has unconnected port input_width[11]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_3 has unconnected port input_width[15]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_3 has unconnected port input_width[14]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_3 has unconnected port input_width[13]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_3 has unconnected port input_width[12]
WARNING: [Synth 8-3331] design depthwise_conv2d_fix_1 has unconnected port input_width[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_4_fu_469/\tmp_100_reg_486_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_100_reg_486_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_4_fu_469/\tmp_100_reg_486_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_103_cast5_reg_514_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[2]' (FDR) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_4_fu_469/\p_shl_cast_reg_519_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_103_cast5_reg_514_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_103_cast5_reg_514_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_4_fu_469/p_shl_cast_reg_519_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_4_fu_469/tmp_103_cast5_reg_514_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next1_fu_470_p2_inferred/\indvars_iv_reg_144_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next1_fu_470_p2_inferred/\indvars_iv_reg_144_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[2]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[1]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[0]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next2_fu_476_p2_inferred/\indvars_iv1_reg_132_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next2_fu_476_p2_inferred/\indvars_iv1_reg_132_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[3]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[4]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[5]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[6]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast8_reg_488_reg[7]' (FDE) to 'inst/grp_padding2d_fix16_fu_604/indvars_iv9_cast_reg_513_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next_fu_464_p2_inferred/\indvars_iv9_reg_108_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next_fu_464_p2_inferred/\indvars_iv9_reg_108_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_604/\indvars_iv9_cast_reg_513_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next6_fu_482_p2_inferred/\indvars_iv4_reg_120_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_604/indvars_iv_next6_fu_482_p2_inferred/\indvars_iv4_reg_120_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_1_fu_540/tmp_84_cast_reg_471_reg[0]' (FDR) to 'inst/grp_max_pooling2d_fix16_1_fu_540/tmp_81_cast_reg_453_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_540/\tmp_81_cast_reg_453_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_3_fu_424/\tmp_101_reg_486_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[9]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[10]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_101_reg_486_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_3_fu_424/\tmp_101_reg_486_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[0]' (FDR) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_3_fu_424/\p_shl_cast_reg_519_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[9]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_3_fu_424/p_shl_cast_reg_519_reg[10]' (FDE) to 'inst/grp_depthwise_conv2d_fix_3_fu_424/tmp_103_cast4_reg_514_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_max_pooling2d_fix16_fu_553/tmp_85_cast_reg_471_reg[0]' (FDR) to 'inst/grp_max_pooling2d_fix16_fu_553/tmp_83_cast_reg_453_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_553/\tmp_83_cast_reg_453_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_454/\tmp_101_reg_486_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_101_reg_486_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_454/\tmp_101_reg_486_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[0]' (FDR) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_454/\p_shl_cast_reg_519_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_2_fu_454/p_shl_cast_reg_519_reg[9]' (FDE) to 'inst/grp_depthwise_conv2d_fix_2_fu_454/tmp_103_cast3_reg_514_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_526/SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom_U/q0_reg[9]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_526/SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom_U/q0_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_526/\SeparableConv2D_2_b_s_U/pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom_U/q0_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_pointwise_conv2d_fix_fu_526/SeparableConv2D_2_b_3_reg_409_reg[9]' (FDE) to 'inst/grp_pointwise_conv2d_fix_fu_526/SeparableConv2D_2_b_3_reg_409_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[0]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[1]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[2]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_fu_439/\tmp_101_reg_486_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[9]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_101_reg_486_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_439/\tmp_101_reg_486_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[0]' (FD) to 'inst/reg_798_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[1]' (FD) to 'inst/reg_798_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[2]' (FD) to 'inst/reg_766_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[0]' (FDR) to 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[1]' (FDR) to 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_439/\p_shl_cast_reg_519_reg[2] )
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[3]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[4]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[5]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[6]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[3]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[4]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[5]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[6]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[7]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[8]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[9]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[10]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[11]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[12]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[13]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[14]' (FD) to 'inst/reg_798_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_798_reg[15]' (FD) to 'inst/reg_766_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[7]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[8]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_depthwise_conv2d_fix_fu_439/p_shl_cast_reg_519_reg[9]' (FDE) to 'inst/grp_depthwise_conv2d_fix_fu_439/tmp_103_cast1_reg_514_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/reg_792_reg[0]' (FD) to 'inst/reg_766_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_792_reg[1]' (FD) to 'inst/reg_766_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/reg_792_reg[2]' (FD) to 'inst/reg_766_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_409/\p_shl_cast_reg_519_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_409/\tmp_s_reg_476_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_1_fu_409/\tmp_s_reg_476_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_pointwise_conv2d_fix_1_fu_566/\tmp_s_reg_358_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_1_fu_566/\tmp_s_reg_358_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_s_reg_1198_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_cast_reg_1068_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_cast_reg_1068_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_reg_1063_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp1_reg_1058_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp1_reg_1058_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_reg_1063_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/network_AXILiteS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_4_fu_469/\tmp_s_reg_476_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_4_fu_469/\tmp_s_reg_476_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_fu_604/\indvars_iv1_cast_reg_493_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_fu_604/\indvars_iv9_cast_reg_513_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_484/\tmp_s_reg_383_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_4_fu_484/\tmp_s_reg_383_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_540/\tmp_72_reg_412_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_1_fu_540/\tmp_72_reg_412_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_3_fu_424/\tmp_s_reg_476_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_3_fu_424/\tmp_s_reg_476_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_4_fu_376/\tmp_reg_573_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_4_fu_376/\tmp_reg_573_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_pointwise_conv2d_fix_3_fu_512/\tmp_s_reg_383_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_3_fu_512/\tmp_s_reg_383_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_max_pooling2d_fix16_fu_553/\tmp_77_reg_412_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_max_pooling2d_fix16_fu_553/\tmp_77_reg_412_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_4_fu_376/\tmp_43_reg_624_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_4_fu_376/\tmp_43_reg_624_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_454/\tmp_s_reg_476_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_2_fu_454/\tmp_s_reg_476_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_reg_573_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_reg_573_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_pointwise_conv2d_fix_fu_526/\tmp_s_reg_379_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_526/\tmp_s_reg_379_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_49_reg_624_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_49_reg_624_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_591/\tmp_3_reg_303_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_1_fu_591/\tmp_3_reg_303_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_fu_526/\SeparableConv2D_2_b_3_reg_409_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_depthwise_conv2d_fix_fu_439/\tmp_s_reg_476_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_depthwise_conv2d_fix_fu_439/\tmp_s_reg_476_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_387/\tmp_reg_573_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_387/\tmp_reg_573_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_387/\tmp_49_reg_624_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_2_fu_387/\tmp_49_reg_624_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_498/\tmp_s_reg_383_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_pointwise_conv2d_fix_2_fu_498/\tmp_s_reg_383_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_up_sampling2d_fix16_fu_578/\tmp_3_reg_303_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_up_sampling2d_fix16_fu_578/\tmp_3_reg_303_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_reg_573_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_49_reg_624_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_49_reg_624_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\array_length_reg_1063_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_reg_1063_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_s_reg_1198_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_s_reg_1198_reg[48] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module network_AXILiteS_s_axi.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_4_fu_376/\tmp_43_reg_624_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_reg_573_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_reg_573_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_3_fu_398/\tmp_49_reg_624_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_2_fu_387/\tmp_49_reg_624_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_reg_573_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_reg_573_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_padding2d_fix16_1_fu_365/\tmp_49_reg_624_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_s_reg_1198_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\array_length_reg_1063_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\array_length_reg_1063_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_s_reg_1198_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\tmp_s_reg_1198_reg[8] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1905.957 ; gain = 540.898 ; free physical = 1130 ; free virtual = 6219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+
|Module Name                                      | RTL Object                                                                        | Depth x Width | Implemented As | 
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+
|depthwise_conv2d_fix_4_SeparableConv2D_0_w_s_rom | p_0_out                                                                           | 16x15         | LUT            | 
|pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom | p_0_out                                                                           | 16x13         | LUT            | 
|pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom | p_0_out                                                                           | 16x14         | LUT            | 
|pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom | p_0_out                                                                           | 8x13          | LUT            | 
|pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom   | p_0_out                                                                           | 8x13          | LUT            | 
|depthwise_conv2d_fix_1                           | SeparableConv2D_4_w_s_U/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom_U/q0_reg | 256x15        | Block RAM      | 
|depthwise_conv2d_fix_3                           | SeparableConv2D_1_w_s_U/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom_U/q0_reg | 256x15        | Block RAM      | 
|depthwise_conv2d_fix                             | SeparableConv2D_3_w_s_U/depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom_U/q0_reg   | 128x15        | Block RAM      | 
|depthwise_conv2d_fix_2                           | SeparableConv2D_2_w_s_U/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg | 128x15        | Block RAM      | 
|depthwise_conv2d_fix_4                           | p_0_out                                                                           | 16x15         | LUT            | 
+-------------------------------------------------+-----------------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:     | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_0_m_s_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:     | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:     | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:     | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:     | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_SeparableConv2D_0_m_s_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_ram:         | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|padding2d_fix16_1      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_1      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_4      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_4      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_2      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|padding2d_fix16_3      | (A*B)'         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1 | C'+(A2*B2)'    | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_1 | A2*B2          | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_1 | (A2*B2)'       | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_3 | C'+(A2*B2)'    | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_3 | A2*B2          | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_3 | (A2*B2)'       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix   | C'+(A2*B2)'    | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix   | A2*B2          | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix   | (A2*B2)'       | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | C'+(A2*B2)'    | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_2 | A2*B2          | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_2 | (A2*B2)'       | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_4 | C'+(A2*B2)'    | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|depthwise_conv2d_fix_4 | A2*B''         | 16     | 15     | -      | -      | 31     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|depthwise_conv2d_fix_4 | (A2*B2)'       | 10     | 10     | -      | -      | 20     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_4 | (C'+(A2*B2)')' | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_4 | A2*(B:0x3f916) | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_4 | C'+(A2*B2)'    | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2 | C'+(A2*B2)'    | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix_2 | (C'+(A2*B2)')' | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_2 | A2*(B:0x3f5a5) | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3 | (C'+(A2*B2)')' | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_3 | A2*(B:0x3f5e3) | 16     | 13     | -      | -      | 29     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_3 | C'+(A2*B2)'    | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix   | C'+(A2*B2)'    | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|pointwise_conv2d_fix   | (C'+(A2*B2)')' | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix   | A2*(B:0x2a92)  | 16     | 15     | -      | -      | 31     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|max_pooling2d_fix16_1  | (C'+(A2*B2)')' | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16_1  | (C+(A2*B2)')'  | 14     | 14     | 14     | -      | 14     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16    | (C+(A2*B2)')'  | 11     | 11     | 11     | -      | 11     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|max_pooling2d_fix16    | (C'+(A2*B2)')' | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_1 | (C'+(A2*B2)')' | 10     | 10     | 10     | -      | 10     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|pointwise_conv2d_fix_1 | A2*(B:0x3e69a) | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|pointwise_conv2d_fix_1 | C'+(A2*B2)'    | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16    | C'+(A2*B2)'    | 12     | 12     | 12     | -      | 12     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16    | (C'+(A2*B2)')' | 14     | 14     | 14     | -      | 14     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|up_sampling2d_fix16_1  | C'+(A2*B2)'    | 9      | 9      | 9      | -      | 9      | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|up_sampling2d_fix16_1  | (C'+(A2*B2)')' | 11     | 11     | 11     | -      | 11     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
+-----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/i_5_2/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_5/SeparableConv2D_0_m_s_U/network_SeparableConv2D_0_m_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_6/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_7/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_7/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_8/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_8/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_10/SeparableConv2D_1_m_s_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_10/SeparableConv2D_1_m_s_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_11/SeparableConv2D_1_ar_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_12/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_13/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_17/SeparableConv2D_2_m_s_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_18/SeparableConv2D_2_ar_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_21/UpSampling2D_0_array_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_23/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_25/SeparableConv2D_3_m_s_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_27/SeparableConv2D_3_ar_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_27/SeparableConv2D_3_ar_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_29/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_31/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_33/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_34/SeparableConv2D_4_ar_U/network_SeparableConv2D_0_m_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/i_5_38/input_0_array_U/network_input_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_depthwise_conv2d_fix_1_fu_409/i_5_0/SeparableConv2D_4_w_s_U/depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_depthwise_conv2d_fix_3_fu_424/i_5_0/SeparableConv2D_1_w_s_U/depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_depthwise_conv2d_fix_fu_439/i_5_0/SeparableConv2D_3_w_s_U/depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_depthwise_conv2d_fix_2_fu_454/i_5_0/SeparableConv2D_2_w_s_U/depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1927.957 ; gain = 562.898 ; free physical = 949 ; free virtual = 6045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1981.988 ; gain = 616.930 ; free physical = 909 ; free virtual = 6006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|network_Padding2D_0_array_ram:     | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_0_m_s_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_Padding2D_1_array_ram:     | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_Padding2D_2_array_ram:     | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_MaxPooling2D_1_array_ram:  | ram_reg    | 512 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_Padding2D_3_array_ram:     | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_SeparableConv2D_1_ar_ram:  | ram_reg    | 2 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|network_MaxPooling2D_0_array_ram:  | ram_reg    | 4 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_Padding2D_4_array_ram:     | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_SeparableConv2D_0_ar_ram:  | ram_reg    | 16 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|network_SeparableConv2D_0_m_s_ram: | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|network_input_0_array_ram:         | ram_reg    | 1 K x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-----------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_padding2d_fix16_fu_604/o_count_6_reg_212_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_padding2d_fix16_fu_604/indvars_iv3_reg_202_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_padding2d_fix16_fu_604/tmp_57_cast_reg_536_reg[1] )
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_0_array_U/network_Padding2D_0_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_m_s_U/network_SeparableConv2D_0_m_s_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_0_ar_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_0_array_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_1_array_U/network_Padding2D_1_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_1_m_s_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_1_m_s_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_1_ar_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/MaxPooling2D_1_array_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_2_array_U/network_Padding2D_2_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_2_m_s_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_2_ar_U/network_MaxPooling2D_1_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_0_array_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_3_array_U/network_Padding2D_3_array_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_3_m_s_U/network_SeparableConv2D_1_ar_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_3_ar_U/network_MaxPooling2D_0_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_3_ar_U/network_MaxPooling2D_0_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/UpSampling2D_1_array_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/Padding2D_4_array_U/network_Padding2D_4_array_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/SeparableConv2D_4_m_s_U/network_SeparableConv2D_0_ar_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 836 ; free virtual = 5933
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net SeparableConv2D_4_m_s_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net Padding2D_4_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net UpSampling2D_1_array_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net SeparableConv2D_0_ar_we0 is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 805 ; free virtual = 5906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 804 ; free virtual = 5904
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 797 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 797 ; free virtual = 5897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 793 ; free virtual = 5894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 793 ; free virtual = 5893
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   996|
|2     |DSP48E1_1  |    10|
|3     |DSP48E1_2  |     4|
|4     |DSP48E1_3  |     2|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     7|
|7     |DSP48E1_6  |     5|
|8     |DSP48E1_7  |     4|
|9     |DSP48E1_8  |     8|
|10    |DSP48E1_9  |     5|
|11    |LUT1       |   355|
|12    |LUT2       |  1388|
|13    |LUT3       |  1040|
|14    |LUT4       |   868|
|15    |LUT5       |   234|
|16    |LUT6       |   239|
|17    |MUXF7      |     1|
|18    |RAMB18E1   |     7|
|19    |RAMB18E1_1 |     1|
|20    |RAMB18E1_2 |     1|
|21    |RAMB18E1_3 |     1|
|22    |RAMB18E1_4 |     1|
|23    |RAMB18E1_5 |     1|
|24    |RAMB36E1   |    32|
|25    |RAMB36E1_1 |     8|
|26    |RAMB36E1_2 |     4|
|27    |FDRE       |  4892|
|28    |FDSE       |    41|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                                   |Module                                           |Cells |
+------+-----------------------------------------------------------+-------------------------------------------------+------+
|1     |top                                                        |                                                 | 10156|
|2     |  inst                                                     |network                                          | 10156|
|3     |    MaxPooling2D_0_array_U                                 |network_MaxPooling2D_0_array                     |     2|
|4     |      network_MaxPooling2D_0_array_ram_U                   |network_MaxPooling2D_0_array_ram_27              |     2|
|5     |    MaxPooling2D_1_array_U                                 |network_MaxPooling2D_1_array                     |     1|
|6     |      network_MaxPooling2D_1_array_ram_U                   |network_MaxPooling2D_1_array_ram_26              |     1|
|7     |    Padding2D_0_array_U                                    |network_Padding2D_0_array                        |     1|
|8     |      network_Padding2D_0_array_ram_U                      |network_Padding2D_0_array_ram                    |     1|
|9     |    Padding2D_1_array_U                                    |network_Padding2D_1_array                        |     2|
|10    |      network_Padding2D_1_array_ram_U                      |network_Padding2D_1_array_ram                    |     2|
|11    |    Padding2D_2_array_U                                    |network_Padding2D_2_array                        |     1|
|12    |      network_Padding2D_2_array_ram_U                      |network_Padding2D_2_array_ram                    |     1|
|13    |    Padding2D_3_array_U                                    |network_Padding2D_3_array                        |     1|
|14    |      network_Padding2D_3_array_ram_U                      |network_Padding2D_3_array_ram                    |     1|
|15    |    Padding2D_4_array_U                                    |network_Padding2D_4_array                        |     8|
|16    |      network_Padding2D_4_array_ram_U                      |network_Padding2D_4_array_ram                    |     8|
|17    |    SeparableConv2D_0_ar_U                                 |network_SeparableConv2D_0_ar                     |    26|
|18    |      network_SeparableConv2D_0_ar_ram_U                   |network_SeparableConv2D_0_ar_ram_25              |    26|
|19    |    SeparableConv2D_0_m_s_U                                |network_SeparableConv2D_0_m_s                    |    21|
|20    |      network_SeparableConv2D_0_m_s_ram_U                  |network_SeparableConv2D_0_m_s_ram_24             |    21|
|21    |    SeparableConv2D_1_ar_U                                 |network_SeparableConv2D_1_ar                     |    19|
|22    |      network_SeparableConv2D_1_ar_ram_U                   |network_SeparableConv2D_1_ar_ram_23              |    19|
|23    |    SeparableConv2D_1_m_s_U                                |network_MaxPooling2D_0_array_0                   |    22|
|24    |      network_MaxPooling2D_0_array_ram_U                   |network_MaxPooling2D_0_array_ram_22              |    22|
|25    |    SeparableConv2D_2_ar_U                                 |network_MaxPooling2D_1_array_1                   |     1|
|26    |      network_MaxPooling2D_1_array_ram_U                   |network_MaxPooling2D_1_array_ram_21              |     1|
|27    |    SeparableConv2D_2_m_s_U                                |network_MaxPooling2D_1_array_2                   |    21|
|28    |      network_MaxPooling2D_1_array_ram_U                   |network_MaxPooling2D_1_array_ram                 |    21|
|29    |    SeparableConv2D_3_ar_U                                 |network_MaxPooling2D_0_array_3                   |     2|
|30    |      network_MaxPooling2D_0_array_ram_U                   |network_MaxPooling2D_0_array_ram                 |     2|
|31    |    SeparableConv2D_3_m_s_U                                |network_SeparableConv2D_1_ar_4                   |    21|
|32    |      network_SeparableConv2D_1_ar_ram_U                   |network_SeparableConv2D_1_ar_ram_20              |    21|
|33    |    SeparableConv2D_4_ar_U                                 |network_SeparableConv2D_0_m_s_5                  |     2|
|34    |      network_SeparableConv2D_0_m_s_ram_U                  |network_SeparableConv2D_0_m_s_ram                |     2|
|35    |    SeparableConv2D_4_m_s_U                                |network_SeparableConv2D_0_ar_6                   |    28|
|36    |      network_SeparableConv2D_0_ar_ram_U                   |network_SeparableConv2D_0_ar_ram_19              |    28|
|37    |    UpSampling2D_0_array_U                                 |network_SeparableConv2D_1_ar_7                   |     1|
|38    |      network_SeparableConv2D_1_ar_ram_U                   |network_SeparableConv2D_1_ar_ram                 |     1|
|39    |    UpSampling2D_1_array_U                                 |network_SeparableConv2D_0_ar_8                   |     8|
|40    |      network_SeparableConv2D_0_ar_ram_U                   |network_SeparableConv2D_0_ar_ram                 |     8|
|41    |    grp_depthwise_conv2d_fix_1_fu_409                      |depthwise_conv2d_fix_1                           |   444|
|42    |      SeparableConv2D_4_w_s_U                              |depthwise_conv2d_fix_1_SeparableConv2D_4_w_s     |    17|
|43    |        depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom_U |depthwise_conv2d_fix_1_SeparableConv2D_4_w_s_rom |    17|
|44    |      network_mul_mul_16s_15s_30_1_1_U132                  |network_mul_mul_16s_15s_30_1_1_17                |     1|
|45    |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_18        |     1|
|46    |    grp_depthwise_conv2d_fix_2_fu_454                      |depthwise_conv2d_fix_2                           |   381|
|47    |      SeparableConv2D_2_w_s_U                              |depthwise_conv2d_fix_2_SeparableConv2D_2_w_s     |    15|
|48    |        depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom_U |depthwise_conv2d_fix_2_SeparableConv2D_2_w_s_rom |    15|
|49    |      network_mul_mul_16s_15s_30_1_1_U69                   |network_mul_mul_16s_15s_30_1_1_15                |     1|
|50    |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_16        |     1|
|51    |    grp_depthwise_conv2d_fix_3_fu_424                      |depthwise_conv2d_fix_3                           |   405|
|52    |      SeparableConv2D_1_w_s_U                              |depthwise_conv2d_fix_3_SeparableConv2D_1_w_s     |    17|
|53    |        depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom_U |depthwise_conv2d_fix_3_SeparableConv2D_1_w_s_rom |    17|
|54    |      network_mul_mul_16s_15s_30_1_1_U37                   |network_mul_mul_16s_15s_30_1_1_13                |     1|
|55    |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_14        |     1|
|56    |    grp_depthwise_conv2d_fix_4_fu_469                      |depthwise_conv2d_fix_4                           |   372|
|57    |      network_mul_mul_16s_15s_30_1_1_U3                    |network_mul_mul_16s_15s_30_1_1_11                |    20|
|58    |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0_12        |    20|
|59    |    grp_depthwise_conv2d_fix_fu_439                        |depthwise_conv2d_fix                             |   387|
|60    |      SeparableConv2D_3_w_s_U                              |depthwise_conv2d_fix_SeparableConv2D_3_w_s       |    15|
|61    |        depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom_U   |depthwise_conv2d_fix_SeparableConv2D_3_w_s_rom   |    15|
|62    |      network_mul_mul_16s_15s_30_1_1_U101                  |network_mul_mul_16s_15s_30_1_1                   |     1|
|63    |        network_mul_mul_16s_15s_30_1_1_DSP48_0_U           |network_mul_mul_16s_15s_30_1_1_DSP48_0           |     1|
|64    |    grp_max_pooling2d_fix16_1_fu_540                       |max_pooling2d_fix16_1                            |   326|
|65    |    grp_max_pooling2d_fix16_fu_553                         |max_pooling2d_fix16                              |   299|
|66    |    grp_padding2d_fix16_1_fu_365                           |padding2d_fix16_1                                |   975|
|67    |    grp_padding2d_fix16_2_fu_387                           |padding2d_fix16_2                                |   898|
|68    |    grp_padding2d_fix16_3_fu_398                           |padding2d_fix16_3                                |   852|
|69    |    grp_padding2d_fix16_4_fu_376                           |padding2d_fix16_4                                |   918|
|70    |    grp_padding2d_fix16_fu_604                             |padding2d_fix16                                  |   472|
|71    |    grp_pointwise_conv2d_fix_1_fu_566                      |pointwise_conv2d_fix_1                           |   400|
|72    |      network_mul_mul_16s_14s_30_1_1_U141                  |network_mul_mul_16s_14s_30_1_1                   |    21|
|73    |        network_mul_mul_16s_14s_30_1_1_DSP48_5_U           |network_mul_mul_16s_14s_30_1_1_DSP48_5           |    21|
|74    |    grp_pointwise_conv2d_fix_2_fu_498                      |pointwise_conv2d_fix_2                           |   463|
|75    |      SeparableConv2D_3_b_s_U                              |pointwise_conv2d_fix_2_SeparableConv2D_3_b_s     |    28|
|76    |        pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom_U |pointwise_conv2d_fix_2_SeparableConv2D_3_b_s_rom |    28|
|77    |      network_mul_mul_16s_13s_29_1_1_U110                  |network_mul_mul_16s_13s_29_1_1_9                 |    21|
|78    |        network_mul_mul_16s_13s_29_1_1_DSP48_3_U           |network_mul_mul_16s_13s_29_1_1_DSP48_3_10        |    21|
|79    |    grp_pointwise_conv2d_fix_3_fu_512                      |pointwise_conv2d_fix_3                           |   472|
|80    |      SeparableConv2D_1_b_s_U                              |pointwise_conv2d_fix_3_SeparableConv2D_1_b_s     |    26|
|81    |        pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom_U |pointwise_conv2d_fix_3_SeparableConv2D_1_b_s_rom |    26|
|82    |      network_mul_mul_16s_13s_29_1_1_U46                   |network_mul_mul_16s_13s_29_1_1                   |    21|
|83    |        network_mul_mul_16s_13s_29_1_1_DSP48_3_U           |network_mul_mul_16s_13s_29_1_1_DSP48_3           |    21|
|84    |    grp_pointwise_conv2d_fix_4_fu_484                      |pointwise_conv2d_fix_4                           |   476|
|85    |      SeparableConv2D_0_b_s_U                              |pointwise_conv2d_fix_4_SeparableConv2D_0_b_s     |    26|
|86    |        pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom_U |pointwise_conv2d_fix_4_SeparableConv2D_0_b_s_rom |    26|
|87    |      network_mul_mul_16s_12s_28_1_1_U13                   |network_mul_mul_16s_12s_28_1_1                   |    21|
|88    |        network_mul_mul_16s_12s_28_1_1_DSP48_1_U           |network_mul_mul_16s_12s_28_1_1_DSP48_1           |    21|
|89    |    grp_pointwise_conv2d_fix_fu_526                        |pointwise_conv2d_fix                             |   437|
|90    |      SeparableConv2D_2_b_s_U                              |pointwise_conv2d_fix_SeparableConv2D_2_b_s       |    21|
|91    |        pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom_U   |pointwise_conv2d_fix_SeparableConv2D_2_b_s_rom   |    21|
|92    |      network_mul_mul_16s_15ns_30_1_1_U78                  |network_mul_mul_16s_15ns_30_1_1                  |    21|
|93    |        network_mul_mul_16s_15ns_30_1_1_DSP48_4_U          |network_mul_mul_16s_15ns_30_1_1_DSP48_4          |    21|
|94    |    grp_up_sampling2d_fix16_1_fu_591                       |up_sampling2d_fix16_1                            |   254|
|95    |    grp_up_sampling2d_fix16_fu_578                         |up_sampling2d_fix16                              |   279|
|96    |    input_0_array_U                                        |network_input_0_array                            |    36|
|97    |      network_input_0_array_ram_U                          |network_input_0_array_ram                        |    36|
|98    |    network_AXILiteS_s_axi_U                               |network_AXILiteS_s_axi                           |    61|
+------+-----------------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.395 ; gain = 626.336 ; free physical = 794 ; free virtual = 5894
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 196 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1991.395 ; gain = 274.359 ; free physical = 867 ; free virtual = 5967
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 1991.402 ; gain = 626.336 ; free physical = 867 ; free virtual = 5967
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1099 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.402 ; gain = 0.000 ; free physical = 812 ; free virtual = 5913
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
716 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1991.402 ; gain = 637.914 ; free physical = 915 ; free virtual = 6016
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1991.402 ; gain = 0.000 ; free physical = 915 ; free virtual = 6016
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_network_0_0, cache-ID = d44f5bca7fddf574
INFO: [Coretcl 2-1174] Renamed 97 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2015.406 ; gain = 0.000 ; free physical = 795 ; free virtual = 5908
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_0_synth_1/design_1_network_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_network_0_0_utilization_synth.rpt -pb design_1_network_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 16:51:25 2019...
