# Power-Aware-SoC-Physical-Design
 This repository showcases the power-aware physical design of a high-performance SoC targeted for mobile/IoT applications. Key features include DVFS, IR-drop analysis, and EM simulation. Achieved a 40% reduction in power consumption while maintaining performance. Designed using OpenROAD, Python, and advanced power management techniques.
