```verilog
// Basic Logic Gates Using Verilog

module logic_gates (
    input  A,
    input  B,
    output AND_out,
    output OR_out,
    output NOT_A,
    output NAND_out,
    output NOR_out,
    output XOR_out,
    output XNOR_out
);

    // Basic logic gates
    assign AND_out  = A & B;
    assign OR_out   = A | B;
    assign NOT_A    = ~A;
    assign NAND_out = ~(A & B);
    assign NOR_out  = ~(A | B);
    assign XOR_out  = A ^ B;
    assign XNOR_out = ~(A ^ B);

endmodule
```
